{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/da_adjust.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/compare_region.v " "Source file: E:/work/SingleScan/hdl/compare_region.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/final_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/final_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/distance_module.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/distance_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/calc_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/calc_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/SingleScan.v " "Source file: E:/work/SingleScan/hdl/SingleScan.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/spi_master_core_t.v " "Source file: ../hdl/adt7031_drive/src/spi_master_core_t.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/high_v.v " "Source file: ../hdl/adt7031_drive/src/high_v.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/cal_tem.v " "Source file: ../hdl/adt7031_drive/src/cal_tem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_top.v " "Source file: ../hdl/ad5302_drive/src/ad5328_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_drive.v " "Source file: ../hdl/ad5302_drive/src/ad5328_drive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_core.v " "Source file: ../hdl/ad5302_drive/src/ad5328_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_top.v " "Source file: ../hdl/adt7031_drive/src/adt7301_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_core.v " "Source file: ../hdl/adt7031_drive/src/adt7301_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213174 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1573804213174 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/da_adjust.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/compare_region.v " "Source file: E:/work/SingleScan/hdl/compare_region.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/final_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/final_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/distance_module.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/distance_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/calc_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/calc_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/SingleScan.v " "Source file: E:/work/SingleScan/hdl/SingleScan.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/spi_master_core_t.v " "Source file: ../hdl/adt7031_drive/src/spi_master_core_t.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/high_v.v " "Source file: ../hdl/adt7031_drive/src/high_v.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/cal_tem.v " "Source file: ../hdl/adt7031_drive/src/cal_tem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_top.v " "Source file: ../hdl/ad5302_drive/src/ad5328_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_drive.v " "Source file: ../hdl/ad5302_drive/src/ad5328_drive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_core.v " "Source file: ../hdl/ad5302_drive/src/ad5328_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_top.v " "Source file: ../hdl/adt7031_drive/src/adt7301_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_core.v " "Source file: ../hdl/adt7031_drive/src/adt7301_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213498 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1573804213498 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/da_adjust.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v " "Source file: E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/compare_region.v " "Source file: E:/work/SingleScan/hdl/compare_region.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/final_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/final_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/distance/distance_module.v " "Source file: E:/work/SingleScan/hdl/scanner/distance/distance_module.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/scanner/calc_distance.v " "Source file: E:/work/SingleScan/hdl/scanner/calc_distance.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "E:/work/SingleScan/hdl/SingleScan.v " "Source file: E:/work/SingleScan/hdl/SingleScan.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/kernel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_scl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sda.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v " "Source file: e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v " "Source file: e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/spi_master_core_t.v " "Source file: ../hdl/adt7031_drive/src/spi_master_core_t.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/high_v.v " "Source file: ../hdl/adt7031_drive/src/high_v.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/cal_tem.v " "Source file: ../hdl/adt7031_drive/src/cal_tem.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_top.v " "Source file: ../hdl/ad5302_drive/src/ad5328_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_drive.v " "Source file: ../hdl/ad5302_drive/src/ad5328_drive.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/ad5302_drive/src/ad5328_core.v " "Source file: ../hdl/ad5302_drive/src/ad5328_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_top.v " "Source file: ../hdl/adt7031_drive/src/adt7301_top.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "../hdl/adt7031_drive/src/adt7301_core.v " "Source file: ../hdl/adt7031_drive/src/adt7301_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1573804213698 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1573804213698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573804216804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573804216876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:50:16 2019 " "Processing started: Fri Nov 15 15:50:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573804216876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804216876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleScan -c SingleScan " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804216888 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804217973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573804218243 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "kernel.qsys " "Elaborating Platform Designer system entity \"kernel.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804231910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:39 Progress: Loading fpga_project/kernel.qsys " "2019.11.15.15:50:39 Progress: Loading fpga_project/kernel.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804239066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:40 Progress: Reading input file " "2019.11.15.15:50:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804240227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:40 Progress: Adding SCL \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:40 Progress: Adding SCL \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804240473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Parameterizing module SCL " "2019.11.15.15:50:41 Progress: Parameterizing module SCL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Adding SDA \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:41 Progress: Adding SDA \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Parameterizing module SDA " "2019.11.15.15:50:41 Progress: Parameterizing module SDA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Adding alarm_select \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:41 Progress: Adding alarm_select \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Parameterizing module alarm_select " "2019.11.15.15:50:41 Progress: Parameterizing module alarm_select" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:41 Progress: Adding clk \[clock_source 18.0\] " "2019.11.15.15:50:41 Progress: Adding clk \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804241228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Parameterizing module clk " "2019.11.15.15:50:42 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Adding epcs_flash \[altera_avalon_epcs_flash_controller 18.0\] " "2019.11.15.15:50:42 Progress: Adding epcs_flash \[altera_avalon_epcs_flash_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Parameterizing module epcs_flash " "2019.11.15.15:50:42 Progress: Parameterizing module epcs_flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2019.11.15.15:50:42 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Parameterizing module jtag_uart " "2019.11.15.15:50:42 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Adding laser_fifo \[altera_avalon_fifo 18.0\] " "2019.11.15.15:50:42 Progress: Adding laser_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Parameterizing module laser_fifo " "2019.11.15.15:50:42 Progress: Parameterizing module laser_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:42 Progress: Adding led_timer \[altera_avalon_timer 18.0\] " "2019.11.15.15:50:42 Progress: Adding led_timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804242791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module led_timer " "2019.11.15.15:50:43 Progress: Parameterizing module led_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding nios2 \[altera_nios2_gen2 18.0\] " "2019.11.15.15:50:43 Progress: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module nios2 " "2019.11.15.15:50:43 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2019.11.15.15:50:43 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module onchip_memory " "2019.11.15.15:50:43 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding power_led \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:43 Progress: Adding power_led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module power_led " "2019.11.15.15:50:43 Progress: Parameterizing module power_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding protocol_fifo \[altera_avalon_fifo 18.0\] " "2019.11.15.15:50:43 Progress: Adding protocol_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module protocol_fifo " "2019.11.15.15:50:43 Progress: Parameterizing module protocol_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding spird_fifo \[altera_avalon_fifo 18.0\] " "2019.11.15.15:50:43 Progress: Adding spird_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module spird_fifo " "2019.11.15.15:50:43 Progress: Parameterizing module spird_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding spiwr_fifo \[altera_avalon_fifo 18.0\] " "2019.11.15.15:50:43 Progress: Adding spiwr_fifo \[altera_avalon_fifo 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module spiwr_fifo " "2019.11.15.15:50:43 Progress: Parameterizing module spiwr_fifo" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding status_led \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:43 Progress: Adding status_led \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Parameterizing module status_led " "2019.11.15.15:50:43 Progress: Parameterizing module status_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:43 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\] " "2019.11.15.15:50:43 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804243699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing module sysid " "2019.11.15.15:50:44 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Adding w5500_cs \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:44 Progress: Adding w5500_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing module w5500_cs " "2019.11.15.15:50:44 Progress: Parameterizing module w5500_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Adding w5500_int \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:44 Progress: Adding w5500_int \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing module w5500_int " "2019.11.15.15:50:44 Progress: Parameterizing module w5500_int" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Adding w5500_rst \[altera_avalon_pio 18.0\] " "2019.11.15.15:50:44 Progress: Adding w5500_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing module w5500_rst " "2019.11.15.15:50:44 Progress: Parameterizing module w5500_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Adding watchdog \[altera_avalon_timer 18.0\] " "2019.11.15.15:50:44 Progress: Adding watchdog \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing module watchdog " "2019.11.15.15:50:44 Progress: Parameterizing module watchdog" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Building connections " "2019.11.15.15:50:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Parameterizing connections " "2019.11.15.15:50:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:44 Progress: Validating " "2019.11.15.15:50:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804244187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.15:50:45 Progress: Done reading input file " "2019.11.15.15:50:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804245736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.SDA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.alarm_select: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.alarm_select: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Kernel.epcs_flash: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design. " "Kernel.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Kernel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.laser_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.laser_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.protocol_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.protocol_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.spird_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.spird_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.spiwr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Kernel.spiwr_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Kernel.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.sysid: Time stamp will be automatically updated when this component is generated. " "Kernel.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel.w5500_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Kernel.w5500_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804246814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel: Generating kernel \"kernel\" for QUARTUS_SYNTH " "Kernel: Generating kernel \"kernel\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804249995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: Starting RTL generation for module 'kernel_SCL' " "SCL: Starting RTL generation for module 'kernel_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804265150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SCL --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0002_SCL_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0002_SCL_gen//kernel_SCL_component_configuration.pl  --do_build_sim=0  \] " "SCL:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SCL --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0002_SCL_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0002_SCL_gen//kernel_SCL_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804265151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: Done RTL generation for module 'kernel_SCL' " "SCL: Done RTL generation for module 'kernel_SCL'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SCL: \"kernel\" instantiated altera_avalon_pio \"SCL\" " "SCL: \"kernel\" instantiated altera_avalon_pio \"SCL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: Starting RTL generation for module 'kernel_SDA' " "SDA: Starting RTL generation for module 'kernel_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SDA --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0003_SDA_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0003_SDA_gen//kernel_SDA_component_configuration.pl  --do_build_sim=0  \] " "SDA:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_SDA --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0003_SDA_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0003_SDA_gen//kernel_SDA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: Done RTL generation for module 'kernel_SDA' " "SDA: Done RTL generation for module 'kernel_SDA'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDA: \"kernel\" instantiated altera_avalon_pio \"SDA\" " "SDA: \"kernel\" instantiated altera_avalon_pio \"SDA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: Starting RTL generation for module 'kernel_alarm_select' " "Alarm_select: Starting RTL generation for module 'kernel_alarm_select'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_alarm_select --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0004_alarm_select_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0004_alarm_select_gen//kernel_alarm_select_component_configuration.pl  --do_build_sim=0  \] " "Alarm_select:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_alarm_select --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0004_alarm_select_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0004_alarm_select_gen//kernel_alarm_select_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804266762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: Done RTL generation for module 'kernel_alarm_select' " "Alarm_select: Done RTL generation for module 'kernel_alarm_select'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alarm_select: \"kernel\" instantiated altera_avalon_pio \"alarm_select\" " "Alarm_select: \"kernel\" instantiated altera_avalon_pio \"alarm_select\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: Starting RTL generation for module 'kernel_epcs_flash' " "Epcs_flash: Starting RTL generation for module 'kernel_epcs_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=kernel_epcs_flash --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0005_epcs_flash_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0005_epcs_flash_gen//kernel_epcs_flash_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=kernel_epcs_flash --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0005_epcs_flash_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0005_epcs_flash_gen//kernel_epcs_flash_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: Done RTL generation for module 'kernel_epcs_flash' " "Epcs_flash: Done RTL generation for module 'kernel_epcs_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash: \"kernel\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash\" " "Epcs_flash: \"kernel\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'kernel_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'kernel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=kernel_jtag_uart --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0006_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0006_jtag_uart_gen//kernel_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=kernel_jtag_uart --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0006_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0006_jtag_uart_gen//kernel_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'kernel_jtag_uart' " "Jtag_uart: Done RTL generation for module 'kernel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"kernel\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"kernel\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: Starting RTL generation for module 'kernel_laser_fifo' " "Laser_fifo: Starting RTL generation for module 'kernel_laser_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_laser_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0007_laser_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0007_laser_fifo_gen//kernel_laser_fifo_component_configuration.pl  --do_build_sim=0  \] " "Laser_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_laser_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0007_laser_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0007_laser_fifo_gen//kernel_laser_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804267922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: Done RTL generation for module 'kernel_laser_fifo' " "Laser_fifo: Done RTL generation for module 'kernel_laser_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Laser_fifo: \"kernel\" instantiated altera_avalon_fifo \"laser_fifo\" " "Laser_fifo: \"kernel\" instantiated altera_avalon_fifo \"laser_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: Starting RTL generation for module 'kernel_led_timer' " "Led_timer: Starting RTL generation for module 'kernel_led_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_led_timer --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0008_led_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0008_led_timer_gen//kernel_led_timer_component_configuration.pl  --do_build_sim=0  \] " "Led_timer:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_led_timer --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0008_led_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0008_led_timer_gen//kernel_led_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: Done RTL generation for module 'kernel_led_timer' " "Led_timer: Done RTL generation for module 'kernel_led_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_timer: \"kernel\" instantiated altera_avalon_timer \"led_timer\" " "Led_timer: \"kernel\" instantiated altera_avalon_timer \"led_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"kernel\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"kernel\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'kernel_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'kernel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kernel_onchip_memory --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0009_onchip_memory_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0009_onchip_memory_gen//kernel_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kernel_onchip_memory --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0009_onchip_memory_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0009_onchip_memory_gen//kernel_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804268660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'kernel_onchip_memory' " "Onchip_memory: Done RTL generation for module 'kernel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"kernel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"kernel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: Starting RTL generation for module 'kernel_protocol_fifo' " "Protocol_fifo: Starting RTL generation for module 'kernel_protocol_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_protocol_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0010_protocol_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0010_protocol_fifo_gen//kernel_protocol_fifo_component_configuration.pl  --do_build_sim=0  \] " "Protocol_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_protocol_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0010_protocol_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0010_protocol_fifo_gen//kernel_protocol_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: Done RTL generation for module 'kernel_protocol_fifo' " "Protocol_fifo: Done RTL generation for module 'kernel_protocol_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Protocol_fifo: \"kernel\" instantiated altera_avalon_fifo \"protocol_fifo\" " "Protocol_fifo: \"kernel\" instantiated altera_avalon_fifo \"protocol_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: Starting RTL generation for module 'kernel_spiwr_fifo' " "Spiwr_fifo: Starting RTL generation for module 'kernel_spiwr_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_spiwr_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0011_spiwr_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0011_spiwr_fifo_gen//kernel_spiwr_fifo_component_configuration.pl  --do_build_sim=0  \] " "Spiwr_fifo:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=kernel_spiwr_fifo --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0011_spiwr_fifo_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0011_spiwr_fifo_gen//kernel_spiwr_fifo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804269907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: Done RTL generation for module 'kernel_spiwr_fifo' " "Spiwr_fifo: Done RTL generation for module 'kernel_spiwr_fifo'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spiwr_fifo: \"kernel\" instantiated altera_avalon_fifo \"spiwr_fifo\" " "Spiwr_fifo: \"kernel\" instantiated altera_avalon_fifo \"spiwr_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"kernel\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"kernel\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: Starting RTL generation for module 'kernel_w5500_int' " "W5500_int: Starting RTL generation for module 'kernel_w5500_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_w5500_int --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0013_w5500_int_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0013_w5500_int_gen//kernel_w5500_int_component_configuration.pl  --do_build_sim=0  \] " "W5500_int:   Generation command is \[exec F:/altera/quartus/bin64/perl/bin/perl.exe -I F:/altera/quartus/bin64/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_w5500_int --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0013_w5500_int_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0013_w5500_int_gen//kernel_w5500_int_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: Done RTL generation for module 'kernel_w5500_int' " "W5500_int: Done RTL generation for module 'kernel_w5500_int'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "W5500_int: \"kernel\" instantiated altera_avalon_pio \"w5500_int\" " "W5500_int: \"kernel\" instantiated altera_avalon_pio \"w5500_int\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: Starting RTL generation for module 'kernel_watchdog' " "Watchdog: Starting RTL generation for module 'kernel_watchdog'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_watchdog --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0014_watchdog_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0014_watchdog_gen//kernel_watchdog_component_configuration.pl  --do_build_sim=0  \] " "Watchdog:   Generation command is \[exec F:/altera/quartus/bin64//perl/bin/perl.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_watchdog --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0014_watchdog_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0014_watchdog_gen//kernel_watchdog_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: Done RTL generation for module 'kernel_watchdog' " "Watchdog: Done RTL generation for module 'kernel_watchdog'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Watchdog: \"kernel\" instantiated altera_avalon_timer \"watchdog\" " "Watchdog: \"kernel\" instantiated altera_avalon_timer \"watchdog\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804270654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804273988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804274744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804275936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804276874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"kernel\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"kernel\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804280019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"kernel\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"kernel\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804280049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"kernel\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"kernel\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804280111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'kernel_nios2_cpu' " "Cpu: Starting RTL generation for module 'kernel_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804280129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec F:/altera/quartus/bin64//eperlcmd.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=kernel_nios2_cpu --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0017_cpu_gen/ --quartus_bindir=F:/altera/quartus/bin64/ --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0017_cpu_gen//kernel_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec F:/altera/quartus/bin64//eperlcmd.exe -I F:/altera/quartus/bin64//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=kernel_nios2_cpu --dir=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0017_cpu_gen/ --quartus_bindir=F:/altera/quartus/bin64/ --verilog --config=C:/Users/admin/AppData/Local/Temp/alt8215_25493864927457101.dir/0017_cpu_gen//kernel_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804280130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:21 (*) Starting Nios II generation " "Cpu: # 2019.11.15 15:51:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:21 (*)   Checking for plaintext license. " "Cpu: # 2019.11.15 15:51:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:23 (*)   Plaintext license not found. " "Cpu: # 2019.11.15 15:51:23 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:23 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.15 15:51:23 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2019.11.15 15:51:24 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.15 15:51:24 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)   Creating all objects for CPU " "Cpu: # 2019.11.15 15:51:24 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)     Testbench " "Cpu: # 2019.11.15 15:51:24 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)     Instruction decoding " "Cpu: # 2019.11.15 15:51:24 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)       Instruction fields " "Cpu: # 2019.11.15 15:51:24 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:24 (*)       Instruction decodes " "Cpu: # 2019.11.15 15:51:24 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:25 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.15 15:51:25 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:25 (*)       Instruction controls " "Cpu: # 2019.11.15 15:51:25 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:25 (*)     Pipeline frontend " "Cpu: # 2019.11.15 15:51:25 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:25 (*)     Pipeline backend " "Cpu: # 2019.11.15 15:51:25 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:27 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.15 15:51:27 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:28 (*)   Creating encrypted RTL " "Cpu: # 2019.11.15 15:51:28 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 15:51:29 (*) Done Nios II generation " "Cpu: # 2019.11.15 15:51:29 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'kernel_nios2_cpu' " "Cpu: Done RTL generation for module 'kernel_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804289493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804290802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804290949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804290969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_instruction_master_limiter\" " "Nios2_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kernel: Done \"kernel\" with 39 modules, 59 files " "Kernel: Done \"kernel\" with 39 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804291912 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "kernel.qsys " "Finished elaborating Platform Designer system entity \"kernel.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804294054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/div_31bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/div_31bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_31bits " "Found entity 1: div_31bits" {  } { { "../hdl/scanner/IP/div_31bits.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_31bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/div_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/div_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_16 " "Found entity 1: div_16" {  } { { "../hdl/scanner/IP/div_16.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/da_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/da_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_adjust " "Found entity 1: da_adjust" {  } { { "../hdl/scanner/distance/da_adjust.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/zero_revise.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/zero_revise.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_revise " "Found entity 1: zero_revise" {  } { { "../hdl/calc_distance/hdl/zero_revise.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_revise.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/zero_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/zero_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_distance " "Found entity 1: zero_distance" {  } { { "../hdl/calc_distance/hdl/zero_distance.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_distance.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/dust_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/dust_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dust_alarm " "Found entity 1: dust_alarm" {  } { { "../hdl/calc_distance/hdl/dust_alarm.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/dust_alarm.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/mult_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/mult_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_div " "Found entity 1: mult_div" {  } { { "../hdl/scanner/distance/mult_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/mult_div.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "../hdl/calc_distance/hdl/data_select.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/data_select.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/degree_info.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/degree_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 degree_info " "Found entity 1: degree_info" {  } { { "../hdl/motor/src/degree_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/degree_info.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294452 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/p2s.v " "Can't analyze file -- file ../hdl/scanner/p2s.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/ip/mod10/mod10.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/ip/mod10/mod10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10 " "Found entity 1: mod10" {  } { { "../hdl/calc_distance/ip/mod10/mod10.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/mod10/mod10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/ip/grid_ram/grid_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/ip/grid_ram/grid_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_ram " "Found entity 1: grid_ram" {  } { { "../hdl/calc_distance/ip/grid_ram/grid_ram.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/grid_ram/grid_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/grid_statistical.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/grid_statistical.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_statistical " "Found entity 1: grid_statistical" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/grid_division.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/grid_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_division " "Found entity 1: grid_division" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/calc_distance/hdl/calc_distance_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/calc_distance/hdl/calc_distance_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_distance_top " "Found entity 1: calc_distance_top" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/laser_send_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/laser_send_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 laser_send_top " "Found entity 1: laser_send_top" {  } { { "../hdl/laser_send_top.v" "" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294478 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/quartus/pll.v " "Can't analyze file -- file ../test/nios_test/quartus/pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294480 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/uart.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/uart.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/tx_part.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/tx_part.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294484 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart/src/rx_part.v " "Can't analyze file -- file ../test/nios_test/src/uart/src/rx_part.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294485 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart2stream.v " "Can't analyze file -- file ../test/nios_test/src/uart2stream.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294487 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/uart2fifo.v " "Can't analyze file -- file ../test/nios_test/src/uart2fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294489 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/stream2uart.v " "Can't analyze file -- file ../test/nios_test/src/stream2uart.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294490 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test/nios_test/src/nios_test_top.v " "Can't analyze file -- file ../test/nios_test/src/nios_test_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ranging_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ranging_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ranging_distance " "Found entity 1: Ranging_distance" {  } { { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pll/pll_250.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pll/pll_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250 " "Found entity 1: pll_250" {  } { { "../ip/pll/pll_250.v" "" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/compa_value.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/compa_value.v" { { "Info" "ISGN_ENTITY_NAME" "1 compa_value " "Found entity 1: compa_value" {  } { { "../hdl/scanner/compa_value.v" "" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/tem_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/tem_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 tem_adjust " "Found entity 1: tem_adjust" {  } { { "../hdl/scanner/distance/tem_adjust.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/tem_adjust.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294508 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/delay_da.v " "Can't analyze file -- file ../hdl/scanner/delay_da.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core_t " "Found entity 1: spi_master_core_t" {  } { { "../hdl/scanner/adt7031_drive/src/spi_master_core_t.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/high_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/high_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 high_v " "Found entity 1: high_v" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/cal_tem.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/cal_tem.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_tem " "Found entity 1: cal_tem" {  } { { "../hdl/scanner/adt7031_drive/src/cal_tem.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/cal_tem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adt7301_top " "Found entity 1: adt7301_top" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/adt7031_drive/src/adt7301_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 adt7301_core " "Found entity 1: adt7301_core" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294522 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/trip_point.v " "Can't analyze file -- file ../hdl/scanner/trip_point.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/zero_sub.v " "Can't analyze file -- file ../hdl/scanner/zero_sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_p " "Found entity 1: mul_p" {  } { { "../hdl/scanner/IP/mul_p.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_p.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/average_value.v " "Can't analyze file -- file ../hdl/scanner/average_value.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/compare_region.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/compare_region.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_region " "Found entity 1: compare_region" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_top " "Found entity 1: ad5328_top" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_drive " "Found entity 1: ad5328_drive" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_drive.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_drive.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldac_n LDAC_N ad5328_core.v(22) " "Verilog HDL Declaration information at ad5328_core.v(22): object \"ldac_n\" differs only in case from object \"LDAC_N\" in the same scope" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIV_CNT div_cnt ad5328_core.v(27) " "Verilog HDL Declaration information at ad5328_core.v(27): object \"DIV_CNT\" differs only in case from object \"div_cnt\" in the same scope" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5328_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5328_core " "Found entity 1: ad5328_core" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5302_top " "Found entity 1: ad5302_top" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ad5302_drive/src/ad5302_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad5302_core " "Found entity 1: ad5302_core" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/data_select.v " "Can't analyze file -- file ../hdl/distance/data_select.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/move_average.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/move_average.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_average " "Found entity 1: move_average" {  } { { "../hdl/motor/src/move_average.v" "" { Text "E:/work/SingleScan/hdl/motor/src/move_average.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/test_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/test_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_data " "Found entity 1: test_data" {  } { { "../hdl/test_data.v" "" { Text "E:/work/SingleScan/hdl/test_data.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/motor_info.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/motor_info.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_info " "Found entity 1: motor_info" {  } { { "../hdl/motor/src/motor_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY angle_valid.v(67) " "Verilog HDL Declaration information at angle_valid.v(67): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "../hdl/motor/src/angle_valid.v" "" { Text "E:/work/SingleScan/hdl/motor/src/angle_valid.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/angle_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/angle_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_valid " "Found entity 1: angle_valid" {  } { { "../hdl/motor/src/angle_valid.v" "" { Text "E:/work/SingleScan/hdl/motor/src/angle_valid.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294575 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/remove_noise/RE_noise.v " "Can't analyze file -- file ../hdl/scanner/remove_noise/RE_noise.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/recv/recv_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/recv/recv_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_module " "Found entity 1: recv_module" {  } { { "../hdl/scanner/recv/recv_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/recv/recv_module.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/t_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/t_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_fifo " "Found entity 1: t_fifo" {  } { { "../hdl/scanner/IP/t_fifo.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/t_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul_z.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_z " "Found entity 1: mul_z" {  } { { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../hdl/scanner/IP/mul.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/ip/all_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/ip/all_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_fifo " "Found entity 1: all_fifo" {  } { { "../hdl/scanner/IP/all_fifo.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/all_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294596 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/distance/zero_module.v " "Can't analyze file -- file ../hdl/scanner/distance/zero_module.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/scanner/distance/RE_noise.v " "Can't analyze file -- file ../hdl/scanner/distance/RE_noise.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "peak_div.v(105) " "Verilog HDL information at peak_div.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573804294603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/peak_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/peak_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_div " "Found entity 1: peak_div" {  } { { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/parallel_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/parallel_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "../hdl/scanner/distance/parallel_serial.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/parallel_serial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/max_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/max_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_distance " "Found entity 1: max_distance" {  } { { "../hdl/scanner/distance/max_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/max_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/final_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/final_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_diatance " "Found entity 1: final_diatance" {  } { { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/distance_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/distance_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_module " "Found entity 1: distance_module" {  } { { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adjust_distance.v(66) " "Verilog HDL information at adjust_distance.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573804294615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/distance/adjust_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/distance/adjust_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjust_distance " "Found entity 1: adjust_distance" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/scanner/calc_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/scanner/calc_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_distance " "Found entity 1: calc_distance" {  } { { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294619 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/wr_distance.v " "Can't analyze file -- file ../hdl/distance/wr_distance.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294620 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/search_target_pos.v " "Can't analyze file -- file ../hdl/distance/search_target_pos.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/send_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/send_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_test " "Found entity 1: send_test" {  } { { "../hdl/send_test.v" "" { Text "E:/work/SingleScan/hdl/send_test.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/spi_master_core/src/spi_master_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/spi_master_core/src/spi_master_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_core " "Found entity 1: spi_master_core" {  } { { "../hdl/spi_master_core/src/spi_master_core.v" "" { Text "E:/work/SingleScan/hdl/spi_master_core/src/spi_master_core.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/pwm_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/pwm_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_drive " "Found entity 1: pwm_drive" {  } { { "../hdl/motor/src/pwm_drive.v" "" { Text "E:/work/SingleScan/hdl/motor/src/pwm_drive.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/motor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/motor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_top " "Found entity 1: motor_top" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/filter_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/filter_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter_signal " "Found entity 1: filter_signal" {  } { { "../hdl/motor/src/filter_signal.v" "" { Text "E:/work/SingleScan/hdl/motor/src/filter_signal.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_CNT time_cnt feed.v(61) " "Verilog HDL Declaration information at feed.v(61): object \"TIME_CNT\" differs only in case from object \"time_cnt\" in the same scope" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/src/feed.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/src/feed.v" { { "Info" "ISGN_ENTITY_NAME" "1 feed " "Found entity 1: feed" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_len READ_LEN fifo2spi_bridge_top.v(37) " "Verilog HDL Declaration information at fifo2spi_bridge_top.v(37): object \"read_len\" differs only in case from object \"READ_LEN\" in the same scope" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2spi_bridge_top " "Found entity 1: fifo2spi_bridge_top" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294637 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/distance/algo_top.v " "Can't analyze file -- file ../hdl/distance/algo_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573804294638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pos_fifo/pos_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pos_fifo/pos_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_fifo " "Found entity 1: pos_fifo" {  } { { "../ip/pos_fifo/pos_fifo.v" "" { Text "E:/work/SingleScan/ip/pos_fifo/pos_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/mul/mul_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/mul/mul_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_ip " "Found entity 1: mul_ip" {  } { { "../ip/mul/mul_ip.v" "" { Text "E:/work/SingleScan/ip/mul/mul_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/div_distance/div_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/div_distance/div_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_distance " "Found entity 1: div_distance" {  } { { "../ip/div_distance/div_distance.v" "" { Text "E:/work/SingleScan/ip/div_distance/div_distance.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/altgx/altgx.v 2 2 " "Found 2 design units, including 2 entities, in source file /work/singlescan/ip/altgx/altgx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTGX_alt_c3gxb " "Found entity 1: ALTGX_alt_c3gxb" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294830 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTGX " "Found entity 2: ALTGX" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_LEN data_len upload_module.v(31) " "Verilog HDL Declaration information at upload_module.v(31): object \"DATA_LEN\" differs only in case from object \"data_len\" in the same scope" {  } { { "../hdl/upload_module.v" "" { Text "E:/work/SingleScan/hdl/upload_module.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/upload_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/upload_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 upload_module " "Found entity 1: upload_module" {  } { { "../hdl/upload_module.v" "" { Text "E:/work/SingleScan/hdl/upload_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "update2nios.v(202) " "Verilog HDL information at update2nios.v(202): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 202 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573804294834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/update2nios.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/update2nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 update2nios " "Found entity 1: update2nios" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/singlescan.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/singlescan.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleScan " "Found entity 1: SingleScan" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/send_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/send_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 send_data " "Found entity 1: send_data" {  } { { "../hdl/send_data.v" "" { Text "E:/work/SingleScan/hdl/send_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/rst_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/rst_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_module " "Found entity 1: rst_module" {  } { { "../hdl/rst_module.v" "" { Text "E:/work/SingleScan/hdl/rst_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/pos_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/pos_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_buffer " "Found entity 1: pos_buffer" {  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/gx_rst_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/gx_rst_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 gx_rst_ctrl " "Found entity 1: gx_rst_ctrl" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/generate_send_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/generate_send_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_pulse " "Found entity 1: generate_pulse" {  } { { "../hdl/generate_send_enable.v" "" { Text "E:/work/SingleScan/hdl/generate_send_enable.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "offset OFFSET cycle_ctrl.v(27) " "Verilog HDL Declaration information at cycle_ctrl.v(27): object \"offset\" differs only in case from object \"OFFSET\" in the same scope" {  } { { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/cycle_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/cycle_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_ctrl " "Found entity 1: cycle_ctrl" {  } { { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/command_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/command_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_module " "Found entity 1: command_module" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/altgx_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/altgx_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 altgx_drive " "Found entity 1: altgx_drive" {  } { { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/fifo_4096x20bit/fifo_4096x20bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/fifo_4096x20bit/fifo_4096x20bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_4096x20bit " "Found entity 1: fifo_4096x20bit" {  } { { "../ip/fifo_4096x20bit/fifo_4096x20bit.v" "" { Text "E:/work/SingleScan/ip/fifo_4096x20bit/fifo_4096x20bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/div_12bit_12/div_12bit_12.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/div_12bit_12/div_12bit_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_12bit_12 " "Found entity 1: div_12bit_12" {  } { { "../ip/div_12bit_12/div_12bit_12.v" "" { Text "E:/work/SingleScan/ip/div_12bit_12/div_12bit_12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/ram_1024x18bit/ram_1024x18bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/ram_1024x18bit/ram_1024x18bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1024x18bit " "Found entity 1: ram_1024x18bit" {  } { { "../ip/ram_1024x18bit/ram_1024x18bit.v" "" { Text "E:/work/SingleScan/ip/ram_1024x18bit/ram_1024x18bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/ip/pll/pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/ip/pll/pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m " "Found entity 1: pll_100m" {  } { { "../ip/pll/pll_100m.v" "" { Text "E:/work/SingleScan/ip/pll/pll_100m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/singlescan/hdl/motor/ip/mod_degree.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/singlescan/hdl/motor/ip/mod_degree.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_degree " "Found entity 1: mod_degree" {  } { { "../hdl/motor/ip/mod_degree.v" "" { Text "E:/work/SingleScan/hdl/motor/ip/mod_degree.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/kernel/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294880 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/kernel/submodules/altera_merlin_master_agent.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/kernel/submodules/altera_merlin_master_translator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294888 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/kernel/submodules/altera_reset_synchronizer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_SCL " "Found entity 1: kernel_SCL" {  } { { "db/ip/kernel/submodules/kernel_scl.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_SDA " "Found entity 1: kernel_SDA" {  } { { "db/ip/kernel/submodules/kernel_sda.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_alarm_select.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_alarm_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_alarm_select " "Found entity 1: kernel_alarm_select" {  } { { "db/ip/kernel/submodules/kernel_alarm_select.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_alarm_select.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_epcs_flash.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_epcs_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_epcs_flash_sub " "Found entity 1: kernel_epcs_flash_sub" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294908 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_epcs_flash " "Found entity 2: kernel_epcs_flash" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_irq_mapper " "Found entity 1: kernel_irq_mapper" {  } { { "db/ip/kernel/submodules/kernel_irq_mapper.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/kernel/submodules/kernel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_jtag_uart_sim_scfifo_w " "Found entity 1: kernel_jtag_uart_sim_scfifo_w" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294915 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_jtag_uart_scfifo_w " "Found entity 2: kernel_jtag_uart_scfifo_w" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294915 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_jtag_uart_sim_scfifo_r " "Found entity 3: kernel_jtag_uart_sim_scfifo_r" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294915 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_jtag_uart_scfifo_r " "Found entity 4: kernel_jtag_uart_scfifo_r" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294915 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_jtag_uart " "Found entity 5: kernel_jtag_uart" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_laser_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_laser_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_laser_fifo_single_clock_fifo " "Found entity 1: kernel_laser_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294919 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_laser_fifo_scfifo_with_controls " "Found entity 2: kernel_laser_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294919 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_laser_fifo_map_avalonst_to_avalonmm " "Found entity 3: kernel_laser_fifo_map_avalonst_to_avalonmm" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294919 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_laser_fifo " "Found entity 4: kernel_laser_fifo" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_led_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_led_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_led_timer " "Found entity 1: kernel_led_timer" {  } { { "db/ip/kernel/submodules/kernel_led_timer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0 " "Found entity 1: kernel_mm_interconnect_0" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux " "Found entity 1: kernel_mm_interconnect_0_cmd_demux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux " "Found entity 1: kernel_mm_interconnect_0_cmd_mux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294960 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router " "Found entity 2: kernel_mm_interconnect_0_router" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294963 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_001 " "Found entity 2: kernel_mm_interconnect_0_router_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294966 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_002 " "Found entity 2: kernel_mm_interconnect_0_router_002" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573804294967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_003_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294969 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_003 " "Found entity 2: kernel_mm_interconnect_0_router_003" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux " "Found entity 1: kernel_mm_interconnect_0_rsp_demux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux " "Found entity 1: kernel_mm_interconnect_0_rsp_mux" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2 " "Found entity 1: kernel_nios2" {  } { { "db/ip/kernel/submodules/kernel_nios2.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804294978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804294978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_ic_data_module " "Found entity 1: kernel_nios2_cpu_ic_data_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_nios2_cpu_ic_tag_module " "Found entity 2: kernel_nios2_cpu_ic_tag_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_nios2_cpu_bht_module " "Found entity 3: kernel_nios2_cpu_bht_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_nios2_cpu_register_bank_a_module " "Found entity 4: kernel_nios2_cpu_register_bank_a_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_nios2_cpu_register_bank_b_module " "Found entity 5: kernel_nios2_cpu_register_bank_b_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_nios2_cpu_nios2_oci_debug " "Found entity 6: kernel_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_nios2_cpu_nios2_oci_break " "Found entity 7: kernel_nios2_cpu_nios2_oci_break" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_nios2_cpu_nios2_oci_xbrk " "Found entity 8: kernel_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_nios2_cpu_nios2_oci_dbrk " "Found entity 9: kernel_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_nios2_cpu_nios2_oci_itrace " "Found entity 10: kernel_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_nios2_cpu_nios2_oci_td_mode " "Found entity 11: kernel_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "12 kernel_nios2_cpu_nios2_oci_dtrace " "Found entity 12: kernel_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "13 kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "14 kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "15 kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "16 kernel_nios2_cpu_nios2_oci_fifo " "Found entity 16: kernel_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "17 kernel_nios2_cpu_nios2_oci_pib " "Found entity 17: kernel_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "18 kernel_nios2_cpu_nios2_oci_im " "Found entity 18: kernel_nios2_cpu_nios2_oci_im" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "19 kernel_nios2_cpu_nios2_performance_monitors " "Found entity 19: kernel_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "20 kernel_nios2_cpu_nios2_avalon_reg " "Found entity 20: kernel_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "21 kernel_nios2_cpu_ociram_sp_ram_module " "Found entity 21: kernel_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "22 kernel_nios2_cpu_nios2_ocimem " "Found entity 22: kernel_nios2_cpu_nios2_ocimem" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "23 kernel_nios2_cpu_nios2_oci " "Found entity 23: kernel_nios2_cpu_nios2_oci" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""} { "Info" "ISGN_ENTITY_NAME" "24 kernel_nios2_cpu " "Found entity 24: kernel_nios2_cpu" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_sysclk " "Found entity 1: kernel_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_tck " "Found entity 1: kernel_nios2_cpu_debug_slave_tck" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_debug_slave_wrapper " "Found entity 1: kernel_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_mult_cell " "Found entity 1: kernel_nios2_cpu_mult_cell" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_cpu_test_bench " "Found entity 1: kernel_nios2_cpu_test_bench" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_onchip_memory " "Found entity 1: kernel_onchip_memory" {  } { { "db/ip/kernel/submodules/kernel_onchip_memory.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_protocol_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_protocol_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_protocol_fifo_single_clock_fifo " "Found entity 1: kernel_protocol_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295687 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_protocol_fifo_scfifo_with_controls " "Found entity 2: kernel_protocol_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295687 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_protocol_fifo_map_avalonmm_to_avalonst " "Found entity 3: kernel_protocol_fifo_map_avalonmm_to_avalonst" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295687 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_protocol_fifo " "Found entity 4: kernel_protocol_fifo" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_spiwr_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kernel/submodules/kernel_spiwr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_spiwr_fifo_single_clock_fifo " "Found entity 1: kernel_spiwr_fifo_single_clock_fifo" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295693 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_spiwr_fifo_scfifo_with_controls " "Found entity 2: kernel_spiwr_fifo_scfifo_with_controls" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295693 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_spiwr_fifo_map_avalonmm_to_avalonst " "Found entity 3: kernel_spiwr_fifo_map_avalonmm_to_avalonst" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295693 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_spiwr_fifo " "Found entity 4: kernel_spiwr_fifo" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sysid " "Found entity 1: kernel_sysid" {  } { { "db/ip/kernel/submodules/kernel_sysid.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_w5500_int.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_w5500_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_w5500_int " "Found entity 1: kernel_w5500_int" {  } { { "db/ip/kernel/submodules/kernel_w5500_int.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_w5500_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kernel/submodules/kernel_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kernel/submodules/kernel_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_watchdog " "Found entity 1: kernel_watchdog" {  } { { "db/ip/kernel/submodules/kernel_watchdog.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_watchdog.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804295703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804295703 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked laser_send_top.v(31) " "Verilog HDL Implicit Net warning at laser_send_top.v(31): created implicit net for \"locked\"" {  } { { "../hdl/laser_send_top.v" "" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldac_n ad5302_top.v(38) " "Verilog HDL Implicit Net warning at ad5302_top.v(38): created implicit net for \"ldac_n\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync_n ad5302_top.v(39) " "Verilog HDL Implicit Net warning at ad5302_top.v(39): created implicit net for \"sync_n\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sclk ad5302_top.v(40) " "Verilog HDL Implicit Net warning at ad5302_top.v(40): created implicit net for \"sclk\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout ad5302_top.v(41) " "Verilog HDL Implicit Net warning at ad5302_top.v(41): created implicit net for \"dout\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5302_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5302_top.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "feed_valid motor_top.v(112) " "Verilog HDL Implicit Net warning at motor_top.v(112): created implicit net for \"feed_valid\"" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked SingleScan.v(177) " "Verilog HDL Implicit Net warning at SingleScan.v(177): created implicit net for \"locked\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_reset gx_rst_ctrl.v(26) " "Verilog HDL Implicit Net warning at gx_rst_ctrl.v(26): created implicit net for \"pll_reset\"" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_freqlocked altgx_drive.v(69) " "Verilog HDL Implicit Net warning at altgx_drive.v(69): created implicit net for \"rx_freqlocked\"" {  } { { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1573804295727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_epcs_flash.v(402) " "Verilog HDL or VHDL warning at kernel_epcs_flash.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1573804295765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleScan " "Elaborating entity \"SingleScan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573804296533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag SingleScan.v(119) " "Verilog HDL or VHDL warning at SingleScan.v(119): object \"zero_flag\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296707 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_distance_revise1 SingleScan.v(133) " "Verilog HDL or VHDL warning at SingleScan.v(133): object \"gray_distance_revise1\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296707 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_distance_revise2 SingleScan.v(134) " "Verilog HDL or VHDL warning at SingleScan.v(134): object \"gray_distance_revise2\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296707 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_distance_revise3 SingleScan.v(135) " "Verilog HDL or VHDL warning at SingleScan.v(135): object \"gray_distance_revise3\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296707 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_distance_revise4 SingleScan.v(136) " "Verilog HDL or VHDL warning at SingleScan.v(136): object \"gray_distance_revise4\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_distance_revise5 SingleScan.v(137) " "Verilog HDL or VHDL warning at SingleScan.v(137): object \"gray_distance_revise5\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "laser_recv_delay SingleScan.v(139) " "Verilog HDL or VHDL warning at SingleScan.v(139): object \"laser_recv_delay\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "noise_diff_setting1 SingleScan.v(140) " "Verilog HDL or VHDL warning at SingleScan.v(140): object \"noise_diff_setting1\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "apd_volt_setting SingleScan.v(142) " "Verilog HDL or VHDL warning at SingleScan.v(142): object \"apd_volt_setting\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_inflection1 SingleScan.v(143) " "Verilog HDL or VHDL warning at SingleScan.v(143): object \"gray_inflection1\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_inflection2 SingleScan.v(144) " "Verilog HDL or VHDL warning at SingleScan.v(144): object \"gray_inflection2\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_inflection3 SingleScan.v(145) " "Verilog HDL or VHDL warning at SingleScan.v(145): object \"gray_inflection3\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296708 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gray_inflection4 SingleScan.v(146) " "Verilog HDL or VHDL warning at SingleScan.v(146): object \"gray_inflection4\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_volt_cof1 SingleScan.v(149) " "Verilog HDL or VHDL warning at SingleScan.v(149): object \"temp_volt_cof1\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_volt_cof2 SingleScan.v(150) " "Verilog HDL or VHDL warning at SingleScan.v(150): object \"temp_volt_cof2\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_volt_inflection SingleScan.v(151) " "Verilog HDL or VHDL warning at SingleScan.v(151): object \"temp_volt_inflection\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_distance_cof1 SingleScan.v(154) " "Verilog HDL or VHDL warning at SingleScan.v(154): object \"temp_distance_cof1\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_distance_cof2 SingleScan.v(155) " "Verilog HDL or VHDL warning at SingleScan.v(155): object \"temp_distance_cof2\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_distance_inflection SingleScan.v(156) " "Verilog HDL or VHDL warning at SingleScan.v(156): object \"temp_distance_inflection\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296709 "|SingleScan"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_noise_filter SingleScan.v(159) " "Verilog HDL or VHDL warning at SingleScan.v(159): object \"first_noise_filter\" assigned a value but never read" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804296710 "|SingleScan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 12 SingleScan.v(428) " "Verilog HDL assignment warning at SingleScan.v(428): truncated value with size 18 to match size of target (12)" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804296722 "|SingleScan"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "send_test_pin SingleScan.v(39) " "Output port \"send_test_pin\" at SingleScan.v(39) has no driver" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573804296730 "|SingleScan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100m pll_100m:pll_100mEx01 " "Elaborating entity \"pll_100m\" for hierarchy \"pll_100m:pll_100mEx01\"" {  } { { "../hdl/SingleScan.v" "pll_100mEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804296976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_100m:pll_100mEx01\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_100m:pll_100mEx01\|altpll:altpll_component\"" {  } { { "../ip/pll/pll_100m.v" "altpll_component" { Text "E:/work/SingleScan/ip/pll/pll_100m.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804297388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_100m:pll_100mEx01\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_100m:pll_100mEx01\|altpll:altpll_component\"" {  } { { "../ip/pll/pll_100m.v" "" { Text "E:/work/SingleScan/ip/pll/pll_100m.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804297414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_100m:pll_100mEx01\|altpll:altpll_component " "Instantiated megafunction \"pll_100m:pll_100mEx01\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804297431 ""}  } { { "../ip/pll/pll_100m.v" "" { Text "E:/work/SingleScan/ip/pll/pll_100m.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804297431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_100m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_100m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m_altpll " "Found entity 1: pll_100m_altpll" {  } { { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_100m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804297501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804297501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100m_altpll pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated " "Elaborating entity \"pll_100m_altpll\" for hierarchy \"pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804297503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_module rst_module:rst_moduleEx01 " "Elaborating entity \"rst_module\" for hierarchy \"rst_module:rst_moduleEx01\"" {  } { { "../hdl/SingleScan.v" "rst_moduleEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laser_send_top laser_send_top:laser_send_topEx01 " "Elaborating entity \"laser_send_top\" for hierarchy \"laser_send_top:laser_send_topEx01\"" {  } { { "../hdl/SingleScan.v" "laser_send_topEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_250 laser_send_top:laser_send_topEx01\|pll_250:n1 " "Elaborating entity \"pll_250\" for hierarchy \"laser_send_top:laser_send_topEx01\|pll_250:n1\"" {  } { { "../hdl/laser_send_top.v" "n1" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\"" {  } { { "../ip/pll/pll_250.v" "altpll_component" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component " "Elaborated megafunction instantiation \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\"" {  } { { "../ip/pll/pll_250.v" "" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component " "Instantiated megafunction \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 5 " "Parameter \"clk4_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804298556 ""}  } { { "../ip/pll/pll_250.v" "" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804298556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_250_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_250_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_250_altpll2 " "Found entity 1: pll_250_altpll2" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804298608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804298608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_250_altpll2 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated " "Elaborating entity \"pll_250_altpll2\" for hierarchy \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cycle_ctrl laser_send_top:laser_send_topEx01\|cycle_ctrl:cycle_ctrlEx01 " "Elaborating entity \"cycle_ctrl\" for hierarchy \"laser_send_top:laser_send_topEx01\|cycle_ctrl:cycle_ctrlEx01\"" {  } { { "../hdl/laser_send_top.v" "cycle_ctrlEx01" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_data laser_send_top:laser_send_topEx01\|send_data:send_dataEx01 " "Elaborating entity \"send_data\" for hierarchy \"laser_send_top:laser_send_topEx01\|send_data:send_dataEx01\"" {  } { { "../hdl/laser_send_top.v" "send_dataEx01" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_en_fall send_data.v(20) " "Verilog HDL or VHDL warning at send_data.v(20): object \"send_en_fall\" assigned a value but never read" {  } { { "../hdl/send_data.v" "" { Text "E:/work/SingleScan/hdl/send_data.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804298683 "|SingleScan|laser_send_top:laser_send_topEx01|send_data:send_dataEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgx_drive altgx_drive:altgx_driveEx01 " "Elaborating entity \"altgx_drive\" for hierarchy \"altgx_drive:altgx_driveEx01\"" {  } { { "../hdl/SingleScan.v" "altgx_driveEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gx_rst_ctrl altgx_drive:altgx_driveEx01\|gx_rst_ctrl:gx_rst_ctrlEx01 " "Elaborating entity \"gx_rst_ctrl\" for hierarchy \"altgx_drive:altgx_driveEx01\|gx_rst_ctrl:gx_rst_ctrlEx01\"" {  } { { "../hdl/altgx_drive.v" "gx_rst_ctrlEx01" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_reset gx_rst_ctrl.v(26) " "Verilog HDL or VHDL warning at gx_rst_ctrl.v(26): object \"pll_reset\" assigned a value but never read" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804298696 "|SingleScan|altgx_drive:altgx_driveEx01|gx_rst_ctrl:gx_rst_ctrlEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gx_rst_ctrl.v(25) " "Verilog HDL assignment warning at gx_rst_ctrl.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804298697 "|SingleScan|altgx_drive:altgx_driveEx01|gx_rst_ctrl:gx_rst_ctrlEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gx_rst_ctrl.v(28) " "Verilog HDL assignment warning at gx_rst_ctrl.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804298697 "|SingleScan|altgx_drive:altgx_driveEx01|gx_rst_ctrl:gx_rst_ctrlEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gx_rst_ctrl.v(29) " "Verilog HDL assignment warning at gx_rst_ctrl.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804298697 "|SingleScan|altgx_drive:altgx_driveEx01|gx_rst_ctrl:gx_rst_ctrlEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gx_rst_ctrl.v(30) " "Verilog HDL assignment warning at gx_rst_ctrl.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/gx_rst_ctrl.v" "" { Text "E:/work/SingleScan/hdl/gx_rst_ctrl.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804298697 "|SingleScan|altgx_drive:altgx_driveEx01|gx_rst_ctrl:gx_rst_ctrlEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGX altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01 " "Elaborating entity \"ALTGX\" for hierarchy \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\"" {  } { { "../hdl/altgx_drive.v" "ALTGXEx01" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTGX_alt_c3gxb altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component " "Elaborating entity \"ALTGX_alt_c3gxb\" for hierarchy \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\"" {  } { { "../ip/altgx/ALTGX.v" "ALTGX_alt_c3gxb_component" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804298711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\"" {  } { { "../ip/altgx/ALTGX.v" "pll0" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0 " "Elaborated megafunction instantiation \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\"" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0 " "Instantiated megafunction \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 20 " "Parameter \"clk0_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 20 " "Parameter \"clk1_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 25 " "Parameter \"clk2_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 20 " "Parameter \"clk2_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 1 " "Parameter \"dpa_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 20 " "Parameter \"dpa_multiply_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804299779 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804299779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dk81 " "Found entity 1: altpll_dk81" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804299830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804299830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dk81 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated " "Elaborating entity \"altpll_dk81\" for hierarchy \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ranging_distance Ranging_distance:Ranging_distanceEx01 " "Elaborating entity \"Ranging_distance\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\"" {  } { { "../hdl/SingleScan.v" "Ranging_distanceEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WINDOW_CNT Ranging_distance.v(73) " "Verilog HDL or VHDL warning at Ranging_distance.v(73): object \"WINDOW_CNT\" assigned a value but never read" {  } { { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804299844 "|SingleScan|Ranging_distance:Ranging_distanceEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_distance Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01 " "Elaborating entity \"calc_distance\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\"" {  } { { "../hdl/scanner/Ranging_distance.v" "calc_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_module Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|recv_module:recv_moduleEx01 " "Elaborating entity \"recv_module\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|recv_module:recv_moduleEx01\"" {  } { { "../hdl/scanner/calc_distance.v" "recv_moduleEx01" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_diatance Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01 " "Elaborating entity \"final_diatance\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\"" {  } { { "../hdl/scanner/calc_distance.v" "final_diatanceEx01" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804299958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_module Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01 " "Elaborating entity \"distance_module\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\"" {  } { { "../hdl/scanner/distance/final_distance.v" "distance_moduleEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_serial Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|parallel_serial:parallel_serialEx01 " "Elaborating entity \"parallel_serial\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|parallel_serial:parallel_serialEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "parallel_serialEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300211 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "single_en parallel_serial.v(9) " "Output port \"single_en\" at parallel_serial.v(9) has no driver" {  } { { "../hdl/scanner/distance/parallel_serial.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/parallel_serial.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573804300217 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|parallel_serial:parallel_serialEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peak_div Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01 " "Elaborating entity \"peak_div\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "peak_divEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 peak_div.v(226) " "Verilog HDL assignment warning at peak_div.v(226): truncated value with size 19 to match size of target (18)" {  } { { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300281 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_z Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01 " "Elaborating entity \"mul_z\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\"" {  } { { "../hdl/scanner/distance/peak_div.v" "mul_zEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\"" {  } { { "../hdl/scanner/IP/mul_z.v" "lpm_mult_component" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\"" {  } { { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 20 " "Parameter \"lpm_widthb\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300395 ""}  } { { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804300395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1hp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1hp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1hp " "Found entity 1: mult_1hp" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804300508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804300508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1hp Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated " "Elaborating entity \"mult_1hp\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_distance Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01 " "Elaborating entity \"adjust_distance\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "adjust_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 adjust_distance.v(114) " "Verilog HDL assignment warning at adjust_distance.v(114): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300712 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 adjust_distance.v(119) " "Verilog HDL assignment warning at adjust_distance.v(119): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300713 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 adjust_distance.v(124) " "Verilog HDL assignment warning at adjust_distance.v(124): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300713 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 adjust_distance.v(129) " "Verilog HDL assignment warning at adjust_distance.v(129): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300713 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 adjust_distance.v(134) " "Verilog HDL assignment warning at adjust_distance.v(134): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300713 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 adjust_distance.v(152) " "Verilog HDL assignment warning at adjust_distance.v(152): truncated value with size 18 to match size of target (16)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300715 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 adjust_distance.v(157) " "Verilog HDL assignment warning at adjust_distance.v(157): truncated value with size 18 to match size of target (16)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300715 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 adjust_distance.v(162) " "Verilog HDL assignment warning at adjust_distance.v(162): truncated value with size 18 to match size of target (16)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300715 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 adjust_distance.v(167) " "Verilog HDL assignment warning at adjust_distance.v(167): truncated value with size 18 to match size of target (16)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300716 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 adjust_distance.v(172) " "Verilog HDL assignment warning at adjust_distance.v(172): truncated value with size 18 to match size of target (16)" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804300716 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|adjust_distance:adjust_distanceEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_p Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1 " "Elaborating entity \"mul_p\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "n1" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component\"" {  } { { "../hdl/scanner/IP/mul_p.v" "lpm_mult_component" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_p.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component\"" {  } { { "../hdl/scanner/IP/mul_p.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_p.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 10 " "Parameter \"lpm_widtha\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804300780 ""}  } { { "../hdl/scanner/IP/mul_p.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_p.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804300780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tfp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tfp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tfp " "Found entity 1: mult_tfp" {  } { { "db/mult_tfp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_tfp.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804300841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804300841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tfp Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component\|mult_tfp:auto_generated " "Elaborating entity \"mult_tfp\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|mul_p:n1\|lpm_mult:lpm_mult_component\|mult_tfp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804300842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tem_adjust Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|tem_adjust:tem_adjustEx01 " "Elaborating entity \"tem_adjust\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|tem_adjust:tem_adjustEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "tem_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_adjust Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01 " "Elaborating entity \"da_adjust\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "da_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_16 Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1 " "Elaborating entity \"div_16\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "n1" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/scanner/IP/div_16.v" "LPM_DIVIDE_component" { Text "E:/work/SingleScan/hdl/scanner/IP/div_16.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/scanner/IP/div_16.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_16.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 12 " "Parameter \"lpm_pipeline\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 16 " "Parameter \"lpm_widthd\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 16 " "Parameter \"lpm_widthn\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804301179 ""}  } { { "../hdl/scanner/IP/div_16.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_16.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804301179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eut " "Found entity 1: lpm_divide_eut" {  } { { "db/lpm_divide_eut.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_eut.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804301238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804301238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_eut Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated " "Elaborating entity \"lpm_divide_eut\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cai " "Found entity 1: sign_div_unsign_cai" {  } { { "db/sign_div_unsign_cai.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_cai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804301266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804301266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_cai Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider " "Elaborating entity \"sign_div_unsign_cai\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\"" {  } { { "db/lpm_divide_eut.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_eut.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_71g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_71g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_71g " "Found entity 1: alt_u_div_71g" {  } { { "db/alt_u_div_71g.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_71g.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804301362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804301362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_71g Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider " "Elaborating entity \"alt_u_div_71g\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider\"" {  } { { "db/sign_div_unsign_cai.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_cai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804301499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804301499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_71g.tdf" "add_sub_0" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_71g.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804301544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804301544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|div_16:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_eut:auto_generated\|sign_div_unsign_cai:divider\|alt_u_div_71g:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_71g.tdf" "add_sub_1" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_71g.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_distance Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|max_distance:max_distanceEx01 " "Elaborating entity \"max_distance\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|max_distance:max_distanceEx01\"" {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804301588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_div Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|mult_div:mult_divEx04 " "Elaborating entity \"mult_div\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|mult_div:mult_divEx04\"" {  } { { "../hdl/scanner/distance/final_distance.v" "mult_divEx04" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adt7301_top Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01 " "Elaborating entity \"adt7301_top\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\"" {  } { { "../hdl/scanner/Ranging_distance.v" "adt7301_topEx01" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adt7301_core Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|adt7301_core:adt7301_coreEx01 " "Elaborating entity \"adt7301_core\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|adt7301_core:adt7301_coreEx01\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "adt7301_coreEx01" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_core_t Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|adt7301_core:adt7301_coreEx01\|spi_master_core_t:spi_master_core_tEx01 " "Elaborating entity \"spi_master_core_t\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|adt7301_core:adt7301_coreEx01\|spi_master_core_t:spi_master_core_tEx01\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_core.v" "spi_master_core_tEx01" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_core.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_state_fall spi_master_core_t.v(84) " "Verilog HDL or VHDL warning at spi_master_core_t.v(84): object \"send_state_fall\" assigned a value but never read" {  } { { "../hdl/scanner/adt7031_drive/src/spi_master_core_t.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804302747 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|adt7301_core:adt7301_coreEx01|spi_master_core_t:spi_master_core_tEx01"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "freq_cnt is         125 spi_master_core_t.v(55) " "Verilog HDL Display System Task info at spi_master_core_t.v(55): freq_cnt is         125" {  } { { "../hdl/scanner/adt7031_drive/src/spi_master_core_t.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804302747 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|adt7301_core:adt7301_coreEx01|spi_master_core_t:spi_master_core_tEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_tem Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|cal_tem:cal_temEX01 " "Elaborating entity \"cal_tem\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|cal_tem:cal_temEX01\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "cal_temEX01" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cal_tem.v(34) " "Verilog HDL assignment warning at cal_tem.v(34): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/scanner/adt7031_drive/src/cal_tem.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/cal_tem.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302762 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|cal_tem:cal_temEX01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 cal_tem.v(36) " "Verilog HDL assignment warning at cal_tem.v(36): truncated value with size 13 to match size of target (8)" {  } { { "../hdl/scanner/adt7031_drive/src/cal_tem.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/cal_tem.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302762 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|cal_tem:cal_temEX01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_v Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|high_v:high_vEx01 " "Elaborating entity \"high_v\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|high_v:high_vEx01\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "high_vEx01" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 high_v.v(36) " "Verilog HDL assignment warning at high_v.v(36): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302778 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 high_v.v(81) " "Verilog HDL assignment warning at high_v.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302779 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 high_v.v(85) " "Verilog HDL assignment warning at high_v.v(85): truncated value with size 13 to match size of target (8)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302779 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 high_v.v(87) " "Verilog HDL assignment warning at high_v.v(87): truncated value with size 13 to match size of target (8)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302779 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 high_v.v(95) " "Verilog HDL assignment warning at high_v.v(95): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302779 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 high_v.v(97) " "Verilog HDL assignment warning at high_v.v(97): truncated value with size 12 to match size of target (10)" {  } { { "../hdl/scanner/adt7031_drive/src/high_v.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/high_v.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302779 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|high_v:high_vEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad5328_top Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01 " "Elaborating entity \"ad5328_top\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\"" {  } { { "../hdl/scanner/Ranging_distance.v" "ad5328_topEx01" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad5328_drive Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_drive:ad5328_driveEx01 " "Elaborating entity \"ad5328_drive\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_drive:ad5328_driveEx01\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_top.v" "ad5328_driveEx01" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad5328_core Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01 " "Elaborating entity \"ad5328_core\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\"" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_top.v" "ad5328_coreEx01" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_top.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad5328_core.v(156) " "Verilog HDL assignment warning at ad5328_core.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302847 "|SingleScan|Ranging_distance:Ranging_distanceEx01|ad5328_top:ad5328_topEx01|ad5328_core:ad5328_coreEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compa_value Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01 " "Elaborating entity \"compa_value\" for hierarchy \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\"" {  } { { "../hdl/scanner/Ranging_distance.v" "compa_valueEx01" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_top motor_top:motor_topEx01 " "Elaborating entity \"motor_top\" for hierarchy \"motor_top:motor_topEx01\"" {  } { { "../hdl/SingleScan.v" "motor_topEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302907 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cycle_enable motor_top.v(33) " "Output port \"cycle_enable\" at motor_top.v(33) has no driver" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573804302908 "|SingleScan|motor_top:motor_topEx01"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid_angle motor_top.v(35) " "Output port \"valid_angle\" at motor_top.v(35) has no driver" {  } { { "../hdl/motor/src/motor_top.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573804302908 "|SingleScan|motor_top:motor_topEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_drive motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01 " "Elaborating entity \"pwm_drive\" for hierarchy \"motor_top:motor_topEx01\|pwm_drive:pwm_driveEx01\"" {  } { { "../hdl/motor/src/motor_top.v" "pwm_driveEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_drive.v(105) " "Verilog HDL assignment warning at pwm_drive.v(105): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/motor/src/pwm_drive.v" "" { Text "E:/work/SingleScan/hdl/motor/src/pwm_drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302916 "|SingleScan|motor_top:motor_topEx01|pwm_drive:pwm_driveEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_signal motor_top:motor_topEx01\|filter_signal:filter_signalEx01 " "Elaborating entity \"filter_signal\" for hierarchy \"motor_top:motor_topEx01\|filter_signal:filter_signalEx01\"" {  } { { "../hdl/motor/src/motor_top.v" "filter_signalEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_info motor_top:motor_topEx01\|motor_info:motor_infoEx01 " "Elaborating entity \"motor_info\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\"" {  } { { "../hdl/motor/src/motor_top.v" "motor_infoEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_region_finish_fall motor_info.v(284) " "Verilog HDL or VHDL warning at motor_info.v(284): object \"valid_region_finish_fall\" assigned a value but never read" {  } { { "../hdl/motor/src/motor_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804302932 "|SingleScan|motor_top:motor_topEx01|motor_info:motor_infoEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motor_info.v(278) " "Verilog HDL assignment warning at motor_info.v(278): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/motor/src/motor_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804302936 "|SingleScan|motor_top:motor_topEx01|motor_info:motor_infoEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_average motor_top:motor_topEx01\|motor_info:motor_infoEx01\|move_average:move_averageEx01 " "Elaborating entity \"move_average\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|move_average:move_averageEx01\"" {  } { { "../hdl/motor/src/motor_info.v" "move_averageEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "degree_info motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01 " "Elaborating entity \"degree_info\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\"" {  } { { "../hdl/motor/src/motor_info.v" "degree_infoEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_degree motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01 " "Elaborating entity \"mod_degree\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\"" {  } { { "../hdl/motor/src/degree_info.v" "mod_degreeEx01" { Text "E:/work/SingleScan/hdl/motor/src/degree_info.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804302996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/motor/ip/mod_degree.v" "LPM_DIVIDE_component" { Text "E:/work/SingleScan/hdl/motor/ip/mod_degree.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/motor/ip/mod_degree.v" "" { Text "E:/work/SingleScan/hdl/motor/ip/mod_degree.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 32 " "Parameter \"lpm_pipeline\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303020 ""}  } { { "../hdl/motor/ip/mod_degree.v" "" { Text "E:/work/SingleScan/hdl/motor/ip/mod_degree.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804303020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cut " "Found entity 1: lpm_divide_cut" {  } { { "db/lpm_divide_cut.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_cut.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cut motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated " "Elaborating entity \"lpm_divide_cut\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_aai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_aai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_aai " "Found entity 1: sign_div_unsign_aai" {  } { { "db/sign_div_unsign_aai.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_aai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_aai motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider " "Elaborating entity \"sign_div_unsign_aai\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\"" {  } { { "db/lpm_divide_cut.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_cut.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_11g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_11g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_11g " "Found entity 1: alt_u_div_11g" {  } { { "db/alt_u_div_11g.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_11g.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_11g motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider " "Elaborating entity \"alt_u_div_11g\" for hierarchy \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\"" {  } { { "db/sign_div_unsign_aai.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_aai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "feed motor_top:motor_topEx01\|feed:feedEx01 " "Elaborating entity \"feed\" for hierarchy \"motor_top:motor_topEx01\|feed:feedEx01\"" {  } { { "../hdl/motor/src/motor_top.v" "feedEx01" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303484 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "feed.v(91) " "Verilog HDL Case Statement warning at feed.v(91): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 91 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1573804303486 "|SingleScan|motor_top:motor_topEx01|feed:feedEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 feed.v(158) " "Verilog HDL assignment warning at feed.v(158): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303486 "|SingleScan|motor_top:motor_topEx01|feed:feedEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 feed.v(170) " "Verilog HDL assignment warning at feed.v(170): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303487 "|SingleScan|motor_top:motor_topEx01|feed:feedEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 feed.v(180) " "Verilog HDL assignment warning at feed.v(180): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303487 "|SingleScan|motor_top:motor_topEx01|feed:feedEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 feed.v(188) " "Verilog HDL assignment warning at feed.v(188): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303487 "|SingleScan|motor_top:motor_topEx01|feed:feedEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_distance_top calc_distance_top:calc_distance_topEx01 " "Elaborating entity \"calc_distance_top\" for hierarchy \"calc_distance_top:calc_distance_topEx01\"" {  } { { "../hdl/SingleScan.v" "calc_distance_topEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_division calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01 " "Elaborating entity \"grid_division\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "grid_divisionEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(293) " "Verilog HDL assignment warning at grid_division.v(293): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303518 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_division:grid_divisionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(298) " "Verilog HDL assignment warning at grid_division.v(298): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303518 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_division:grid_divisionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(345) " "Verilog HDL assignment warning at grid_division.v(345): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303519 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_division:grid_divisionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(382) " "Verilog HDL assignment warning at grid_division.v(382): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804303520 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_division:grid_divisionEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod10 calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01 " "Elaborating entity \"mod10\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "mod10Ex01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/calc_distance/ip/mod10/mod10.v" "LPM_DIVIDE_component" { Text "E:/work/SingleScan/hdl/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/calc_distance/ip/mod10/mod10.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 12 " "Parameter \"lpm_pipeline\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 9 " "Parameter \"lpm_widthd\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804303574 ""}  } { { "../hdl/calc_distance/ip/mod10/mod10.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804303574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vst " "Found entity 1: lpm_divide_vst" {  } { { "db/lpm_divide_vst.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_vst.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_vst calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated " "Elaborating entity \"lpm_divide_vst\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_t8i " "Found entity 1: sign_div_unsign_t8i" {  } { { "db/sign_div_unsign_t8i.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_t8i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_t8i calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider " "Elaborating entity \"sign_div_unsign_t8i\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\"" {  } { { "db/lpm_divide_vst.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_vst.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_auf " "Found entity 1: alt_u_div_auf" {  } { { "db/alt_u_div_auf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_auf.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804303676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804303676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_auf calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider " "Elaborating entity \"alt_u_div_auf\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\"" {  } { { "db/sign_div_unsign_t8i.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_t8i.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_ram calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01 " "Elaborating entity \"grid_ram\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "grid_ramEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804303788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\"" {  } { { "../hdl/calc_distance/ip/grid_ram/grid_ram.v" "altsyncram_component" { Text "E:/work/SingleScan/hdl/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804304230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\"" {  } { { "../hdl/calc_distance/ip/grid_ram/grid_ram.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804304251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Instantiated megafunction \"calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 48 " "Parameter \"width_b\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804304252 ""}  } { { "../hdl/calc_distance/ip/grid_ram/grid_ram.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804304252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ed2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ed2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ed2 " "Found entity 1: altsyncram_3ed2" {  } { { "db/altsyncram_3ed2.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_3ed2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804304394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804304394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ed2 calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\|altsyncram_3ed2:auto_generated " "Elaborating entity \"altsyncram_3ed2\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\|altsyncram_3ed2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804304395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_statistical calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01 " "Elaborating entity \"grid_statistical\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "grid_statisticalEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305109 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff_number grid_statistical.v(481) " "Verilog HDL or VHDL warning at grid_statistical.v(481): object \"diff_number\" assigned a value but never read" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804305110 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff_flag grid_statistical.v(482) " "Verilog HDL or VHDL warning at grid_statistical.v(482): object \"diff_flag\" assigned a value but never read" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 482 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804305110 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wheel_fall_r0 grid_statistical.v(483) " "Verilog HDL or VHDL warning at grid_statistical.v(483): object \"wheel_fall_r0\" assigned a value but never read" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804305110 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 grid_statistical.v(256) " "Verilog HDL assignment warning at grid_statistical.v(256): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305112 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_statistical.v(258) " "Verilog HDL assignment warning at grid_statistical.v(258): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305112 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 grid_statistical.v(260) " "Verilog HDL assignment warning at grid_statistical.v(260): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305112 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 grid_statistical.v(306) " "Verilog HDL assignment warning at grid_statistical.v(306): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305113 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_statistical.v(308) " "Verilog HDL assignment warning at grid_statistical.v(308): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305113 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 grid_statistical.v(310) " "Verilog HDL assignment warning at grid_statistical.v(310): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305113 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 grid_statistical.v(493) " "Verilog HDL assignment warning at grid_statistical.v(493): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305119 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 grid_statistical.v(495) " "Verilog HDL assignment warning at grid_statistical.v(495): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305119 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 grid_statistical.v(563) " "Verilog HDL assignment warning at grid_statistical.v(563): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305120 "|SingleScan|calc_distance_top:calc_distance_topEx01|grid_statistical:grid_statisticalEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_distance calc_distance_top:calc_distance_topEx01\|zero_distance:zero_distanceEx01 " "Elaborating entity \"zero_distance\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|zero_distance:zero_distanceEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "zero_distanceEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 zero_distance.v(214) " "Verilog HDL assignment warning at zero_distance.v(214): truncated value with size 20 to match size of target (16)" {  } { { "../hdl/calc_distance/hdl/zero_distance.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_distance.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305408 "|SingleScan|calc_distance_top:calc_distance_topEx01|zero_distance:zero_distanceEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_revise calc_distance_top:calc_distance_topEx01\|zero_revise:zero_reviseEx01 " "Elaborating entity \"zero_revise\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|zero_revise:zero_reviseEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "zero_reviseEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dust_alarm calc_distance_top:calc_distance_topEx01\|dust_alarm:dust_alarmEx01 " "Elaborating entity \"dust_alarm\" for hierarchy \"calc_distance_top:calc_distance_topEx01\|dust_alarm:dust_alarmEx01\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "dust_alarmEx01" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select data_select:data_selectEx01 " "Elaborating entity \"data_select\" for hierarchy \"data_select:data_selectEx01\"" {  } { { "../hdl/SingleScan.v" "data_selectEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_region compare_region:compare_regionEx01 " "Elaborating entity \"compare_region\" for hierarchy \"compare_region:compare_regionEx01\"" {  } { { "../hdl/SingleScan.v" "compare_regionEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare_region.v(208) " "Verilog HDL assignment warning at compare_region.v(208): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305491 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare_region.v(209) " "Verilog HDL assignment warning at compare_region.v(209): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305491 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare_region.v(210) " "Verilog HDL assignment warning at compare_region.v(210): truncated value with size 32 to match size of target (1)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305491 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 compare_region.v(304) " "Verilog HDL assignment warning at compare_region.v(304): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305493 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 compare_region.v(313) " "Verilog HDL assignment warning at compare_region.v(313): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305493 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 compare_region.v(322) " "Verilog HDL assignment warning at compare_region.v(322): truncated value with size 16 to match size of target (8)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305493 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_io_r compare_region.v(382) " "Verilog HDL Always Construct warning at compare_region.v(382): inferring latch(es) for variable \"alarm_io_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 382 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573804305494 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 compare_region.v(443) " "Verilog HDL assignment warning at compare_region.v(443): truncated value with size 4 to match size of target (3)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305494 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 compare_region.v(445) " "Verilog HDL assignment warning at compare_region.v(445): truncated value with size 4 to match size of target (3)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305495 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 compare_region.v(450) " "Verilog HDL assignment warning at compare_region.v(450): truncated value with size 16 to match size of target (10)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305495 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 compare_region.v(453) " "Verilog HDL assignment warning at compare_region.v(453): truncated value with size 16 to match size of target (10)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305495 "|SingleScan|compare_region:compare_regionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 compare_region.v(456) " "Verilog HDL assignment warning at compare_region.v(456): truncated value with size 16 to match size of target (10)" {  } { { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804305495 "|SingleScan|compare_region:compare_regionEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_31bits compare_region:compare_regionEx01\|div_31bits:n1 " "Elaborating entity \"div_31bits\" for hierarchy \"compare_region:compare_regionEx01\|div_31bits:n1\"" {  } { { "../hdl/compare_region.v" "n1" { Text "E:/work/SingleScan/hdl/compare_region.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/scanner/IP/div_31bits.v" "LPM_DIVIDE_component" { Text "E:/work/SingleScan/hdl/scanner/IP/div_31bits.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../hdl/scanner/IP/div_31bits.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_31bits.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 16 " "Parameter \"lpm_pipeline\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 26 " "Parameter \"lpm_widthd\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804305570 ""}  } { { "../hdl/scanner/IP/div_31bits.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/div_31bits.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804305570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hut " "Found entity 1: lpm_divide_hut" {  } { { "db/lpm_divide_hut.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_hut.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804305629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804305629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hut compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated " "Elaborating entity \"lpm_divide_hut\" for hierarchy \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fai " "Found entity 1: sign_div_unsign_fai" {  } { { "db/sign_div_unsign_fai.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_fai.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804305649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804305649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fai compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider " "Elaborating entity \"sign_div_unsign_fai\" for hierarchy \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\"" {  } { { "db/lpm_divide_hut.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/lpm_divide_hut.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_91g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_91g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_91g " "Found entity 1: alt_u_div_91g" {  } { { "db/alt_u_div_91g.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_u_div_91g.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804305749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804305749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_91g compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider " "Elaborating entity \"alt_u_div_91g\" for hierarchy \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\"" {  } { { "db/sign_div_unsign_fai.tdf" "divider" { Text "E:/work/SingleScan/fpga_project/db/sign_div_unsign_fai.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_buffer pos_buffer:pos_bufferEx01 " "Elaborating entity \"pos_buffer\" for hierarchy \"pos_buffer:pos_bufferEx01\"" {  } { { "../hdl/SingleScan.v" "pos_bufferEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cycle_enable_fall pos_buffer.v(37) " "Verilog HDL or VHDL warning at pos_buffer.v(37): object \"cycle_enable_fall\" assigned a value but never read" {  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804305927 "|SingleScan|pos_buffer:pos_bufferEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_fifo pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01 " "Elaborating entity \"pos_fifo\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\"" {  } { { "../hdl/pos_buffer.v" "pos_fifoEx01" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804305939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\"" {  } { { "../ip/pos_fifo/pos_fifo.v" "dcfifo_component" { Text "E:/work/SingleScan/ip/pos_fifo/pos_fifo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\"" {  } { { "../ip/pos_fifo/pos_fifo.v" "" { Text "E:/work/SingleScan/ip/pos_fifo/pos_fifo.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component " "Instantiated megafunction \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804306458 ""}  } { { "../ip/pos_fifo/pos_fifo.v" "" { Text "E:/work/SingleScan/ip/pos_fifo/pos_fifo.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804306458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2m1 " "Found entity 1: dcfifo_v2m1" {  } { { "db/dcfifo_v2m1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2m1 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated " "Elaborating entity \"dcfifo_v2m1\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_2mb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_2mb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_2mb " "Found entity 1: a_gray2bin_2mb" {  } { { "db/a_gray2bin_2mb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_gray2bin_2mb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_2mb pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_gray2bin_2mb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_2mb\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_gray2bin_2mb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_v2m1.tdf" "rdptr_g_gray2bin" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1b7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1b7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1b7 " "Found entity 1: a_graycounter_1b7" {  } { { "db/a_graycounter_1b7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_1b7.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1b7 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_graycounter_1b7:rdptr_g1p " "Elaborating entity \"a_graycounter_1b7\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_graycounter_1b7:rdptr_g1p\"" {  } { { "db/dcfifo_v2m1.tdf" "rdptr_g1p" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_toc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_toc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_toc " "Found entity 1: a_graycounter_toc" {  } { { "db/a_graycounter_toc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_toc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_toc pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_graycounter_toc:wrptr_g1p " "Elaborating entity \"a_graycounter_toc\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|a_graycounter_toc:wrptr_g1p\"" {  } { { "db/dcfifo_v2m1.tdf" "wrptr_g1p" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu41 " "Found entity 1: altsyncram_nu41" {  } { { "db/altsyncram_nu41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_nu41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nu41 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|altsyncram_nu41:fifo_ram " "Elaborating entity \"altsyncram_nu41\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|altsyncram_nu41:fifo_ram\"" {  } { { "db/dcfifo_v2m1.tdf" "fifo_ram" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|dffpipe_te9:rs_brp " "Elaborating entity \"dffpipe_te9\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|dffpipe_te9:rs_brp\"" {  } { { "db/dcfifo_v2m1.tdf" "rs_brp" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_v2m1.tdf" "rs_dgwp" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_ve9:dffpipe6 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_ve9:dffpipe6\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe6" { Text "E:/work/SingleScan/fpga_project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_v2m1.tdf" "ws_dgrp" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_0f9:dffpipe8 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_0f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe8" { Text "E:/work/SingleScan/fpga_project/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6a6 " "Found entity 1: cmpr_6a6" {  } { { "db/cmpr_6a6.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_6a6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6a6 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|cmpr_6a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_6a6\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|cmpr_6a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_v2m1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mux_d68.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804306993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804306993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"pos_buffer:pos_bufferEx01\|pos_fifo:pos_fifoEx01\|dcfifo:dcfifo_component\|dcfifo_v2m1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_v2m1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804306995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_topEx01 " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_topEx01\"" {  } { { "../hdl/SingleScan.v" "cpu_topEx01" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command_module cpu_top:cpu_topEx01\|command_module:command_moduleEx01 " "Elaborating entity \"command_module\" for hierarchy \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\"" {  } { { "../hdl/cpu_top.v" "command_moduleEx01" { Text "E:/work/SingleScan/hdl/cpu_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "laser_pulse_width command_module.v(40) " "Verilog HDL or VHDL warning at command_module.v(40): object \"laser_pulse_width\" assigned a value but never read" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804307055 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "region_flag_rise command_module.v(298) " "Verilog HDL or VHDL warning at command_module.v(298): object \"region_flag_rise\" assigned a value but never read" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804307056 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "region_flag_fall command_module.v(299) " "Verilog HDL or VHDL warning at command_module.v(299): object \"region_flag_fall\" assigned a value but never read" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804307056 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(363) " "Verilog HDL assignment warning at command_module.v(363): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307058 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 command_module.v(408) " "Verilog HDL assignment warning at command_module.v(408): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307059 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 command_module.v(419) " "Verilog HDL assignment warning at command_module.v(419): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307059 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(427) " "Verilog HDL assignment warning at command_module.v(427): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307059 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(435) " "Verilog HDL assignment warning at command_module.v(435): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(443) " "Verilog HDL assignment warning at command_module.v(443): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(451) " "Verilog HDL assignment warning at command_module.v(451): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(459) " "Verilog HDL assignment warning at command_module.v(459): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(467) " "Verilog HDL assignment warning at command_module.v(467): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(475) " "Verilog HDL assignment warning at command_module.v(475): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307060 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(483) " "Verilog HDL assignment warning at command_module.v(483): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(491) " "Verilog HDL assignment warning at command_module.v(491): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 command_module.v(499) " "Verilog HDL assignment warning at command_module.v(499): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(517) " "Verilog HDL assignment warning at command_module.v(517): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(525) " "Verilog HDL assignment warning at command_module.v(525): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(533) " "Verilog HDL assignment warning at command_module.v(533): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307061 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(541) " "Verilog HDL assignment warning at command_module.v(541): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(549) " "Verilog HDL assignment warning at command_module.v(549): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(557) " "Verilog HDL assignment warning at command_module.v(557): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(565) " "Verilog HDL assignment warning at command_module.v(565): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(573) " "Verilog HDL assignment warning at command_module.v(573): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(581) " "Verilog HDL assignment warning at command_module.v(581): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307062 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(589) " "Verilog HDL assignment warning at command_module.v(589): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(597) " "Verilog HDL assignment warning at command_module.v(597): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(605) " "Verilog HDL assignment warning at command_module.v(605): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(614) " "Verilog HDL assignment warning at command_module.v(614): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(622) " "Verilog HDL assignment warning at command_module.v(622): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(630) " "Verilog HDL assignment warning at command_module.v(630): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307063 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(638) " "Verilog HDL assignment warning at command_module.v(638): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(647) " "Verilog HDL assignment warning at command_module.v(647): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(655) " "Verilog HDL assignment warning at command_module.v(655): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(663) " "Verilog HDL assignment warning at command_module.v(663): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(671) " "Verilog HDL assignment warning at command_module.v(671): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(679) " "Verilog HDL assignment warning at command_module.v(679): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307064 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(687) " "Verilog HDL assignment warning at command_module.v(687): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307065 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(695) " "Verilog HDL assignment warning at command_module.v(695): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307065 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 command_module.v(703) " "Verilog HDL assignment warning at command_module.v(703): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307065 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 command_module.v(752) " "Verilog HDL assignment warning at command_module.v(752): truncated value with size 32 to match size of target (18)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307067 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(756) " "Verilog HDL assignment warning at command_module.v(756): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307067 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 command_module.v(773) " "Verilog HDL assignment warning at command_module.v(773): truncated value with size 32 to match size of target (18)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307067 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(777) " "Verilog HDL assignment warning at command_module.v(777): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307068 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 command_module.v(794) " "Verilog HDL assignment warning at command_module.v(794): truncated value with size 32 to match size of target (18)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307068 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 command_module.v(798) " "Verilog HDL assignment warning at command_module.v(798): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804307068 "|SingleScan|cpu_top:cpu_topEx01|command_module:command_moduleEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1024x18bit cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01 " "Elaborating entity \"ram_1024x18bit\" for hierarchy \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\"" {  } { { "../hdl/command_module.v" "region_Ex01" { Text "E:/work/SingleScan/hdl/command_module.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_1024x18bit/ram_1024x18bit.v" "altsyncram_component" { Text "E:/work/SingleScan/ip/ram_1024x18bit/ram_1024x18bit.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram_1024x18bit/ram_1024x18bit.v" "" { Text "E:/work/SingleScan/ip/ram_1024x18bit/ram_1024x18bit.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307158 ""}  } { { "../ip/ram_1024x18bit/ram_1024x18bit.v" "" { Text "E:/work/SingleScan/ip/ram_1024x18bit/ram_1024x18bit.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804307158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fn1 " "Found entity 1: altsyncram_1fn1" {  } { { "db/altsyncram_1fn1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_1fn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804307206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804307206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fn1 cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component\|altsyncram_1fn1:auto_generated " "Elaborating entity \"altsyncram_1fn1\" for hierarchy \"cpu_top:cpu_topEx01\|command_module:command_moduleEx01\|ram_1024x18bit:region_Ex01\|altsyncram:altsyncram_component\|altsyncram_1fn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel cpu_top:cpu_topEx01\|kernel:kernelEx01 " "Elaborating entity \"kernel\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\"" {  } { { "../hdl/cpu_top.v" "kernelEx01" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_SCL cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_SCL:scl " "Elaborating entity \"kernel_SCL\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_SCL:scl\"" {  } { { "db/ip/kernel/kernel.v" "scl" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_SDA cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_SDA:sda " "Elaborating entity \"kernel_SDA\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_SDA:sda\"" {  } { { "db/ip/kernel/kernel.v" "sda" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_alarm_select cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_alarm_select:alarm_select " "Elaborating entity \"kernel_alarm_select\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_alarm_select:alarm_select\"" {  } { { "db/ip/kernel/kernel.v" "alarm_select" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_epcs_flash cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash " "Elaborating entity \"kernel_epcs_flash\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\"" {  } { { "db/ip/kernel/kernel.v" "epcs_flash" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_epcs_flash_sub cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|kernel_epcs_flash_sub:the_kernel_epcs_flash_sub " "Elaborating entity \"kernel_epcs_flash_sub\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|kernel_epcs_flash_sub:the_kernel_epcs_flash_sub\"" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "the_kernel_epcs_flash_sub" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "the_boot_copier_rom" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kernel_epcs_flash_boot_rom.hex " "Parameter \"init_file\" = \"kernel_epcs_flash_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307416 ""}  } { { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804307416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tv41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv41 " "Found entity 1: altsyncram_tv41" {  } { { "db/altsyncram_tv41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_tv41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804307464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804307464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tv41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\|altsyncram_tv41:auto_generated " "Elaborating entity \"altsyncram_tv41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_epcs_flash:epcs_flash\|altsyncram:the_boot_copier_rom\|altsyncram_tv41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart " "Elaborating entity \"kernel_jtag_uart\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\"" {  } { { "db/ip/kernel/kernel.v" "jtag_uart" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_scfifo_w cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w " "Elaborating entity \"kernel_jtag_uart_scfifo_w\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "the_kernel_jtag_uart_scfifo_w" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "wfifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804307889 ""}  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804307889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804307953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804307953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f411 " "Found entity 1: a_dpfifo_f411" {  } { { "db/a_dpfifo_f411.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_f411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804307968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804307968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f411 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo " "Elaborating entity \"a_dpfifo_f411\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "E:/work/SingleScan/fpga_project/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804307985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804307985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_f411.tdf" "fifo_state" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_f411.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804307989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804308038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804308038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw " "Elaborating entity \"cntr_7s7\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_7s7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmo1 " "Found entity 1: altsyncram_hmo1" {  } { { "db/altsyncram_hmo1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_hmo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804308103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804308103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmo1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram " "Elaborating entity \"altsyncram_hmo1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|altsyncram_hmo1:FIFOram\"" {  } { { "db/a_dpfifo_f411.tdf" "FIFOram" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_f411.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804308155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804308155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_w:the_kernel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_f411:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f411.tdf" "rd_ptr_count" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_f411.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_scfifo_r cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_r:the_kernel_jtag_uart_scfifo_r " "Elaborating entity \"kernel_jtag_uart_scfifo_r\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|kernel_jtag_uart_scfifo_r:the_kernel_jtag_uart_scfifo_r\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "the_kernel_jtag_uart_scfifo_r" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "kernel_jtag_uart_alt_jtag_atlantic" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804308603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804308603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804308603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804308603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804308603 ""}  } { { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804308603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_jtag_uart:jtag_uart\|alt_jtag_atlantic:kernel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_laser_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo " "Elaborating entity \"kernel_laser_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\"" {  } { { "db/ip/kernel/kernel.v" "laser_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_laser_fifo_scfifo_with_controls cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"kernel_laser_fifo_scfifo_with_controls\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "the_scfifo_with_controls" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_laser_fifo_single_clock_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo " "Elaborating entity \"kernel_laser_fifo_single_clock_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "the_scfifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "single_clock_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804309994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804309994 ""}  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804309994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_be41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_be41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_be41 " "Found entity 1: scfifo_be41" {  } { { "db/scfifo_be41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_be41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_be41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated " "Elaborating entity \"scfifo_be41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ik41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ik41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ik41 " "Found entity 1: a_dpfifo_ik41" {  } { { "db/a_dpfifo_ik41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ik41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ik41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo " "Elaborating entity \"a_dpfifo_ik41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\"" {  } { { "db/scfifo_be41.tdf" "dpfifo" { Text "E:/work/SingleScan/fpga_project/db/scfifo_be41.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_ik41.tdf" "fifo_state" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ik41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jt7 " "Found entity 1: cntr_jt7" {  } { { "db/cntr_jt7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_jt7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jt7 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw " "Elaborating entity \"cntr_jt7\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_61n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_61n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_61n1 " "Found entity 1: altsyncram_61n1" {  } { { "db/altsyncram_61n1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_61n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_61n1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|altsyncram_61n1:FIFOram " "Elaborating entity \"altsyncram_61n1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|altsyncram_61n1:FIFOram\"" {  } { { "db/a_dpfifo_ik41.tdf" "FIFOram" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ik41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_7tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|cntr_7tb:rd_ptr_count " "Elaborating entity \"cntr_7tb\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_laser_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_be41:auto_generated\|a_dpfifo_ik41:dpfifo\|cntr_7tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ik41.tdf" "rd_ptr_count" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ik41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_laser_fifo_map_avalonst_to_avalonmm cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"kernel_laser_fifo_map_avalonst_to_avalonmm\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_laser_fifo:laser_fifo\|kernel_laser_fifo_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "db/ip/kernel/submodules/kernel_laser_fifo.v" "the_map_avalonst_to_avalonmm" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_led_timer cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_led_timer:led_timer " "Elaborating entity \"kernel_led_timer\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_led_timer:led_timer\"" {  } { { "db/ip/kernel/kernel.v" "led_timer" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2 " "Elaborating entity \"kernel_nios2\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\"" {  } { { "db/ip/kernel/kernel.v" "nios2" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu " "Elaborating entity \"kernel_nios2_cpu\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\"" {  } { { "db/ip/kernel/submodules/kernel_nios2.v" "cpu" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_test_bench cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_test_bench:the_kernel_nios2_cpu_test_bench " "Elaborating entity \"kernel_nios2_cpu_test_bench\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_test_bench:the_kernel_nios2_cpu_test_bench\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_test_bench" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 5507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ic_data_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data " "Elaborating entity \"kernel_nios2_cpu_ic_data_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ic_data" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 6509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804310879 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804310879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nd1 " "Found entity 1: altsyncram_6nd1" {  } { { "db/altsyncram_6nd1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_6nd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804310928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804310928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nd1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_6nd1:auto_generated " "Elaborating entity \"altsyncram_6nd1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_data_module:kernel_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_6nd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804310931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ic_tag_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag " "Elaborating entity \"kernel_nios2_cpu_ic_tag_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ic_tag" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 6575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311032 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804311032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ed1 " "Found entity 1: altsyncram_7ed1" {  } { { "db/altsyncram_7ed1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_7ed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804311082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804311082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ed1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ed1:auto_generated " "Elaborating entity \"altsyncram_7ed1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_ic_tag_module:kernel_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_bht_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht " "Elaborating entity \"kernel_nios2_cpu_bht_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_bht" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 6773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311185 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804311185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3bd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3bd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3bd1 " "Found entity 1: altsyncram_3bd1" {  } { { "db/altsyncram_3bd1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_3bd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804311235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804311235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3bd1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_3bd1:auto_generated " "Elaborating entity \"altsyncram_3bd1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_bht_module:kernel_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_3bd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_register_bank_a_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a " "Elaborating entity \"kernel_nios2_cpu_register_bank_a_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_register_bank_a" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311337 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804311337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mc1 " "Found entity 1: altsyncram_9mc1" {  } { { "db/altsyncram_9mc1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_9mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804311386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804311386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mc1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9mc1:auto_generated " "Elaborating entity \"altsyncram_9mc1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_a_module:kernel_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_register_bank_b_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_b_module:kernel_nios2_cpu_register_bank_b " "Elaborating entity \"kernel_nios2_cpu_register_bank_b_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_register_bank_b_module:kernel_nios2_cpu_register_bank_b\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_register_bank_b" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_mult_cell cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell " "Elaborating entity \"kernel_nios2_cpu_mult_cell\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_mult_cell" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 8332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVGX " "Parameter \"selected_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311569 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804311569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_jsp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_jsp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_jsp2 " "Found entity 1: altera_mult_add_jsp2" {  } { { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804311647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804311647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_jsp2 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated " "Elaborating entity \"altera_mult_add_jsp2\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_jsp2.v" "altera_mult_add_rtl1" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV GX " "Parameter \"selected_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804311899 ""}  } { { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804311899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804311988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312281 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312871 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312908 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_jsp2.v" "" { Text "E:/work/SingleScan/fpga_project/db/altera_mult_add_jsp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804312914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci " "Elaborating entity \"kernel_nios2_cpu_nios2_oci\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 8766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_debug cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_debug\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_debug" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altera_std_synchronizer" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 429 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804314651 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 429 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804314651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_break cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_break:the_kernel_nios2_cpu_nios2_oci_break " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_break\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_break:the_kernel_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_break" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_xbrk cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_xbrk:the_kernel_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_xbrk:the_kernel_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_xbrk" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_dbrk cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dbrk:the_kernel_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dbrk:the_kernel_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_dbrk" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_itrace cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_itrace\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_itrace" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_dtrace cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_dtrace" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804314992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_td_mode cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\|kernel_nios2_cpu_nios2_oci_td_mode:kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_dtrace:the_kernel_nios2_cpu_nios2_oci_dtrace\|kernel_nios2_cpu_nios2_oci_td_mode:kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_fifo_cnt_inc cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_fifo:the_kernel_nios2_cpu_nios2_oci_fifo\|kernel_nios2_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_pib cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_pib:the_kernel_nios2_cpu_nios2_oci_pib " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_pib\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_pib:the_kernel_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_pib" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_oci_im cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_im:the_kernel_nios2_cpu_nios2_oci_im " "Elaborating entity \"kernel_nios2_cpu_nios2_oci_im\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_im:the_kernel_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_im" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_avalon_reg cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_avalon_reg:the_kernel_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"kernel_nios2_cpu_nios2_avalon_reg\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_avalon_reg:the_kernel_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_avalon_reg" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_nios2_ocimem cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem " "Elaborating entity \"kernel_nios2_cpu_nios2_ocimem\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_ocimem" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_ociram_sp_ram_module cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram " "Elaborating entity \"kernel_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "kernel_nios2_cpu_ociram_sp_ram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315718 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804315718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g71 " "Found entity 1: altsyncram_4g71" {  } { { "db/altsyncram_4g71.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_4g71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804315776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804315776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g71 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated " "Elaborating entity \"altsyncram_4g71\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_ocimem:the_kernel_nios2_cpu_nios2_ocimem\|kernel_nios2_cpu_ociram_sp_ram_module:kernel_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4g71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_wrapper cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"kernel_nios2_cpu_debug_slave_wrapper\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_debug_slave_wrapper" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_tck cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_tck:the_kernel_nios2_cpu_debug_slave_tck " "Elaborating entity \"kernel_nios2_cpu_debug_slave_tck\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_tck:the_kernel_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "the_kernel_nios2_cpu_debug_slave_tck" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_cpu_debug_slave_sysclk cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_sysclk:the_kernel_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"kernel_nios2_cpu_debug_slave_sysclk\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|kernel_nios2_cpu_debug_slave_sysclk:the_kernel_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "the_kernel_nios2_cpu_debug_slave_sysclk" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "kernel_nios2_cpu_debug_slave_phy" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804315956 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804315956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_debug_slave_wrapper:the_kernel_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804315984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_onchip_memory cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory " "Elaborating entity \"kernel_onchip_memory\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\"" {  } { { "db/ip/kernel/kernel.v" "onchip_memory" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804316004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_onchip_memory.v" "the_altsyncram" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804316020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kernel/submodules/kernel_onchip_memory.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804316029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file kernel_onchip_memory.hex " "Parameter \"init_file\" = \"kernel_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 46080 " "Parameter \"maximum_depth\" = \"46080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 46080 " "Parameter \"numwords_a\" = \"46080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804316029 ""}  } { { "db/ip/kernel/submodules/kernel_onchip_memory.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804316029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2h1 " "Found entity 1: altsyncram_s2h1" {  } { { "db/altsyncram_s2h1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_s2h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804316099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804316099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2h1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated " "Elaborating entity \"altsyncram_s2h1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804316103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_j0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_j0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_j0b " "Found entity 1: decode_j0b" {  } { { "db/decode_j0b.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/decode_j0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_j0b cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated\|decode_j0b:decode3 " "Elaborating entity \"decode_j0b\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated\|decode_j0b:decode3\"" {  } { { "db/altsyncram_s2h1.tdf" "decode3" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_s2h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gsb " "Found entity 1: mux_gsb" {  } { { "db/mux_gsb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mux_gsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gsb cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated\|mux_gsb:mux2 " "Elaborating entity \"mux_gsb\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_s2h1:auto_generated\|mux_gsb:mux2\"" {  } { { "db/altsyncram_s2h1.tdf" "mux2" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_s2h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_protocol_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo " "Elaborating entity \"kernel_protocol_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\"" {  } { { "db/ip/kernel/kernel.v" "protocol_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_protocol_fifo_scfifo_with_controls cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"kernel_protocol_fifo_scfifo_with_controls\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "the_scfifo_with_controls" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_protocol_fifo_single_clock_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo " "Elaborating entity \"kernel_protocol_fifo_single_clock_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "the_scfifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "single_clock_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804317661 ""}  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804317661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3e41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3e41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3e41 " "Found entity 1: scfifo_3e41" {  } { { "db/scfifo_3e41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_3e41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3e41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated " "Elaborating entity \"scfifo_3e41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ak41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ak41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ak41 " "Found entity 1: a_dpfifo_ak41" {  } { { "db/a_dpfifo_ak41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ak41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ak41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo " "Elaborating entity \"a_dpfifo_ak41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\"" {  } { { "db/scfifo_3e41.tdf" "dpfifo" { Text "E:/work/SingleScan/fpga_project/db/scfifo_3e41.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_ak41.tdf" "fifo_state" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ak41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_it7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_it7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_it7 " "Found entity 1: cntr_it7" {  } { { "db/cntr_it7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_it7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_it7 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_it7:count_usedw " "Elaborating entity \"cntr_it7\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_it7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0n1 " "Found entity 1: altsyncram_m0n1" {  } { { "db/altsyncram_m0n1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_m0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m0n1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|altsyncram_m0n1:FIFOram " "Elaborating entity \"altsyncram_m0n1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|altsyncram_m0n1:FIFOram\"" {  } { { "db/a_dpfifo_ak41.tdf" "FIFOram" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ak41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6tb " "Found entity 1: cntr_6tb" {  } { { "db/cntr_6tb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_6tb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804317913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804317913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6tb cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|cntr_6tb:rd_ptr_count " "Elaborating entity \"cntr_6tb\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_protocol_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_3e41:auto_generated\|a_dpfifo_ak41:dpfifo\|cntr_6tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ak41.tdf" "rd_ptr_count" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_ak41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_protocol_fifo_map_avalonmm_to_avalonst cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"kernel_protocol_fifo_map_avalonmm_to_avalonst\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_protocol_fifo:protocol_fifo\|kernel_protocol_fifo_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "the_map_avalonmm_to_avalonst" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804317940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_spiwr_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo " "Elaborating entity \"kernel_spiwr_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\"" {  } { { "db/ip/kernel/kernel.v" "spiwr_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_spiwr_fifo_scfifo_with_controls cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"kernel_spiwr_fifo_scfifo_with_controls\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "the_scfifo_with_controls" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_spiwr_fifo_single_clock_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo " "Elaborating entity \"kernel_spiwr_fifo_single_clock_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\"" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "the_scfifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "single_clock_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804318352 ""}  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804318352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m941 " "Found entity 1: scfifo_m941" {  } { { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m941 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated " "Elaborating entity \"scfifo_m941\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tf41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tf41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tf41 " "Found entity 1: a_dpfifo_tf41" {  } { { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tf41 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo " "Elaborating entity \"a_dpfifo_tf41\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\"" {  } { { "db/scfifo_m941.tdf" "dpfifo" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_tf41.tdf" "fifo_state" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|a_fefifo_66f:fifo_state\|cntr_5s7:count_usedw " "Elaborating entity \"cntr_5s7\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|a_fefifo_66f:fifo_state\|cntr_5s7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "E:/work/SingleScan/fpga_project/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_snm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_snm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_snm1 " "Found entity 1: altsyncram_snm1" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_snm1 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram " "Elaborating entity \"altsyncram_snm1\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\"" {  } { { "db/a_dpfifo_tf41.tdf" "FIFOram" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804318610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804318610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|cntr_prb:rd_ptr_count " "Elaborating entity \"cntr_prb\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|cntr_prb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tf41.tdf" "rd_ptr_count" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_spiwr_fifo_map_avalonmm_to_avalonst cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"kernel_spiwr_fifo_map_avalonmm_to_avalonst\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "the_map_avalonmm_to_avalonst" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_sysid cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_sysid:sysid " "Elaborating entity \"kernel_sysid\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_sysid:sysid\"" {  } { { "db/ip/kernel/kernel.v" "sysid" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_w5500_int cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_w5500_int:w5500_int " "Elaborating entity \"kernel_w5500_int\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_w5500_int:w5500_int\"" {  } { { "db/ip/kernel/kernel.v" "w5500_int" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_watchdog cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_watchdog:watchdog " "Elaborating entity \"kernel_watchdog\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_watchdog:watchdog\"" {  } { { "db/ip/kernel/kernel.v" "watchdog" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"kernel_mm_interconnect_0\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/kernel/kernel.v" "mm_interconnect_0" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804318682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_data_master_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "epcs_flash_epcs_control_port_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "protocol_fifo_in_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:laser_fifo_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:laser_fifo_in_csr_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "laser_fifo_in_csr_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spird_fifo_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spird_fifo_out_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "spird_fifo_out_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w5500_rst_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:w5500_rst_s1_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "w5500_rst_s1_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_timer_s1_translator\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "led_timer_s1_translator" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_data_master_agent" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router " "Elaborating entity \"kernel_mm_interconnect_0_router\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "router" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_default_decode cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"kernel_mm_interconnect_0_router_001\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "router_001" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001_default_decode cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"kernel_mm_interconnect_0_router_002\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "router_002" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002_default_decode cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804319993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_003 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"kernel_mm_interconnect_0_router_003\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "router_003" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_003_default_decode cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_003:router_003\|kernel_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_003:router_003\|kernel_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "cmd_demux" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux_001 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "cmd_mux" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux_001 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 6962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "rsp_demux" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 7384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux_001 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux_001\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 7407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "rsp_mux" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 7961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux_001 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 8026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0.v" 8055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_irq_mapper cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_irq_mapper:irq_mapper " "Elaborating entity \"kernel_irq_mapper\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_irq_mapper:irq_mapper\"" {  } { { "db/ip/kernel/kernel.v" "irq_mapper" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/kernel/kernel.v" "rst_controller" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804320996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804321006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804321016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update2nios cpu_top:cpu_topEx01\|update2nios:update2niosEx01 " "Elaborating entity \"update2nios\" for hierarchy \"cpu_top:cpu_topEx01\|update2nios:update2niosEx01\"" {  } { { "../hdl/cpu_top.v" "update2niosEx01" { Text "E:/work/SingleScan/hdl/cpu_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804321027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 update2nios.v(84) " "Verilog HDL assignment warning at update2nios.v(84): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804321028 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 update2nios.v(89) " "Verilog HDL assignment warning at update2nios.v(89): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804321028 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "laser_fifo_in_data update2nios.v(202) " "Verilog HDL Always Construct warning at update2nios.v(202): inferring latch(es) for variable \"laser_fifo_in_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573804321030 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[0\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[0\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321034 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[1\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[1\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[2\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[2\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[3\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[3\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[4\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[4\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[5\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[5\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[6\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[6\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[7\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[7\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[8\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[8\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[9\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[9\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[10\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[10\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[11\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[11\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321035 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[12\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[12\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[13\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[13\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[14\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[14\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[15\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[15\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[16\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[16\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[17\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[17\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321036 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[18\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[18\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321037 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[19\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[19\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321037 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[20\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[20\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321037 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[21\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[21\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321037 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[22\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[22\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321037 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[23\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[23\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[24\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[24\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[25\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[25\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[26\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[26\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[27\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[27\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[28\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[28\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[29\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[29\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[30\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[30\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321038 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laser_fifo_in_data\[31\] update2nios.v(216) " "Inferred latch for \"laser_fifo_in_data\[31\]\" at update2nios.v(216)" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321039 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2spi_bridge_top cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01 " "Elaborating entity \"fifo2spi_bridge_top\" for hierarchy \"cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\"" {  } { { "../hdl/cpu_top.v" "fifo2spi_bridge_topEx01" { Text "E:/work/SingleScan/hdl/cpu_top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804321059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo2spi_bridge_top.v(200) " "Verilog HDL assignment warning at fifo2spi_bridge_top.v(200): truncated value with size 32 to match size of target (12)" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573804321061 "|SingleScan|cpu_top:cpu_topEx01|fifo2spi_bridge_top:fifo2spi_bridge_topEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_core cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|spi_master_core:spi_master_coreEx01 " "Elaborating entity \"spi_master_core\" for hierarchy \"cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|spi_master_core:spi_master_coreEx01\"" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "spi_master_coreEx01" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804321071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_state_fall spi_master_core.v(84) " "Verilog HDL or VHDL warning at spi_master_core.v(84): object \"send_state_fall\" assigned a value but never read" {  } { { "../hdl/spi_master_core/src/spi_master_core.v" "" { Text "E:/work/SingleScan/hdl/spi_master_core/src/spi_master_core.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573804321072 "|SingleScan|cpu_top:cpu_topEx01|fifo2spi_bridge_top:fifo2spi_bridge_topEx01|spi_master_core:spi_master_coreEx01"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "freq_cnt is          10 spi_master_core.v(55) " "Verilog HDL Display System Task info at spi_master_core.v(55): freq_cnt is          10" {  } { { "../hdl/spi_master_core/src/spi_master_core.v" "" { Text "E:/work/SingleScan/hdl/spi_master_core/src/spi_master_core.v" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804321072 "|SingleScan|cpu_top:cpu_topEx01|fifo2spi_bridge_top:fifo2spi_bridge_topEx01|spi_master_core:spi_master_coreEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_kernel_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_kernel_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "the_kernel_nios2_cpu_nios2_oci_itrace" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804324886 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_nios2:nios2|kernel_nios2_cpu:cpu|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci|kernel_nios2_cpu_nios2_oci_itrace:the_kernel_nios2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[31\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[31\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[31\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[30\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[30\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[30\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[29\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[29\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[29\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[28\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[28\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[28\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[27\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[27\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[27\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[26\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[26\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[26\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[25\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[25\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[25\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[24\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[24\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[24\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[23\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[23\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[23\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[22\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[22\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[22\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[21\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[21\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[21\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[20\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[20\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[20\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[19\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[19\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[19\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[18\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[18\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[18\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[17\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[17\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[16\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[16\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[15\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[15\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[14\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[14\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[13\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[13\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[12\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[12\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[11\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[11\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[11\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[10\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[10\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[10\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[9\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[9\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[9\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[8\] " "Net \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[8\]\" is missing source, defaulting to GND" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[8\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325025 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325025 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ad_distance max_distanceEx01 18 16 " "Port \"ad_distance\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 18. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325117 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "time_pluse max_distanceEx01 12 8 " "Port \"time_pluse\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 12. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325118 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "result n4 16 18 " "Port \"result\" on the entity instantiation of \"n4\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/da_adjust.v" "n4" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325119 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01|mul_p:n4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ad_distance da_adjustEx01 16 18 " "Port \"ad_distance\" on the entity instantiation of \"da_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be driven by GND." {  } { { "../hdl/scanner/distance/distance_module.v" "da_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 127 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1573804325122 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "tem_distance tem_adjustEx01 16 18 " "Port \"tem_distance\" on the entity instantiation of \"tem_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/distance_module.v" "tem_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 116 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325124 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|tem_adjust:tem_adjustEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ad_distance max_distanceEx01 18 16 " "Port \"ad_distance\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 18. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325142 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "time_pluse max_distanceEx01 12 8 " "Port \"time_pluse\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 12. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325143 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "result n4 16 18 " "Port \"result\" on the entity instantiation of \"n4\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/da_adjust.v" "n4" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325143 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01|mul_p:n4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ad_distance da_adjustEx01 16 18 " "Port \"ad_distance\" on the entity instantiation of \"da_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be driven by GND." {  } { { "../hdl/scanner/distance/distance_module.v" "da_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 127 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1573804325145 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "tem_distance tem_adjustEx01 16 18 " "Port \"tem_distance\" on the entity instantiation of \"tem_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/distance_module.v" "tem_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 116 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325146 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|tem_adjust:tem_adjustEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ad_distance max_distanceEx01 18 16 " "Port \"ad_distance\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 18. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325162 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "time_pluse max_distanceEx01 12 8 " "Port \"time_pluse\" on the entity instantiation of \"max_distanceEx01\" is connected to a signal of width 12. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "../hdl/scanner/distance/distance_module.v" "max_distanceEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 144 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1573804325163 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|max_distance:max_distanceEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "result n4 16 18 " "Port \"result\" on the entity instantiation of \"n4\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/da_adjust.v" "n4" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 57 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325163 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01|mul_p:n4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ad_distance da_adjustEx01 16 18 " "Port \"ad_distance\" on the entity instantiation of \"da_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be driven by GND." {  } { { "../hdl/scanner/distance/distance_module.v" "da_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 127 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1573804325165 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|da_adjust:da_adjustEx01"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "tem_distance tem_adjustEx01 16 18 " "Port \"tem_distance\" on the entity instantiation of \"tem_adjustEx01\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "../hdl/scanner/distance/distance_module.v" "tem_adjustEx01" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 116 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1573804325166 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|tem_adjust:tem_adjustEx01"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[31\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[31\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[31\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[30\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[30\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[30\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[29\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[29\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[29\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[28\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[28\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[28\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[27\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[27\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[27\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[26\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[26\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[26\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[25\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[25\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[25\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[24\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[24\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[24\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[23\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[23\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[23\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[22\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[22\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[22\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[21\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[21\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[21\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[20\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[20\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[20\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[19\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[19\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[19\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[18\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[18\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[18\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[17\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[17\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ranging_distance:Ranging_distanceEx01\|sys_temp\[16\] " "Net \"Ranging_distance:Ranging_distanceEx01\|sys_temp\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/scanner/Ranging_distance.v" "sys_temp\[16\]" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 31 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325240 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[17\] " "Net \"target_1us_gray\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[16\] " "Net \"target_1us_gray\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[15\] " "Net \"target_1us_gray\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[14\] " "Net \"target_1us_gray\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[13\] " "Net \"target_1us_gray\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[12\] " "Net \"target_1us_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325246 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325246 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[17\] " "Net \"target_1us_gray\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[16\] " "Net \"target_1us_gray\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[15\] " "Net \"target_1us_gray\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[14\] " "Net \"target_1us_gray\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[13\] " "Net \"target_1us_gray\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[12\] " "Net \"target_1us_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325255 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[17\] " "Net \"target_1us_gray\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[16\] " "Net \"target_1us_gray\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[15\] " "Net \"target_1us_gray\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[14\] " "Net \"target_1us_gray\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[13\] " "Net \"target_1us_gray\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[12\] " "Net \"target_1us_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325268 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[17\] " "Net \"target_1us_gray\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[16\] " "Net \"target_1us_gray\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[15\] " "Net \"target_1us_gray\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[14\] " "Net \"target_1us_gray\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[13\] " "Net \"target_1us_gray\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[12\] " "Net \"target_1us_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325277 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325277 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[17\] " "Net \"target_1us_gray\[17\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[16\] " "Net \"target_1us_gray\[16\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[15\] " "Net \"target_1us_gray\[15\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[14\] " "Net \"target_1us_gray\[14\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[13\] " "Net \"target_1us_gray\[13\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "target_1us_gray\[12\] " "Net \"target_1us_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1573804325284 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1573804325284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dg24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dg24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dg24 " "Found entity 1: altsyncram_dg24" {  } { { "db/altsyncram_dg24.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_dg24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804328294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804328294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mux_l0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804328541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804328541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804328640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804328640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nni " "Found entity 1: cntr_nni" {  } { { "db/cntr_nni.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_nni.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804328937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804328937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mkc " "Found entity 1: cmpr_mkc" {  } { { "db/cmpr_mkc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804328997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804328997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_adj " "Found entity 1: cntr_adj" {  } { { "db/cntr_adj.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804329120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804329120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pki " "Found entity 1: cntr_pki" {  } { { "db/cntr_pki.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_pki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804329269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804329269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804329326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804329326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804329429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804329429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804329477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804329477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u824 " "Found entity 1: altsyncram_u824" {  } { { "db/altsyncram_u824.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_u824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804330262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804330262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r0d " "Found entity 1: mux_r0d" {  } { { "db/mux_r0d.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mux_r0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804330462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804330462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tki " "Found entity 1: cntr_tki" {  } { { "db/cntr_tki.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_tki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804330673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804330673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_baj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_baj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_baj " "Found entity 1: cntr_baj" {  } { { "db/cntr_baj.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_baj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804330801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804330801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ski.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ski " "Found entity 1: cntr_ski" {  } { { "db/cntr_ski.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_ski.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804330984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804330984 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "compare_region " "Analysis and Synthesis generated Signal Tap or debug node instance \"compare_region\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804331401 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "rx " "Analysis and Synthesis generated Signal Tap or debug node instance \"rx\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804331402 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573804332078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.15.15:52:17 Progress: Loading sldff801420/alt_sld_fab_wrapper_hw.tcl " "2019.11.15.15:52:17 Progress: Loading sldff801420/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804337483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804340400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804340693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342557 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804342895 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1573804343609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff801420/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldff801420/alt_sld_fab.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804343924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804343924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804344067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804344072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804344167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344311 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804344311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/sldff801420/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804344432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804344432 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[12\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 399 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[13\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 429 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[14\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 459 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[15\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 489 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[16\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 519 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[17\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 549 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[18\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 579 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[19\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 609 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[20\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 639 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[21\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 669 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[22\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 699 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[23\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 729 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[24\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 759 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[25\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 789 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[26\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 819 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[27\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 849 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[28\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 879 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[29\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 909 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[30\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 939 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[31\] " "Synthesized away node \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_spiwr_fifo:spiwr_fifo\|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls\|kernel_spiwr_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m941:auto_generated\|a_dpfifo_tf41:dpfifo\|altsyncram_snm1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_snm1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_snm1.tdf" 969 2 0 } } { "db/a_dpfifo_tf41.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_dpfifo_tf41.tdf" 43 2 0 } } { "db/scfifo_m941.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/scfifo_m941.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 63 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 188 0 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 554 0 0 } } { "db/ip/kernel/kernel.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/kernel.v" 372 0 0 } } { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 140 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 486 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804347864 "|SingleScan|cpu_top:cpu_topEx01|kernel:kernelEx01|kernel_spiwr_fifo:spiwr_fifo|kernel_spiwr_fifo_scfifo_with_controls:the_scfifo_with_controls|kernel_spiwr_fifo_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_m941:auto_generated|a_dpfifo_tf41:dpfifo|altsyncram_snm1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1573804347864 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1573804347864 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "256 " "Ignored 256 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "256 " "Ignored 256 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1573804350254 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1573804350254 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804354237 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1573804354237 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1573804354237 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 352 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx04|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 323 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx03|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 294 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx02|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx02\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 254 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx02|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_mult3\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4 " "Synthesized away node \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|peak_div:peak_divEx01\|mul_z:mul_zEx01\|lpm_mult:lpm_mult_component\|mult_1hp:auto_generated\|mac_out4\"" {  } { { "db/mult_1hp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_1hp.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../hdl/scanner/IP/mul_z.v" "" { Text "E:/work/SingleScan/hdl/scanner/IP/mul_z.v" 61 0 0 } } { "../hdl/scanner/distance/peak_div.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/peak_div.v" 248 0 0 } } { "../hdl/scanner/distance/distance_module.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/distance_module.v" 80 0 0 } } { "../hdl/scanner/distance/final_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 265 0 0 } } { "../hdl/scanner/calc_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/calc_distance.v" 122 0 0 } } { "../hdl/scanner/Ranging_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/Ranging_distance.v" 141 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 282 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804355621 "|SingleScan|Ranging_distance:Ranging_distanceEx01|calc_distance:calc_distanceEx01|final_diatance:final_diatanceEx01|distance_module:distance_moduleEx01|peak_div:peak_divEx01|mul_z:mul_zEx01|lpm_mult:lpm_mult_component|mult_1hp:auto_generated|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1573804355621 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1573804355621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804359917 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|DFFStage_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|DFFStage_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_3 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFNumerator_rtl_3\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 30 " "Parameter WIDTH set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|DFFQuotient_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|DFFQuotient_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|DFFQuotient_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375862 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573804375862 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|Add9\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "Add9" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7764 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375919 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375919 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375919 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804375919 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573804375919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|altshift_taps:DFFStage_rtl_0 " "Elaborated megafunction instantiation \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|altshift_taps:DFFStage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804376125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|altshift_taps:DFFStage_rtl_0 " "Instantiated megafunction \"motor_top:motor_topEx01\|motor_info:motor_infoEx01\|degree_info:degree_infoEx01\|mod_degree:mod_degreeEx01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cut:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_11g:divider\|altshift_taps:DFFStage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804376125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s1q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s1q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s1q " "Found entity 1: shift_taps_s1q" {  } { { "db/shift_taps_s1q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_s1q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l81 " "Found entity 1: altsyncram_6l81" {  } { { "db/altsyncram_6l81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_6l81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tuf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tuf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tuf " "Found entity 1: cntr_tuf" {  } { { "db/cntr_tuf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_tuf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804376490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376490 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804376490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o0q " "Found entity 1: shift_taps_o0q" {  } { { "db/shift_taps_o0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_o0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cf81 " "Found entity 1: altsyncram_cf81" {  } { { "db/altsyncram_cf81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_cf81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6tf " "Found entity 1: cntr_6tf" {  } { { "db/cntr_6tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_6tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_1 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804376766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_1 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804376766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804376766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_evp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_evp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_evp " "Found entity 1: shift_taps_evp" {  } { { "db/shift_taps_evp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_evp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_df81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_df81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_df81 " "Found entity 1: altsyncram_df81" {  } { { "db/altsyncram_df81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_df81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5tf " "Found entity 1: cntr_5tf" {  } { { "db/cntr_5tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_5tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jkc " "Found entity 1: cmpr_jkc" {  } { { "db/cmpr_jkc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_jkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804376981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804376981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_2 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804377078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_2 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377078 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804377078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fvp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fvp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fvp " "Found entity 1: shift_taps_fvp" {  } { { "db/shift_taps_fvp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_fvp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ef81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ef81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ef81 " "Found entity 1: altsyncram_ef81" {  } { { "db/altsyncram_ef81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_ef81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4tf " "Found entity 1: cntr_4tf" {  } { { "db/cntr_4tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_4tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_3 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804377369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_3 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFNumerator_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804377369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p0q " "Found entity 1: shift_taps_p0q" {  } { { "db/shift_taps_p0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_p0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ej81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ej81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ej81 " "Found entity 1: altsyncram_ej81" {  } { { "db/altsyncram_ej81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_ej81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3tf " "Found entity 1: cntr_3tf" {  } { { "db/cntr_3tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_3tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804377651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804377651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804377651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q0q " "Found entity 1: shift_taps_q0q" {  } { { "db/shift_taps_q0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_q0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fj81 " "Found entity 1: altsyncram_fj81" {  } { { "db/altsyncram_fj81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_fj81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1tf " "Found entity 1: cntr_1tf" {  } { { "db/cntr_1tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_1tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804377936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804377936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804378028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 30 " "Parameter \"WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378029 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804378029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r0q " "Found entity 1: shift_taps_r0q" {  } { { "db/shift_taps_r0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_r0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_lh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_0tf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cmpr_ikc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_2 " "Elaborated megafunction instantiation \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804378372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_2 " "Instantiated megafunction \"compare_region:compare_regionEx01\|div_31bits:n1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hut:auto_generated\|sign_div_unsign_fai:divider\|alt_u_div_91g:divider\|altshift_taps:DFFQuotient_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804378372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s0q " "Found entity 1: shift_taps_s0q" {  } { { "db/shift_taps_s0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_s0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh81 " "Found entity 1: altsyncram_gh81" {  } { { "db/altsyncram_gh81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_gh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804378642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378642 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804378642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h0q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h0q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h0q " "Found entity 1: shift_taps_h0q" {  } { { "db/shift_taps_h0q.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_h0q.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cj81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cj81 " "Found entity 1: altsyncram_cj81" {  } { { "db/altsyncram_cj81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_cj81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Elaborated megafunction instantiation \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804378873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_1 " "Instantiated megafunction \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_vst:auto_generated\|sign_div_unsign_t8i:divider\|alt_u_div_auf:divider\|altshift_taps:DFFQuotient_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804378873 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804378873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gvp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gvp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gvp " "Found entity 1: shift_taps_gvp" {  } { { "db/shift_taps_gvp.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/shift_taps_gvp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe81 " "Found entity 1: altsyncram_qe81" {  } { { "db/altsyncram_qe81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altsyncram_qe81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804378990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804378990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|lpm_add_sub:Add9 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|lpm_add_sub:Add9\"" {  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7764 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804379124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|lpm_add_sub:Add9 " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|lpm_add_sub:Add9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379124 ""}  } { { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7764 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804379124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k3j " "Found entity 1: add_sub_k3j" {  } { { "db/add_sub_k3j.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/add_sub_k3j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804379175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804379175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804379218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379218 ""}  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804379218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_et01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_et01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_et01 " "Found entity 1: mult_et01" {  } { { "db/mult_et01.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_et01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804379265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804379265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804379301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_mult_cell:the_kernel_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_jsp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804379301 ""}  } { { "altera_mult_add_rtl.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573804379301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d411 " "Found entity 1: mult_d411" {  } { { "db/mult_d411.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/mult_d411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573804379364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804379364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1573804382112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[16\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382848 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[14\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382848 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[15\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382848 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[11\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382848 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[10\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382848 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[9\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[8\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[7\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[2\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[6\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[2\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[5\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[4\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[2\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[0\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|tx_command.UP_DISTANCE_DATA" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[30\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[29\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382849 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[28\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[27\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[26\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[25\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[24\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[23\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[22\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[20\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[19\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[18\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[17\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[12\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[13\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[3\]" {  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573804382850 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573804382850 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/scanner/compa_value.v" "" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 139 -1 0 } } { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 243 -1 0 } } { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 132 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 710 -1 0 } } { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 332 -1 0 } } { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 68 -1 0 } } { "../hdl/cycle_ctrl.v" "" { Text "E:/work/SingleScan/hdl/cycle_ctrl.v" 123 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 337 -1 0 } } { "../hdl/motor/src/pwm_drive.v" "" { Text "E:/work/SingleScan/hdl/motor/src/pwm_drive.v" 57 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../hdl/spi_master_core/src/spi_master_core.v" "" { Text "E:/work/SingleScan/hdl/spi_master_core/src/spi_master_core.v" 114 -1 0 } } { "db/ip/kernel/submodules/kernel_epcs_flash.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_epcs_flash.v" 253 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 225 -1 0 } } { "../hdl/scanner/adt7031_drive/src/spi_master_core_t.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/spi_master_core_t.v" 114 -1 0 } } { "../hdl/calc_distance/hdl/data_select.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/data_select.v" 57 -1 0 } } { "../hdl/compare_region.v" "" { Text "E:/work/SingleScan/hdl/compare_region.v" 88 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 604 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 371 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 629 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 637 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 646 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 654 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 662 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 670 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 678 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 686 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 694 -1 0 } } { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 352 -1 0 } } { "db/ip/kernel/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7178 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../hdl/motor/src/motor_info.v" "" { Text "E:/work/SingleScan/hdl/motor/src/motor_info.v" 105 -1 0 } } { "../hdl/scanner/compa_value.v" "" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 22 -1 0 } } { "../hdl/scanner/compa_value.v" "" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 152 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 418 -1 0 } } { "db/ip/kernel/submodules/kernel_jtag_uart.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_jtag_uart.v" 398 -1 0 } } { "../hdl/motor/src/feed.v" "" { Text "E:/work/SingleScan/hdl/motor/src/feed.v" 91 -1 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 2415 -1 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 5426 -1 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 7187 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 621 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/kernel/submodules/kernel_nios2_cpu.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.v" 3703 -1 0 } } { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 103 -1 0 } } { "../hdl/motor/src/filter_signal.v" "" { Text "E:/work/SingleScan/hdl/motor/src/filter_signal.v" 91 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 498 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 360 -1 0 } } { "db/ip/kernel/submodules/kernel_led_timer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v" 167 -1 0 } } { "db/ip/kernel/submodules/kernel_led_timer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_led_timer.v" 176 -1 0 } } { "db/ip/kernel/submodules/altera_reset_synchronizer.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 532 -1 0 } } { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 271 -1 0 } } { "db/ip/kernel/submodules/kernel_laser_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_laser_fifo.v" 262 -1 0 } } { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 269 -1 0 } } { "db/ip/kernel/submodules/kernel_protocol_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_protocol_fifo.v" 260 -1 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 269 -1 0 } } { "db/ip/kernel/submodules/kernel_spiwr_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_spiwr_fifo.v" 260 -1 0 } } { "db/a_graycounter_1b7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_1b7.tdf" 32 2 0 } } { "db/dcfifo_v2m1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 65 2 0 } } { "db/dcfifo_v2m1.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/dcfifo_v2m1.tdf" 69 2 0 } } { "db/a_graycounter_1b7.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_1b7.tdf" 47 2 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 516 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 524 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 490 -1 0 } } { "db/a_graycounter_toc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_toc.tdf" 32 2 0 } } { "db/a_graycounter_toc.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/a_graycounter_toc.tdf" 47 2 0 } } { "../hdl/calc_distance/hdl/zero_distance.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/zero_distance.v" 56 -1 0 } } { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 100 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 564 -1 0 } } { "../hdl/calc_distance/hdl/grid_division.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 113 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 596 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 572 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 580 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 588 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 556 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 613 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 482 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 540 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 548 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 426 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 450 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 434 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 458 -1 0 } } { "../hdl/command_module.v" "" { Text "E:/work/SingleScan/hdl/command_module.v" 442 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573804383051 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573804383053 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\]~1 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[3\]~1\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\]~5 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[2\]~5\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\]~9 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[1\]~9\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\]~13 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[0\]~13\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\]~21 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[8\]~21\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\]~25 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[7\]~25\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\]~29 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[6\]~29\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\]~33 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[5\]~33\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\] Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\]~_emulated Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\]~37 " "Register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\]\" is converted into an equivalent circuit using register \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\]~_emulated\" and latch \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[4\]~37\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573804383056 "|SingleScan|Ranging_distance:Ranging_distanceEx01|adt7301_top:adt7301_topEx01|INITIAL_COUNT[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573804383056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "send_test_pin GND " "Pin \"send_test_pin\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|send_test_pin"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[21\] GND " "Pin \"test_out_port\[21\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[22\] GND " "Pin \"test_out_port\[22\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[23\] GND " "Pin \"test_out_port\[23\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[24\] GND " "Pin \"test_out_port\[24\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[25\] GND " "Pin \"test_out_port\[25\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[26\] GND " "Pin \"test_out_port\[26\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[27\] GND " "Pin \"test_out_port\[27\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[28\] GND " "Pin \"test_out_port\[28\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[29\] GND " "Pin \"test_out_port\[29\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[30\] GND " "Pin \"test_out_port\[30\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[31\] GND " "Pin \"test_out_port\[31\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test_out_port\[32\] GND " "Pin \"test_out_port\[32\]\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|test_out_port[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad5302_ldac_n GND " "Pin \"ad5302_ldac_n\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|ad5302_ldac_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ad5302_ldac_n_LD GND " "Pin \"ad5302_ldac_n_LD\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|ad5302_ldac_n_LD"} { "Warning" "WMLS_MLS_STUCK_PIN" "adt7301_dout GND " "Pin \"adt7301_dout\" is stuck at GND" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573804395097 "|SingleScan|adt7301_dout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573804395097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "204 " "204 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573804411741 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "motor_enable " "Logic cell \"motor_enable\"" {  } { { "../hdl/SingleScan.v" "motor_enable" { Text "E:/work/SingleScan/hdl/SingleScan.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "laser_freq\[0\] " "Logic cell \"laser_freq\[0\]\"" {  } { { "../hdl/SingleScan.v" "laser_freq\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 162 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[7\] " "Logic cell \"step_cnt\[7\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[6\] " "Logic cell \"step_cnt\[6\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[4\] " "Logic cell \"step_cnt\[4\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[2\] " "Logic cell \"step_cnt\[2\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[1\] " "Logic cell \"step_cnt\[1\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[0\] " "Logic cell \"step_cnt\[0\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[3\] " "Logic cell \"step_cnt\[3\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "step_cnt\[5\] " "Logic cell \"step_cnt\[5\]\"" {  } { { "../hdl/SingleScan.v" "step_cnt\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[0\] " "Logic cell \"min_target_size\[0\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[1\] " "Logic cell \"min_target_size\[1\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[2\] " "Logic cell \"min_target_size\[2\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[3\] " "Logic cell \"min_target_size\[3\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[4\] " "Logic cell \"min_target_size\[4\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[5\] " "Logic cell \"min_target_size\[5\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[6\] " "Logic cell \"min_target_size\[6\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "min_target_size\[7\] " "Logic cell \"min_target_size\[7\]\"" {  } { { "../hdl/SingleScan.v" "min_target_size\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 164 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "laser_enable " "Logic cell \"laser_enable\"" {  } { { "../hdl/SingleScan.v" "laser_enable" { Text "E:/work/SingleScan/hdl/SingleScan.v" 167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "rst_n " "Logic cell \"rst_n\"" {  } { { "../hdl/SingleScan.v" "rst_n" { Text "E:/work/SingleScan/hdl/SingleScan.v" 110 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para9\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para9\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para8\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para8\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para7\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para7\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para6\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para6\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para5\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para5\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para4\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para4\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para3\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para3\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para2\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para2\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[9\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[9\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[8\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[8\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[7\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[7\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[6\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[6\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[5\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[5\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[4\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[4\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[3\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[3\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[2\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[2\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[1\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[1\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|compa_value:compa_valueEx01\|da_cycle_para1\[0\]\"" {  } { { "../hdl/scanner/compa_value.v" "da_cycle_para1\[0\]" { Text "E:/work/SingleScan/hdl/scanner/compa_value.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[0\] " "Logic cell \"target_33_pos\[0\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[11\] " "Logic cell \"target_33_pos\[11\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[10\] " "Logic cell \"target_33_pos\[10\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[9\] " "Logic cell \"target_33_pos\[9\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[8\] " "Logic cell \"target_33_pos\[8\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[7\] " "Logic cell \"target_33_pos\[7\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[6\] " "Logic cell \"target_33_pos\[6\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[5\] " "Logic cell \"target_33_pos\[5\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[4\] " "Logic cell \"target_33_pos\[4\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[3\] " "Logic cell \"target_33_pos\[3\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[2\] " "Logic cell \"target_33_pos\[2\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[1\] " "Logic cell \"target_33_pos\[1\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[15\] " "Logic cell \"target_33_pos\[15\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[14\] " "Logic cell \"target_33_pos\[14\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[13\] " "Logic cell \"target_33_pos\[13\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_pos\[12\] " "Logic cell \"target_33_pos\[12\]\"" {  } { { "../hdl/SingleScan.v" "target_33_pos\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_33_valid " "Logic cell \"target_33_valid\"" {  } { { "../hdl/SingleScan.v" "target_33_valid" { Text "E:/work/SingleScan/hdl/SingleScan.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[15\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[15\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[15\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[14\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[14\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[14\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[13\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[13\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[13\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[12\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[12\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[12\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[11\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[11\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[11\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[10\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[10\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[10\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[9\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[9\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[9\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[8\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[8\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[8\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[7\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[7\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[7\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[6\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[6\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[6\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[5\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[5\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[5\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[4\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[4\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[4\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[3\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[3\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[3\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[2\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[2\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[2\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[1\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[1\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[1\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|low_cnt\[0\] " "Logic cell \"motor_top:motor_topEx01\|low_cnt\[0\]\"" {  } { { "../hdl/motor/src/motor_top.v" "low_cnt\[0\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[1\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[1\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[1\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[0\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[0\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[0\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[3\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[3\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[3\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[2\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[2\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[2\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[5\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[5\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[5\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[6\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[6\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[6\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[15\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[15\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[15\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[14\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[14\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[14\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[13\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[13\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[13\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[12\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[12\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[12\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[11\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[11\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[11\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[10\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[10\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[10\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|high_cnt\[9\] " "Logic cell \"motor_top:motor_topEx01\|high_cnt\[9\]\"" {  } { { "../hdl/motor/src/motor_top.v" "high_cnt\[9\]" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[3\] " "Logic cell \"zero_angle_revise\[3\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[4\] " "Logic cell \"zero_angle_revise\[4\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[5\] " "Logic cell \"zero_angle_revise\[5\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[6\] " "Logic cell \"zero_angle_revise\[6\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[8\] " "Logic cell \"zero_angle_revise\[8\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[9\] " "Logic cell \"zero_angle_revise\[9\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[10\] " "Logic cell \"zero_angle_revise\[10\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[11\] " "Logic cell \"zero_angle_revise\[11\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[12\] " "Logic cell \"zero_angle_revise\[12\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[13\] " "Logic cell \"zero_angle_revise\[13\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[14\] " "Logic cell \"zero_angle_revise\[14\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_angle_revise\[15\] " "Logic cell \"zero_angle_revise\[15\]\"" {  } { { "../hdl/SingleScan.v" "zero_angle_revise\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[21\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[21\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[21\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[20\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[20\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[20\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[19\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[19\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[19\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[18\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[18\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[18\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[17\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[17\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[17\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[16\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[16\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[16\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[15\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[15\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[15\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[14\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[14\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[14\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[13\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[13\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[13\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[12\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[12\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[12\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[11\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[11\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[11\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[10\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[10\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[10\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[11\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[11\]\"" {  } { { "../hdl/compare_region.v" "range_des\[11\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[10\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[10\]\"" {  } { { "../hdl/compare_region.v" "range_des\[10\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[9\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[9\]\"" {  } { { "../hdl/compare_region.v" "range_des\[9\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[8\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[8\]\"" {  } { { "../hdl/compare_region.v" "range_des\[8\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[7\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[7\]\"" {  } { { "../hdl/compare_region.v" "range_des\[7\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[6\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[6\]\"" {  } { { "../hdl/compare_region.v" "range_des\[6\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[5\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[5\]\"" {  } { { "../hdl/compare_region.v" "range_des\[5\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[4\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[4\]\"" {  } { { "../hdl/compare_region.v" "range_des\[4\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[3\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[3\]\"" {  } { { "../hdl/compare_region.v" "range_des\[3\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[2\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[2\]\"" {  } { { "../hdl/compare_region.v" "range_des\[2\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[1\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[1\]\"" {  } { { "../hdl/compare_region.v" "range_des\[1\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[0\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[0\]\"" {  } { { "../hdl/compare_region.v" "range_des\[0\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[22\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[22\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[22\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[12\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[12\]\"" {  } { { "../hdl/compare_region.v" "range_des\[12\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[23\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[23\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[23\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[13\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[13\]\"" {  } { { "../hdl/compare_region.v" "range_des\[13\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[24\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[24\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[24\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[14\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[14\]\"" {  } { { "../hdl/compare_region.v" "range_des\[14\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[25\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[25\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[25\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des\[15\] " "Logic cell \"compare_region:compare_regionEx01\|range_des\[15\]\"" {  } { { "../hdl/compare_region.v" "range_des\[15\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_valid " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_valid\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_valid" { Text "E:/work/SingleScan/hdl/cpu_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[7\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[7\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[7\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[2\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[2\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[2\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_top:motor_topEx01\|pulse_sig " "Logic cell \"motor_top:motor_topEx01\|pulse_sig\"" {  } { { "../hdl/motor/src/motor_top.v" "pulse_sig" { Text "E:/work/SingleScan/hdl/motor/src/motor_top.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[0\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[0\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[0\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[15\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[15\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[15\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[14\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[14\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[14\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[13\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[13\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[13\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[12\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[12\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[12\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[7\] " "Logic cell \"dust_alarm_threshold\[7\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[7\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[7\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[7\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[6\] " "Logic cell \"dust_alarm_threshold\[6\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[6\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[6\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[6\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[5\] " "Logic cell \"dust_alarm_threshold\[5\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[5\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[5\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[5\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[4\] " "Logic cell \"dust_alarm_threshold\[4\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[4\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[4\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[4\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[3\] " "Logic cell \"dust_alarm_threshold\[3\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[3\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[3\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[3\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[2\] " "Logic cell \"dust_alarm_threshold\[2\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[2\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[2\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[2\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[1\] " "Logic cell \"dust_alarm_threshold\[1\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[1\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[1\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[1\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_alarm_threshold\[0\] " "Logic cell \"dust_alarm_threshold\[0\]\"" {  } { { "../hdl/SingleScan.v" "dust_alarm_threshold\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 160 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[11\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[11\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[11\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[10\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[10\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[10\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[9\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[9\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[9\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s1\[8\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s1\[8\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s1\[8\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_valid_s1 " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_valid_s1\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_valid_s1" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 124 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[6\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[6\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[6\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[0\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[0\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[0\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[1\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[1\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[1\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[3\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[3\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[3\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[4\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[4\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[4\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[5\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[5\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[5\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[8\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[8\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[8\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[9\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[9\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[9\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[10\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[10\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[10\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[11\] " "Logic cell \"cpu_top:cpu_topEx01\|spiwr_fifo_out_data\[11\]\"" {  } { { "../hdl/cpu_top.v" "spiwr_fifo_out_data\[11\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|set_en_h " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|set_en_h\"" {  } { { "../hdl/scanner/adt7031_drive/src/adt7301_top.v" "set_en_h" { Text "E:/work/SingleScan/hdl/scanner/adt7031_drive/src/adt7301_top.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[3\] " "Logic cell \"motor_speed\[3\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[7\] " "Logic cell \"motor_speed\[7\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[6\] " "Logic cell \"motor_speed\[6\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[5\] " "Logic cell \"motor_speed\[5\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[4\] " "Logic cell \"motor_speed\[4\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[1\] " "Logic cell \"motor_speed\[1\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[0\] " "Logic cell \"motor_speed\[0\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "motor_speed\[2\] " "Logic cell \"motor_speed\[2\]\"" {  } { { "../hdl/SingleScan.v" "motor_speed\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 163 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[0\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[0\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[0\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[15\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[15\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[15\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[14\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[14\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[14\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[13\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[13\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[13\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[12\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[12\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[12\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[11\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[11\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[11\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[10\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[10\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[10\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[9\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[9\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[9\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[8\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[8\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[8\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[7\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[7\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[7\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[6\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[6\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[6\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[5\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[5\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[5\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[4\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[4\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[4\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[3\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[3\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[3\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[2\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[2\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[2\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_pos_s0\[1\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_pos_s0\[1\]\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_pos_s0\[1\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|target_valid_s0 " "Logic cell \"calc_distance_top:calc_distance_topEx01\|target_valid_s0\"" {  } { { "../hdl/calc_distance/hdl/calc_distance_top.v" "target_valid_s0" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/calc_distance_top.v" 120 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[16\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[16\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[16\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[22\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[22\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[22\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[21\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[21\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[21\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[20\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[20\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[20\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[19\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[19\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[19\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[18\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[18\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[18\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[17\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[17\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[17\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[24\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[24\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[24\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[23\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[23\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[23\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[3\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[3\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[3\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[3\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[3\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[3\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[2\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[2\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[2\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[2\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[2\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[2\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[1\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[1\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[1\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[1\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[1\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[1\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[0\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[0\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[0\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[0\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[0\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[0\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[31\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[31\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[31\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[30\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[30\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[30\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[29\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[29\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[29\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[28\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[28\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[28\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[27\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[27\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[27\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[26\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[26\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[26\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[25\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[25\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[25\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[14\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[14\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[14\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[15\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[15\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[15\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[11\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[11\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[11\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[10\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[10\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[10\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[9\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[9\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[9\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[8\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[8\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[8\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[7\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[7\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[7\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[7\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[7\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[7\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[6\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[6\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[6\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[6\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[6\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[6\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[5\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[5\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[5\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[5\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[5\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[5\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[4\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[4\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[4\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|spird_fifo_in_data\[4\] " "Logic cell \"cpu_top:cpu_topEx01\|spird_fifo_in_data\[4\]\"" {  } { { "../hdl/cpu_top.v" "spird_fifo_in_data\[4\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[12\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[12\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[12\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu_top:cpu_topEx01\|laser_fifo_in_data\[13\] " "Logic cell \"cpu_top:cpu_topEx01\|laser_fifo_in_data\[13\]\"" {  } { { "../hdl/cpu_top.v" "laser_fifo_in_data\[13\]" { Text "E:/work/SingleScan/hdl/cpu_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[0\] " "Logic cell \"zero_distance_revise\[0\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[15\] " "Logic cell \"zero_distance_revise\[15\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[14\] " "Logic cell \"zero_distance_revise\[14\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[13\] " "Logic cell \"zero_distance_revise\[13\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[12\] " "Logic cell \"zero_distance_revise\[12\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[11\] " "Logic cell \"zero_distance_revise\[11\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[10\] " "Logic cell \"zero_distance_revise\[10\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[9\] " "Logic cell \"zero_distance_revise\[9\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[8\] " "Logic cell \"zero_distance_revise\[8\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[7\] " "Logic cell \"zero_distance_revise\[7\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[6\] " "Logic cell \"zero_distance_revise\[6\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[5\] " "Logic cell \"zero_distance_revise\[5\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[4\] " "Logic cell \"zero_distance_revise\[4\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[3\] " "Logic cell \"zero_distance_revise\[3\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[2\] " "Logic cell \"zero_distance_revise\[2\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_distance_revise\[1\] " "Logic cell \"zero_distance_revise\[1\]\"" {  } { { "../hdl/SingleScan.v" "zero_distance_revise\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 131 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "upload_en " "Logic cell \"upload_en\"" {  } { { "../hdl/SingleScan.v" "upload_en" { Text "E:/work/SingleScan/hdl/SingleScan.v" 168 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[15\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[15\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[15\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[14\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[14\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[14\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[13\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[13\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[13\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[12\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[12\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[12\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[11\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[11\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[11\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[10\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[10\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[10\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[9\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[9\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[9\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[8\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[8\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[8\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[7\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[7\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[7\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[6\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[6\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[6\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[5\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[5\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[5\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[4\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[4\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[4\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[3\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[3\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[3\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[15\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[15\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[15\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[14\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[14\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[14\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[13\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[13\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[13\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[12\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[12\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[12\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[8\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[8\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[8\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[7\] " "Logic cell \"noise_diff_setting2\[7\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[6\] " "Logic cell \"noise_diff_setting2\[6\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[5\] " "Logic cell \"noise_diff_setting2\[5\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[4\] " "Logic cell \"noise_diff_setting2\[4\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[3\] " "Logic cell \"noise_diff_setting2\[3\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[2\] " "Logic cell \"noise_diff_setting2\[2\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[1\] " "Logic cell \"noise_diff_setting2\[1\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "noise_diff_setting2\[0\] " "Logic cell \"noise_diff_setting2\[0\]\"" {  } { { "../hdl/SingleScan.v" "noise_diff_setting2\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 141 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[7\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[7\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[7\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[6\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[6\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[6\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[5\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[5\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[5\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[4\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[4\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[4\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[3\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[3\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[3\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[2\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[2\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[2\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[1\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[1\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[1\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[0\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[0\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[0\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[11\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[11\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[11\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[10\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[10\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[10\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[9\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_gray_r0\[9\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_gray_r0\[9\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 449 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[2\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[2\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[2\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[1\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_pos_r0\[1\]\"" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "target_pos_r0\[1\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 448 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[16\] " "Logic cell \"sys_temp\[16\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[16\] " "Logic cell \"cycle_cnt\[16\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[16\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[22\] " "Logic cell \"cycle_cnt\[22\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[22\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[22\] " "Logic cell \"sys_temp\[22\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[22\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[21\] " "Logic cell \"cycle_cnt\[21\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[21\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[21\] " "Logic cell \"sys_temp\[21\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[21\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[20\] " "Logic cell \"sys_temp\[20\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[20\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[20\] " "Logic cell \"cycle_cnt\[20\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[20\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[19\] " "Logic cell \"cycle_cnt\[19\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[19\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[19\] " "Logic cell \"sys_temp\[19\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[19\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[18\] " "Logic cell \"cycle_cnt\[18\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[18\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[18\] " "Logic cell \"sys_temp\[18\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[18\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[17\] " "Logic cell \"cycle_cnt\[17\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[17\] " "Logic cell \"sys_temp\[17\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[17\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[24\] " "Logic cell \"cycle_cnt\[24\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[24\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[24\] " "Logic cell \"sys_temp\[24\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[24\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[23\] " "Logic cell \"cycle_cnt\[23\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[23\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[23\] " "Logic cell \"sys_temp\[23\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[23\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[3\] " "Logic cell \"sys_temp\[3\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[3\] " "Logic cell \"zero_value\[3\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[3\] " "Logic cell \"cycle_cnt\[3\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[3\] " "Logic cell \"dust_cnt\[3\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[2\] " "Logic cell \"sys_temp\[2\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[2\] " "Logic cell \"zero_value\[2\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[2\] " "Logic cell \"dust_cnt\[2\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[2\] " "Logic cell \"cycle_cnt\[2\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[1\] " "Logic cell \"sys_temp\[1\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[1\] " "Logic cell \"zero_value\[1\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[1\] " "Logic cell \"cycle_cnt\[1\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[1\] " "Logic cell \"dust_cnt\[1\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[0\] " "Logic cell \"cycle_cnt\[0\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[0\] " "Logic cell \"dust_cnt\[0\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[0\] " "Logic cell \"sys_temp\[0\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[0\] " "Logic cell \"zero_value\[0\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[30\] " "Logic cell \"cycle_cnt\[30\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[30\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[30\] " "Logic cell \"sys_temp\[30\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[30\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[29\] " "Logic cell \"cycle_cnt\[29\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[29\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[29\] " "Logic cell \"sys_temp\[29\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[29\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[28\] " "Logic cell \"cycle_cnt\[28\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[28\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[28\] " "Logic cell \"sys_temp\[28\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[28\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[27\] " "Logic cell \"cycle_cnt\[27\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[27\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[27\] " "Logic cell \"sys_temp\[27\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[27\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[26\] " "Logic cell \"cycle_cnt\[26\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[26\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[26\] " "Logic cell \"sys_temp\[26\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[26\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[25\] " "Logic cell \"cycle_cnt\[25\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[25\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[25\] " "Logic cell \"sys_temp\[25\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[25\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[14\] " "Logic cell \"zero_value\[14\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[14\] " "Logic cell \"sys_temp\[14\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[14\] " "Logic cell \"cycle_cnt\[14\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[15\] " "Logic cell \"sys_temp\[15\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[15\] " "Logic cell \"zero_value\[15\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[15\] " "Logic cell \"cycle_cnt\[15\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[11\] " "Logic cell \"sys_temp\[11\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[11\] " "Logic cell \"zero_value\[11\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[11\] " "Logic cell \"cycle_cnt\[11\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[10\] " "Logic cell \"zero_value\[10\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[10\] " "Logic cell \"sys_temp\[10\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[10\] " "Logic cell \"cycle_cnt\[10\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[9\] " "Logic cell \"sys_temp\[9\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[9\] " "Logic cell \"zero_value\[9\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[9\] " "Logic cell \"cycle_cnt\[9\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[9\] " "Logic cell \"dust_cnt\[9\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[8\] " "Logic cell \"sys_temp\[8\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[8\] " "Logic cell \"zero_value\[8\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[8\] " "Logic cell \"dust_cnt\[8\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[8\] " "Logic cell \"cycle_cnt\[8\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[7\] " "Logic cell \"sys_temp\[7\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[7\] " "Logic cell \"zero_value\[7\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[7\] " "Logic cell \"cycle_cnt\[7\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[7\] " "Logic cell \"dust_cnt\[7\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[6\] " "Logic cell \"sys_temp\[6\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[6\] " "Logic cell \"zero_value\[6\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[6\] " "Logic cell \"cycle_cnt\[6\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[6\] " "Logic cell \"dust_cnt\[6\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[5\] " "Logic cell \"sys_temp\[5\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[5\] " "Logic cell \"zero_value\[5\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[5\] " "Logic cell \"cycle_cnt\[5\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[5\] " "Logic cell \"dust_cnt\[5\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[4\] " "Logic cell \"sys_temp\[4\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[4\] " "Logic cell \"zero_value\[4\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[4\] " "Logic cell \"cycle_cnt\[4\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "dust_cnt\[4\] " "Logic cell \"dust_cnt\[4\]\"" {  } { { "../hdl/SingleScan.v" "dust_cnt\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[12\] " "Logic cell \"sys_temp\[12\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[12\] " "Logic cell \"zero_value\[12\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[12\] " "Logic cell \"cycle_cnt\[12\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "zero_value\[13\] " "Logic cell \"zero_value\[13\]\"" {  } { { "../hdl/SingleScan.v" "zero_value\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_temp\[13\] " "Logic cell \"sys_temp\[13\]\"" {  } { { "../hdl/SingleScan.v" "sys_temp\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "cycle_cnt\[13\] " "Logic cell \"cycle_cnt\[13\]\"" {  } { { "../hdl/SingleScan.v" "cycle_cnt\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[0\] " "Logic cell \"target_gray\[0\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[6\] " "Logic cell \"target_gray\[6\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[5\] " "Logic cell \"target_gray\[5\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[4\] " "Logic cell \"target_gray\[4\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[3\] " "Logic cell \"target_gray\[3\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[2\] " "Logic cell \"target_gray\[2\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[1\] " "Logic cell \"target_gray\[1\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[8\] " "Logic cell \"target_gray\[8\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[7\] " "Logic cell \"target_gray\[7\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[3\] " "Logic cell \"target_1us_gray\[3\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[2\] " "Logic cell \"target_1us_gray\[2\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[1\] " "Logic cell \"target_1us_gray\[1\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[0\] " "Logic cell \"target_1us_gray\[0\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[15\] " "Logic cell \"target_gray\[15\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[14\] " "Logic cell \"target_gray\[14\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[13\] " "Logic cell \"target_gray\[13\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[12\] " "Logic cell \"target_gray\[12\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[11\] " "Logic cell \"target_gray\[11\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[10\] " "Logic cell \"target_gray\[10\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_gray\[9\] " "Logic cell \"target_gray\[9\]\"" {  } { { "../hdl/SingleScan.v" "target_gray\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[7\] " "Logic cell \"target_1us_gray\[7\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[6\] " "Logic cell \"target_1us_gray\[6\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[5\] " "Logic cell \"target_1us_gray\[5\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_gray\[4\] " "Logic cell \"target_1us_gray\[4\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_gray\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[8\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[8\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[8\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[7\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[7\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[7\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[31\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[31\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[31\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[30\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[30\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[30\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[29\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[29\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[29\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[28\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[28\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[28\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[27\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[27\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[27\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[26\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[26\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[26\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[9\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[9\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[9\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_1 " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_1\"" {  } { { "../hdl/scanner/distance/final_distance.v" "valid_1" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_2 " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_2\"" {  } { { "../hdl/scanner/distance/final_distance.v" "valid_2" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_3 " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_3\"" {  } { { "../hdl/scanner/distance/final_distance.v" "valid_3" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_4 " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|valid_4\"" {  } { { "../hdl/scanner/distance/final_distance.v" "valid_4" { Text "E:/work/SingleScan/hdl/scanner/distance/final_distance.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[0\] " "Logic cell \"degree_para\[0\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[1\] " "Logic cell \"degree_para\[1\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[2\] " "Logic cell \"degree_para\[2\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[3\] " "Logic cell \"degree_para\[3\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[4\] " "Logic cell \"degree_para\[4\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[5\] " "Logic cell \"degree_para\[5\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[6\] " "Logic cell \"degree_para\[6\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "degree_para\[7\] " "Logic cell \"degree_para\[7\]\"" {  } { { "../hdl/SingleScan.v" "degree_para\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[0\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[0\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[0\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[15\] " "Logic cell \"target_1us_pos\[15\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[15\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[14\] " "Logic cell \"target_1us_pos\[14\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[14\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[13\] " "Logic cell \"target_1us_pos\[13\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[13\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[12\] " "Logic cell \"target_1us_pos\[12\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[12\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[11\] " "Logic cell \"target_1us_pos\[11\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[11\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[10\] " "Logic cell \"target_1us_pos\[10\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[10\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[9\] " "Logic cell \"target_1us_pos\[9\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[9\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[8\] " "Logic cell \"target_1us_pos\[8\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[8\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[7\] " "Logic cell \"target_1us_pos\[7\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[7\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[6\] " "Logic cell \"target_1us_pos\[6\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[6\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[5\] " "Logic cell \"target_1us_pos\[5\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[5\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[4\] " "Logic cell \"target_1us_pos\[4\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[4\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[3\] " "Logic cell \"target_1us_pos\[3\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[3\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[2\] " "Logic cell \"target_1us_pos\[2\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[2\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[1\] " "Logic cell \"target_1us_pos\[1\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[1\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_pos\[0\] " "Logic cell \"target_1us_pos\[0\]\"" {  } { { "../hdl/SingleScan.v" "target_1us_pos\[0\]" { Text "E:/work/SingleScan/hdl/SingleScan.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[1\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[1\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[1\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[2\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[2\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[2\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[3\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[3\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[3\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[4\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[4\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[4\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[5\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[5\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[5\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[6\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[6\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[6\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[7\] " "Logic cell \"calc_distance_top:calc_distance_topEx01\|grid_division:grid_divisionEx01\|grid_addr\[7\]\"" {  } { { "../hdl/calc_distance/hdl/grid_division.v" "grid_addr\[7\]" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_division.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "target_1us_valid " "Logic cell \"target_1us_valid\"" {  } { { "../hdl/SingleScan.v" "target_1us_valid" { Text "E:/work/SingleScan/hdl/SingleScan.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[6\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[6\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[6\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[5\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[5\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[5\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[4\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[4\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[4\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[3\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[3\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[3\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[2\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[2\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[2\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[1\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[1\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[1\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "compare_region:compare_regionEx01\|range_des_um\[0\] " "Logic cell \"compare_region:compare_regionEx01\|range_des_um\[0\]\"" {  } { { "../hdl/compare_region.v" "range_des_um\[0\]" { Text "E:/work/SingleScan/hdl/compare_region.v" 199 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[15\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[14\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[13\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[12\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[11\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[10\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|after_distance\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[15\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[14\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[13\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[12\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[11\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[10\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|after_distance\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[15\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[14\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[13\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[12\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[11\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[10\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|after_distance\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[15\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[14\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[13\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[12\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[11\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[10\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|after_distance\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "after_distance\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[17\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[16\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[17\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[16\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[17\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[16\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[17\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[17\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[16\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[16\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[15\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[15\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[14\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[14\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[13\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[13\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[12\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[12\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|ad_distance_2\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "ad_distance_2\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|dac_change\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|da_adjust:da_adjustEx01\|k_DA\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|dac_change\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|da_adjust:da_adjustEx01\|k_DA\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|dac_change\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|da_adjust:da_adjustEx01\|k_DA\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[8\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|dac_change\[9\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "dac_change\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[0\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[1\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[2\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[3\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[4\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[5\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[6\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|da_adjust:da_adjustEx01\|k_DA\[7\]\"" {  } { { "../hdl/scanner/distance/da_adjust.v" "k_DA\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/da_adjust.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[5\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[5\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[11\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[10\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[9\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[9\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[8\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[8\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[7\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[7\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[6\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[6\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[4\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[4\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[3\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[3\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[2\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[2\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[1\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""} { "Info" "ISCL_SCL_CELL_NAME" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Logic cell \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "time_pluse_com\[0\]" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804412361 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1573804412361 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../ip/pll/pll_250.v" "" { Text "E:/work/SingleScan/ip/pll/pll_250.v" 110 0 0 } } { "../hdl/laser_send_top.v" "" { Text "E:/work/SingleScan/hdl/laser_send_top.v" 37 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 200 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1573804414250 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804414439 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1573804419046 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] " "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      osc_clk " "  20.000      osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    rx_clkout " "   8.000    rx_clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804419054 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804419054 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804422076 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 750 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 750 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1573804432201 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804432222 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1038 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1038 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1573804437777 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:23 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:23" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804437842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/SingleScan/fpga_project/output_files/SingleScan.map.smsg " "Generated suppressed messages file E:/work/SingleScan/fpga_project/output_files/SingleScan.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804440034 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "rx 67 " "Successfully connected in-system debug instance \"rx\" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1573804444782 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "compare_region 155 159 0 0 4 " "Partially connected in-system debug instance \"compare_region\" to 155 of its 159 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1573804444807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 3 0 0 " "Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573804445431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573804445431 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "39 " "Optimize away 39 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[16\] " "Node: \"sys_temp\[16\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[22\] " "Node: \"sys_temp\[22\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[21\] " "Node: \"sys_temp\[21\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[20\] " "Node: \"sys_temp\[20\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[19\] " "Node: \"sys_temp\[19\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[18\] " "Node: \"sys_temp\[18\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[17\] " "Node: \"sys_temp\[17\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[24\] " "Node: \"sys_temp\[24\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[23\] " "Node: \"sys_temp\[23\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[30\] " "Node: \"sys_temp\[30\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[29\] " "Node: \"sys_temp\[29\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[28\] " "Node: \"sys_temp\[28\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[27\] " "Node: \"sys_temp\[27\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[26\] " "Node: \"sys_temp\[26\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[25\] " "Node: \"sys_temp\[25\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[14\] " "Node: \"sys_temp\[14\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[15\] " "Node: \"sys_temp\[15\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[11\] " "Node: \"sys_temp\[11\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[10\] " "Node: \"sys_temp\[10\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[9\] " "Node: \"sys_temp\[9\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[8\] " "Node: \"sys_temp\[8\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sys_temp\[12\] " "Node: \"sys_temp\[12\]\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 68 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx02\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx03\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx01\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[11\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[10\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[1\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\] " "Node: \"Ranging_distance:Ranging_distanceEx01\|calc_distance:calc_distanceEx01\|final_diatance:final_diatanceEx01\|distance_module:distance_moduleEx04\|adjust_distance:adjust_distanceEx01\|time_pluse_com\[0\]\"" {  } { { "../hdl/scanner/distance/adjust_distance.v" "" { Text "E:/work/SingleScan/hdl/scanner/distance/adjust_distance.v" 62 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573804446583 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1573804446583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29105 " "Implemented 29105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28002 " "Implemented 28002 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_RAMS" "895 " "Implemented 895 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1573804447915 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "118 " "Implemented 118 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1573804447915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573804447915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 408 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 408 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1326 " "Peak virtual memory: 1326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573804448218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:54:08 2019 " "Processing ended: Fri Nov 15 15:54:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573804448218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:52 " "Elapsed time: 00:03:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573804448218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:38 " "Total CPU time (on all processors): 00:04:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573804448218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573804448218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573804454726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573804454940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:54:11 2019 " "Processing started: Fri Nov 15 15:54:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573804454940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573804454940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573804454941 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573804456203 ""}
{ "Info" "0" "" "Project  = SingleScan" {  } {  } 0 0 "Project  = SingleScan" 0 0 "Fitter" 0 0 1573804456205 ""}
{ "Info" "0" "" "Revision = SingleScan" {  } {  } 0 0 "Revision = SingleScan" 0 0 "Fitter" 0 0 1573804456210 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1573804456833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573804456860 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleScan EP4CGX50CF23I7 " "Selected device EP4CGX50CF23I7 for design \"SingleScan\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573804457181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573804457282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573804457282 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1573804458546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C7 " "Device EP4CGX30CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573804460348 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573804460348 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573804460677 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573804460677 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573804460677 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573804460677 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573804460731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573804464116 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_dataout\[0\] tx_dataout\[0\](n) " "Pin \"tx_dataout\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_dataout\[0\](n)\"" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { tx_dataout[0] } } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_dataout\[0\]" } { 0 "tx_dataout\[0\](n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1487 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { tx_dataout[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804465269 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_datain\[0\] rx_datain\[0\](n) " "Pin \"rx_datain\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_datain\[0\](n)\"" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { rx_datain[0] } } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_datain\[0\]" } { 0 "rx_datain\[0\](n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1485 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { rx_datain[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804465269 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk clk(n) " "Pin \"clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk(n)\"" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk(n)" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } } { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { clk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804465269 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1573804465269 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 76 " "No exact pin location assignment(s) for 34 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1573804465912 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1573804465999 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 23214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1573804465999 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pcs0 3 " "\"GXB Receiver channel PCS\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pcs0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 534 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_clkout" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1573804466121 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pma0 3 " "\"GXB Receiver channel PMA\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|receive_pma0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 22429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1573804466121 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pcs0 3 " "\"GXB Transmitter channel PCS\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pcs0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 734 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 22750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1573804466121 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pma0 3 " "\"GXB Transmitter channel PMA\" is associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|transmit_pma0\" on channel 3" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 793 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 25945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1573804466121 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0\" is preserved" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1573804466121 ""} { "Info" "IFHSSI_FHSSI_MERGING_MPLL_PRESERVED_NODE" "PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "\"PLL\" associated with node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" is preserved" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167017 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1573804466121 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1573804466121 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1573804466121 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y5_N5              " "PCIEHIP_X0_Y5_N5             " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 23214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "PLL_5                        altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y17_N6                altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 " "CMU_X0_Y17_N6                altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                        " "PIN_Y2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y2                        " "PIN_Y2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y5_N6                " "RXPMA_X0_Y5_N6               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y5_N8                " "RXPCS_X0_Y5_N8               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y5_N9                " "TXPCS_X0_Y5_N9               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y5_N7                " "TXPMA_X0_Y5_N7               " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                        " "PIN_V2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V2                        " "PIN_V2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T2                        " "PIN_T2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y11_N6               " "RXPMA_X0_Y11_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y11_N8               " "RXPCS_X0_Y11_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y11_N9               " "TXPCS_X0_Y11_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y11_N7               " "TXPMA_X0_Y11_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P2                        " "PIN_P2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1573804466130 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1573804466130 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 " "The input ports of the PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 and the PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 ARESET " "PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 and PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1573804466136 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1573804466136 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 " "The parameters of the PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and the PLL pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 16 " "The value of the parameter \"M\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 16" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 15 " "The value of the parameter \"M\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 15" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 20000 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 20000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 18750 " "The value of the parameter \"Min Lock Period\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 18750" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 and PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 53328 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 is 53328" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 49995 " "The value of the parameter \"Max Lock Period\" for the PLL atom laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 is 49995" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1573804466153 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 " "The input ports of the PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and the PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 ARESET " "PLL laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 and PLL altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1573804466153 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 35 2 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1573804466153 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1573804466445 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 23214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1573804466446 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] 20 1 0 0 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573804466596 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573804466596 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573804466596 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 17317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1573804466596 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pll_100m:pll_100mEx01\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_100m 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_100m port" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 173 -1 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573804466606 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 173 -1 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1573804466606 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 45 -1 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1573804466614 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 45 -1 0 } } { "" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1573804466614 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1 0 Pin_K10 " "PLL \"laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_K10\"" {  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 200 0 0 } } { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1573804466615 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573804468827 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2m1 " "Entity dcfifo_v2m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804468871 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1573804468871 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleScan.out.sdc " "Reading SDC File: 'SingleScan.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1573804469245 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1573804469245 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1573804469376 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1573804469404 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573804469406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Synopsys Design Constraints File file not found: 'e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573804469406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[27\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[27\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804469512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1573804469512 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804469512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1573804469512 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804469566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804469566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804469566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573804469566 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1573804470038 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1573804470047 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\] " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk " "   1.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] " "   8.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " "   4.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " "   8.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   4.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      osc_clk " "  20.000      osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    rx_clkout " "   8.000    rx_clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1573804470048 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1573804470048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y24_N9) " "Automatically promoted node altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_coreclk_in\[0\] (placed in TXPCS_X0_Y24_N9)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472066 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 734 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 22750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100m (placed in counter C0 of PLL_2) " "Automatically promoted node clk_100m (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472066 ""}  } { { "db/pll_100m_altpll.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_100m_altpll.v" 82 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100m" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p)) " "Automatically promoted node clk~input (placed in PIN K10 (CLKIO11, DIFFCLK_4p, REFCLK3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G21 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G21" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 84634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node laser_send_top:laser_send_topEx01\|pll_250:n1\|altpll:altpll_component\|pll_250_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "db/pll_250_altpll2.v" "" { Text "E:/work/SingleScan/fpga_project/db/pll_250_altpll2.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_clkout (placed in RXPCS_X0_Y24_N8) " "Automatically promoted node rx_clkout (placed in RXPCS_X0_Y24_N8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 534 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx_clkout" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 78041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\]~8  " "Automatically promoted node cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[31\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "../hdl/update2nios.v" "" { Text "E:/work/SingleScan/hdl/update2nios.v" 216 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 48380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n  " "Automatically promoted node rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r0 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r0" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 451 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 9427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r1 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r1" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 452 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 9429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r2 " "Destination node calc_distance_top:calc_distance_topEx01\|grid_statistical:grid_statisticalEx01\|target_valid_r2" {  } { { "../hdl/calc_distance/hdl/grid_statistical.v" "" { Text "E:/work/SingleScan/hdl/calc_distance/hdl/grid_statistical.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 9435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sync_n " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sync_n" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 12162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sclk " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|sclk" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 12166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|dout " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx01\|ad5328_core:ad5328_coreEx01\|dout" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 12164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sync_n " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sync_n" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 29526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sclk " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|sclk" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 29530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|dout " "Destination node Ranging_distance:Ranging_distanceEx01\|ad5328_top:ad5328_topEx02\|ad5328_core:ad5328_coreEx01\|dout" {  } { { "../hdl/scanner/ad5302_drive/src/ad5328_core.v" "" { Text "E:/work/SingleScan/hdl/scanner/ad5302_drive/src/ad5328_core.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 29528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|s_axi_tvalid " "Destination node cpu_top:cpu_topEx01\|fifo2spi_bridge_top:fifo2spi_bridge_topEx01\|s_axi_tvalid" {  } { { "../hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" "" { Text "E:/work/SingleScan/hdl/fifo2spi_bridge/fifo2spi_bridge_top.v" 204 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1573804472067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 110 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 26572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~0 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~0" {  } { { "db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 427 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 40704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 40805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator\|read_latency_shift_reg~1 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:protocol_fifo_in_translator\|read_latency_shift_reg~1" {  } { { "db/ip/kernel/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_merlin_slave_translator.sv" 369 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 42137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:protocol_fifo_in_agent_rsp_fifo\|mem_used\[1\]~0 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:protocol_fifo_in_agent_rsp_fifo\|mem_used\[1\]~0" {  } { { "db/ip/kernel/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 42209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|kernel:kernelEx01\|kernel_nios2:nios2\|kernel_nios2_cpu:cpu\|kernel_nios2_cpu_nios2_oci:the_kernel_nios2_cpu_nios2_oci\|kernel_nios2_cpu_nios2_oci_debug:the_kernel_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 3128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|spird_fifo_in_ready " "Destination node cpu_top:cpu_topEx01\|spird_fifo_in_ready" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 69 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|spird_fifo_in_ready" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 6883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_top:cpu_topEx01\|laser_fifo_in_ready " "Destination node cpu_top:cpu_topEx01\|laser_fifo_in_ready" {  } { { "../hdl/cpu_top.v" "" { Text "E:/work/SingleScan/hdl/cpu_top.v" 61 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu_top:cpu_topEx01\|laser_fifo_in_ready" } } } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 6881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472067 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573804472067 ""}  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 80932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 80956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:compare_region\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 79041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573804472068 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 79921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 84017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_s6j:auto_generated\|counter_reg_bit\[0\]~1 " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_s6j:auto_generated\|counter_reg_bit\[0\]~1" {  } { { "db/cntr_s6j.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/cntr_s6j.tdf" 40 17 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 84040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:rx\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 82985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573804472068 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 83397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pos_buffer:pos_bufferEx01\|Equal3~10  " "Automatically promoted node pos_buffer:pos_bufferEx01\|Equal3~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pos_buffer:pos_bufferEx01\|time_out_cnt\[7\]~40 " "Destination node pos_buffer:pos_bufferEx01\|time_out_cnt\[7\]~40" {  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 47881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573804472068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573804472068 ""}  } { { "../hdl/pos_buffer.v" "" { Text "E:/work/SingleScan/hdl/pos_buffer.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 46654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu_top:cpu_topEx01\|kernel:kernelEx01\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573804472069 ""}  } { { "db/ip/kernel/submodules/altera_reset_controller.v" "" { Text "E:/work/SingleScan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 47962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573804472069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573804475602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573804475643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573804475646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573804475711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573804475796 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573804475875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573804477688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1573804477730 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1573804477730 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573804477730 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 0 34 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 0 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1573804477975 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1573804477975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573804477975 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 4 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 40 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 42 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 41 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 1 48 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 39 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 2 0 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 34 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use 2.5V 8 0 " "I/O bank number 9 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1573804477976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1573804477976 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573804477976 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1573804478246 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 300 -1 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 23214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1573804478246 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1573804478246 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP_SR" "altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 0 " "PLL \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|altpll:pll0\|altpll_dk81:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 270 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 981 0 0 } } { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 72 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 211 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 14 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1573804478305 ""}  } { { "db/altpll_dk81.tdf" "" { Text "E:/work/SingleScan/fpga_project/db/altpll_dk81.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 270 0 0 } } { "../ip/altgx/ALTGX.v" "" { Text "E:/work/SingleScan/ip/altgx/ALTGX.v" 981 0 0 } } { "../hdl/altgx_drive.v" "" { Text "E:/work/SingleScan/hdl/altgx_drive.v" 72 0 0 } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 211 0 0 } }  } 1 15057 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1573804478305 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1573804481319 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:07 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:07" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1573804487966 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "motor_direction " "Node \"motor_direction\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "motor_direction" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573804488406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573804488406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573804488406 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1573804488406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573804488406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573804488593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573804493679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573804508370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573804508723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573804695904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:08 " "Fitter placement operations ending: elapsed time is 00:03:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573804695904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573804700383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X58_Y11 X69_Y21 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y11 to location X69_Y21" {  } { { "loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X58_Y11 to location X69_Y21"} { { 12 { 0 ""} 58 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573804724557 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573804724557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:57 " "Fitter routing operations ending: elapsed time is 00:00:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573804759816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 40.72 " "Total time spent on timing analysis during the Fitter is 40.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573804760910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573804762087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573804764712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573804764726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573804768251 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573804773544 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573804778050 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "epcq32_data0 2.5 V K4 " "Pin epcq32_data0 uses I/O standard 2.5 V at K4" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { epcq32_data0 } } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcq32_data0" } } } } { "../hdl/SingleScan.v" "" { Text "E:/work/SingleScan/hdl/SingleScan.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/work/SingleScan/fpga_project/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1573804778302 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1573804778302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/SingleScan/fpga_project/output_files/SingleScan.fit.smsg " "Generated suppressed messages file E:/work/SingleScan/fpga_project/output_files/SingleScan.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573804780231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1910 " "Peak virtual memory: 1910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573804786794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:59:46 2019 " "Processing ended: Fri Nov 15 15:59:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573804786794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:35 " "Elapsed time: 00:05:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573804786794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:24 " "Total CPU time (on all processors): 00:08:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573804786794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573804786794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573804790178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573804790229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:59:50 2019 " "Processing started: Fri Nov 15 15:59:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573804790229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573804790229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573804790229 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573804798029 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573804798151 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "E:/work/SingleScan4.05/fpga_project/kernel.sopcinfo " "The file, E:/work/SingleScan4.05/fpga_project/kernel.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1573804798254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573804798813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:59:58 2019 " "Processing ended: Fri Nov 15 15:59:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573804798813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573804798813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573804798813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573804798813 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573804799837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573804800576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573804800599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 16:00:00 2019 " "Processing started: Fri Nov 15 16:00:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573804800599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573804800599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleScan -c SingleScan " "Command: quartus_sta SingleScan -c SingleScan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573804800599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1573804800679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573804801820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804801881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804801881 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "The Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573804802932 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2m1 " "Entity dcfifo_v2m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1573804803577 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1573804803577 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleScan.out.sdc " "Reading SDC File: 'SingleScan.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573804803897 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573804803897 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573804804014 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Reading SDC File: 'e:/work/singlescan/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573804804045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573804804048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc " "Synopsys Design Constraints File file not found: 'e:/work/singlescan4.05/fpga_project/db/ip/kernel/submodules/kernel_nios2_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573804804048 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804804161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804804161 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804804161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804804161 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804804226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804804226 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804804226 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573804804226 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1573804804534 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573804804543 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1573804804617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573804805390 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573804805390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.028 " "Worst-case setup slack is -1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.028             -84.284 rx_clkout  " "   -1.028             -84.284 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.852               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.913               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.913               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.755               0.000 n/a  " "   11.755               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.427               0.000 osc_clk  " "   15.427               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.425               0.000 altera_reserved_tck  " "   40.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804805392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.316               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 rx_clkout  " "    0.319               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 osc_clk  " "    0.403               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.597               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.213               0.000 n/a  " "    5.213               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804805553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.558 " "Worst-case recovery slack is -3.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.558              -7.116 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.558              -7.116 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.948               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.948               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.960               0.000 rx_clkout  " "    1.960               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.705               0.000 osc_clk  " "   15.705               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.436               0.000 altera_reserved_tck  " "   44.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804805624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.996 " "Worst-case removal slack is 0.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 altera_reserved_tck  " "    0.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.569               0.000 osc_clk  " "    3.569               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.160               0.000 rx_clkout  " "    4.160               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.590               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.590               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.231               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.231               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804805681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.500 " "Worst-case minimum pulse width slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.584               0.000 rx_clkout  " "    3.584               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.529               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.529               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.608               0.000 osc_clk  " "    9.608               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.707               0.000 altera_reserved_tck  " "   49.707               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804805699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804805699 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 143 synchronizer chains. " "Report Metastability: Found 143 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 143 " "Number of Synchronizer Chains Found: 143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.136 ns " "Worst Case Available Settling Time: 8.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804806508 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573804806508 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1573804806518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573804806617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573804810266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804811373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804811373 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804811373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804811373 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804811429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804811429 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804811429 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573804811429 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1573804811429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.320 " "Worst-case setup slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 rx_clkout  " "    0.320               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.719               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.046               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.046               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.723               0.000 n/a  " "   12.723               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.904               0.000 osc_clk  " "   15.904               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.302               0.000 altera_reserved_tck  " "   41.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804811882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804811882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 rx_clkout  " "    0.316               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 osc_clk  " "    0.332               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 altera_reserved_tck  " "    0.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.528               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.495               0.000 n/a  " "    4.495               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804812037 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573804812091 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573804812091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.356 " "Worst-case recovery slack is -2.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356              -4.712 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.356              -4.712 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.754               0.000 rx_clkout  " "    2.754               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.239               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.239               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.251               0.000 osc_clk  " "   16.251               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.038               0.000 altera_reserved_tck  " "   45.038               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804812095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.867 " "Worst-case removal slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 altera_reserved_tck  " "    0.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.030               0.000 osc_clk  " "    3.030               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.539               0.000 rx_clkout  " "    3.539               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.861               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.861               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.127               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.127               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804812145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.500 " "Worst-case minimum pulse width slack is 1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.500               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.615               0.000 rx_clkout  " "    3.615               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.564               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.564               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 osc_clk  " "    9.630               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.696               0.000 altera_reserved_tck  " "   49.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804812164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804812164 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 143 synchronizer chains. " "Report Metastability: Found 143 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 143 " "Number of Synchronizer Chains Found: 143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.916 ns " "Worst Case Available Settling Time: 8.916 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804813024 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573804813024 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1573804813051 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Node: cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\] " "Latch cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|laser_fifo_in_data\[21\] is being clocked by cpu_top:cpu_topEx01\|update2nios:update2niosEx01\|cs\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804813740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804813740 "|SingleScan|cpu_top:cpu_topEx01|update2nios:update2niosEx01|cs[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_module:rst_moduleEx01\|rst_n_r " "Node: rst_module:rst_moduleEx01\|rst_n_r was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 rst_module:rst_moduleEx01\|rst_n_r " "Latch Ranging_distance:Ranging_distanceEx01\|adt7301_top:adt7301_topEx01\|INITIAL_COUNT\[9\]~17 is being clocked by rst_module:rst_moduleEx01\|rst_n_r" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1573804813740 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1573804813740 "|SingleScan|rst_module:rst_moduleEx01|rst_n_r"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804813785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0  from: recoveredclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804813785 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout " "Cell: altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0  from: localrefclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573804813785 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573804813785 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1573804813786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.505 " "Worst-case setup slack is 3.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.505               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.505               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.783               0.000 rx_clkout  " "    3.783               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.533               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.533               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.861               0.000 n/a  " "   15.861               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.845               0.000 osc_clk  " "   17.845               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.633               0.000 altera_reserved_tck  " "   45.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804813965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804813965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 rx_clkout  " "    0.117               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.120               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 osc_clk  " "    0.172               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.252               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 n/a  " "    2.655               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804814120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.164 " "Worst-case recovery slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.164               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.112               0.000 rx_clkout  " "    5.112               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.932               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.932               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.842               0.000 osc_clk  " "   17.842               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.348               0.000 altera_reserved_tck  " "   47.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804814188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.465 " "Worst-case removal slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 altera_reserved_tck  " "    0.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.784               0.000 osc_clk  " "    1.784               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.006               0.000 rx_clkout  " "    2.006               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.258               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.258               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.195               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.195               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804814245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.773 " "Worst-case minimum pulse width slack is 1.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.773               0.000 laser_send_topEx01\|n1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|rx_pma_clockout\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\]  " "    2.000               0.000 altgx_drive:altgx_driveEx01\|ALTGX:ALTGXEx01\|ALTGX_alt_c3gxb:ALTGX_alt_c3gxb_component\|tx_localrefclk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 rx_clkout  " "    3.746               0.000 rx_clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|receive_pcs0\|recoveredclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk  " "    4.000               0.000 altgx_driveEx01\|ALTGXEx01\|ALTGX_alt_c3gxb_component\|transmit_pcs0\|localrefclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.747               0.000 pll_100mEx01\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 osc_clk  " "    9.731               0.000 osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.411               0.000 altera_reserved_tck  " "   49.411               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573804814270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573804814270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 143 synchronizer chains. " "Report Metastability: Found 143 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 143 " "Number of Synchronizer Chains Found: 143" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.965" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.025 ns " "Worst Case Available Settling Time: 12.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573804815185 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573804815185 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573804815688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573804815690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573804816029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 16:00:16 2019 " "Processing ended: Fri Nov 15 16:00:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573804816029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573804816029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573804816029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573804816029 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 450 s " "Quartus Prime Full Compilation was successful. 0 errors, 450 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573804817677 ""}
