
---------- Begin Simulation Statistics ----------
final_tick                               47149252676308144                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291892                       # Simulator instruction rate (inst/s)
host_mem_usage                                1940696                       # Number of bytes of host memory used
host_op_rate                                   370141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   998.94                       # Real time elapsed on the host
host_tick_rate                              697846113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   291583849                       # Number of instructions simulated
sim_ops                                     369749999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.697110                       # Number of seconds simulated
sim_ticks                                697109740236                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            19.146601                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  33317                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              174010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              5824                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            36655                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           101449                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2992                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           4405                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1413                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 238412                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  61883                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          221                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     623860                       # Number of instructions committed
system.cpu0.committedOps                       824627                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.716052                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued          143                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified          153                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           67                       # number of prefetches that crossed the page
system.cpu0.discardedOps                       118053                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       306486                       # DTB accesses
system.cpu0.dtb.align_faults                        2                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           305208                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1278                       # DTB misses
system.cpu0.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  164707                       # DTB read accesses
system.cpu0.dtb.read_hits                      163761                       # DTB read hits
system.cpu0.dtb.read_misses                       946                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean       142086                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 142086.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::131072-147455            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1278                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1278                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1279                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1278                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1278    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1278                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1278                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1278                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 141779                       # DTB write accesses
system.cpu0.dtb.write_hits                     141447                       # DTB write hits
system.cpu0.dtb.write_misses                      332                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            627641                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           158878                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           45036                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        1039207                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.269103                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       345585                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           345584                       # DTB hits
system.cpu0.itb.inst_accesses                  345585                       # ITB inst accesses
system.cpu0.itb.inst_hits                      345584                       # ITB inst hits
system.cpu0.itb.inst_misses                         1                       # ITB inst misses
system.cpu0.itb.misses                              1                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        27132                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 27132.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::26624-28671            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        1                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     138                       # number of quiesce instructions executed
system.cpu0.numCycles                         2318296                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      138                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 536930     65.11%     65.11% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   485      0.06%     65.17% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     61      0.01%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::MemRead                147413     17.88%     83.05% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               139738     16.95%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  824627                       # Class of committed instruction
system.cpu0.quiesceCycles                   970283433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                        1279089                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            27.063245                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  42410                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              156707                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect              1775                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            24783                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           114913                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              1594                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           2303                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             709                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 196151                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  32719                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          387                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     558735                       # Number of instructions committed
system.cpu1.committedOps                       678141                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              3.569708                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         1494                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         1429                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified         4532                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          298                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          328                       # number of prefetches that crossed the page
system.cpu1.discardedOps                        79742                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                       238357                       # DTB accesses
system.cpu1.dtb.align_faults                        4                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                           237125                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                           1232                       # DTB misses
system.cpu1.dtb.perms_faults                      109                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    31                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                  137797                       # DTB read accesses
system.cpu1.dtb.read_hits                      136759                       # DTB read hits
system.cpu1.dtb.read_misses                      1038                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples          110                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 33025.745455                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 21026.779039                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 46920.141143                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383           59     53.64%     53.64% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767           35     31.82%     85.45% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-49151            2      1.82%     87.27% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-114687            4      3.64%     90.91% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::114688-131071            5      4.55%     95.45% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.91%     96.36% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::212992-229375            4      3.64%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total          110                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K          110    100.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total          110                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         1232                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         1232                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data          110                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total          110                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total         1342                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples         1232                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0           1232    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total         1232                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                     1232                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                 1232                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3          110                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                 100560                       # DTB write accesses
system.cpu1.dtb.write_hits                     100366                       # DTB write hits
system.cpu1.dtb.write_misses                      194                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            507332                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           137551                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           42712                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                17                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        1007731                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.280135                       # IPC: instructions per cycle
system.cpu1.itb.accesses                       268430                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                           268299                       # DTB hits
system.cpu1.itb.inst_accesses                  268430                       # ITB inst accesses
system.cpu1.itb.inst_hits                      268299                       # ITB inst hits
system.cpu1.itb.inst_misses                       131                       # ITB inst misses
system.cpu1.itb.misses                            131                       # DTB misses
system.cpu1.itb.perms_faults                      162                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples          107                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 33311.102804                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 20664.509039                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 42322.718715                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-16383           67     62.62%     62.62% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-32767           21     19.63%     82.24% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-49151            1      0.93%     83.18% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::49152-65535            1      0.93%     84.11% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-114687            5      4.67%     88.79% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::114688-131071           10      9.35%     98.13% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::180224-196607            1      0.93%     99.07% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::212992-229375            1      0.93%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total          107                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K          107    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total          107                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst          131                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total          131                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          107                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total          107                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total          238                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples          131                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0            131    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total          131                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                      131                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                  131                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3          107                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.numCycles                         1994521                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       19                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  1      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 453410     66.86%     66.86% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   587      0.09%     66.95% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                    134      0.02%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     5      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     4      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     4      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    4      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     66.97% # Class of committed instruction
system.cpu1.op_class_0::MemRead                124708     18.39%     85.36% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                99284     14.64%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                  678141                       # Class of committed instruction
system.cpu1.quiesceCycles                   974548657                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                         986790                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            27.979666                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  42216                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              150881                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect              1717                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            25963                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           107680                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              1669                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           3123                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1454                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 187113                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  31649                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          563                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                     502273                       # Number of instructions committed
system.cpu2.committedOps                       632561                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              5.006927                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         1826                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         1355                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         4634                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          120                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          382                       # number of prefetches that crossed the page
system.cpu2.discardedOps                        87428                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       234949                       # DTB accesses
system.cpu2.dtb.align_faults                        6                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                     176                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           233767                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1182                       # DTB misses
system.cpu2.dtb.perms_faults                      140                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    42                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  123982                       # DTB read accesses
system.cpu2.dtb.read_hits                      122988                       # DTB read hits
system.cpu2.dtb.read_misses                       994                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          174                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 50193.379310                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 30250.967491                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 55907.688759                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-32767          117     67.24%     67.24% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-65535            7      4.02%     71.26% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::65536-98303            1      0.57%     71.84% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-131071           40     22.99%     94.83% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-163839            3      1.72%     96.55% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::163840-196607            1      0.57%     97.13% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-229375            1      0.57%     97.70% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::229376-262143            2      1.15%     98.85% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-294911            1      0.57%     99.43% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::294912-327679            1      0.57%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          174                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          172     98.85%     98.85% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            2      1.15%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          174                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1182                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1182                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          174                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          174                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1356                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1182                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1182    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1182                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1182                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1182                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          172                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 110967                       # DTB write accesses
system.cpu2.dtb.write_hits                     110779                       # DTB write hits
system.cpu2.dtb.write_misses                      188                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions            477699                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           121359                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           47263                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                        1531604                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.199723                       # IPC: instructions per cycle
system.cpu2.itb.accesses                       261898                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                     265                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                           261587                       # DTB hits
system.cpu2.itb.inst_accesses                  261898                       # ITB inst accesses
system.cpu2.itb.inst_hits                      261587                       # ITB inst hits
system.cpu2.itb.inst_misses                       311                       # ITB inst misses
system.cpu2.itb.misses                            311                       # DTB misses
system.cpu2.itb.perms_faults                      148                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          311                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 38900.372990                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 23110.292911                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 48345.313864                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767          248     79.74%     79.74% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535            3      0.96%     80.71% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071           46     14.79%     95.50% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839            6      1.93%     97.43% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607            2      0.64%     98.07% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375            4      1.29%     99.36% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::229376-262143            1      0.32%     99.68% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911            1      0.32%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          311                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          309     99.36%     99.36% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            2      0.64%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          311                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          311                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          311                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          311                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          311                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total          622                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          311                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            311    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          311                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      311                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  311                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          309                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu2.numCycles                         2514844                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       26                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                 411942     65.12%     65.12% # Class of committed instruction
system.cpu2.op_class_0::IntMult                   611      0.10%     65.22% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    170      0.03%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu2.op_class_0::MemRead                110244     17.43%     82.67% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               109594     17.33%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                  632561                       # Class of committed instruction
system.cpu2.quiesceCycles                   972992435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                         983240                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            17.639639                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13003158                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73715558                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect             68792                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         13262217                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         50203231                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41581                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          71686                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           30105                       # Number of indirect misses.
system.cpu3.branchPred.lookups               93216310                       # Number of BP lookups
system.cpu3.branchPred.usedRAS               15806367                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4380                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                  274447053                       # Number of instructions committed
system.cpu3.committedOps                    348916289                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              3.546037                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued        15619                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit         4744                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified        24916                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull          629                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage         2856                       # number of prefetches that crossed the page
system.cpu3.discardedOps                     86549557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                     76171680                       # DTB accesses
system.cpu3.dtb.align_faults                        5                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                      11                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                         76130684                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                          40996                       # DTB misses
system.cpu3.dtb.perms_faults                      196                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                   477                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                37618784                       # DTB read accesses
system.cpu3.dtb.read_hits                    37581250                       # DTB read hits
system.cpu3.dtb.read_misses                     37534                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples        18320                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 27157.605786                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 17932.373527                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 33606.231816                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767        16018     87.43%     87.43% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535            9      0.05%     87.48% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303            8      0.04%     87.53% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::98304-131071         2125     11.60%     99.13% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839           63      0.34%     99.47% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::163840-196607           21      0.11%     99.59% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::196608-229375           45      0.25%     99.83% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::229376-262143           26      0.14%     99.97% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::294912-327679            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::327680-360447            4      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total        18320                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K        18287     99.82%     99.82% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M           33      0.18%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total        18320                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data        40996                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total        40996                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data        18320                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total        18320                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total        59316                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples        40996                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0          40996    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total        40996                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                    40996                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                40996                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level2           33                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3        18287                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses               38552896                       # DTB write accesses
system.cpu3.dtb.write_hits                   38549434                       # DTB write hits
system.cpu3.dtb.write_misses                     3462                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions         547815312                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions         11212705                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions         3701325                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                      431695211                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.282005                       # IPC: instructions per cycle
system.cpu3.itb.accesses                    160828152                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      3                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                140                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                        160753013                       # DTB hits
system.cpu3.itb.inst_accesses               160828152                       # ITB inst accesses
system.cpu3.itb.inst_hits                   160753013                       # ITB inst hits
system.cpu3.itb.inst_misses                     75139                       # ITB inst misses
system.cpu3.itb.misses                          75139                       # DTB misses
system.cpu3.itb.perms_faults                      729                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples        69927                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 24655.386846                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 15038.452569                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 36969.861583                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-65535        60879     87.06%     87.06% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::65536-131071         8396     12.01%     99.07% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::131072-196607          187      0.27%     99.34% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::196608-262143          269      0.38%     99.72% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::262144-327679          176      0.25%     99.97% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::327680-393215           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::393216-458751            7      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total        69927                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K        69610     99.55%     99.55% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M          317      0.45%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total        69927                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst        75139                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total        75139                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst        69927                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total        69927                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total       145066                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples        75139                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0          75139    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total        75139                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                    75139                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                75139                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level2          317                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksLongTerminationLevel::Level3        69610                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     292                       # number of quiesce instructions executed
system.cpu3.numCycles                       973199393                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                      292                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu              274438637     78.65%     78.65% # Class of committed instruction
system.cpu3.op_class_0::IntMult               1863457      0.53%     79.19% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                   3105      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc             720      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::MemRead              34115952      9.78%     88.97% # Class of committed instruction
system.cpu3.op_class_0::MemWrite             38494418     11.03%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total               348916289                       # Class of committed instruction
system.cpu3.quiesceCycles                     1579876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                      541504182                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4669354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8908931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        14082048                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         3438                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              3438                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests       325399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26623                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5191000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43956                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10800856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          70579                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2573                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5250913                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2246                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       160383                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            3203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9189716                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40637                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5248922                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       218688                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       112425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        23730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        71518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        26067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        40199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     14830989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       853083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        39087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        25591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16099116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       573524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1525696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       825668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         5568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1597632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1226064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        12096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         9024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    316394432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     20669679                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       824064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       546560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              346612631                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4072636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2374528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9581824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051943                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.329688                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9286155     96.91%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 165804      1.73%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  63295      0.66%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  63788      0.67%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1607      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     22      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    682      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    446      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     25      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9581824                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy            197064                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy         7917646812                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          53809320                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           388415                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           406264                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        452741980                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      10590548055                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19641233                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          80881641                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              6426                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         28475709                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          17994146                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           560805                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          51368213                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          25828116                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            334865                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         18761757                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2442                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2442                       # Transaction distribution
system.iobus.trans_dist::WriteReq              221683                       # Transaction distribution
system.iobus.trans_dist::WriteResp             221683                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       441646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       441646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  448250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     14088376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     14088376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 14092059                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           158232396                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5854446                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             3536443                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           842039594                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.1                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         220823                       # number of demand (read+write) misses
system.iocache.demand_misses::total            220823                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        220823                       # number of overall misses
system.iocache.overall_misses::total           220823                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  24924007952                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  24924007952                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  24924007952                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  24924007952                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       220823                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          220823                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       220823                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         220823                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 112868.713639                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 112868.713639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 112868.713639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 112868.713639                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         17068                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  528                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.325758                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         220016                       # number of writebacks
system.iocache.writebacks::total               220016                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       220823                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       220823                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       220823                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       220823                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  17036667809                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  17036667809                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  17036667809                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  17036667809                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 77150.785059                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77150.785059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 77150.785059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77150.785059                       # average overall mshr miss latency
system.iocache.replacements                    220823                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           791                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              791                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     78173111                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     78173111                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          791                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            791                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 98828.206068                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 98828.206068                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          791                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          791                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     49934411                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     49934411                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 63128.206068                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63128.206068                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  24845834841                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  24845834841                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 112919.188304                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 112919.188304                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  16986733398                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  16986733398                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 77201.195272                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 77201.195272                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 220823                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               220823                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1987407                       # Number of tag accesses
system.iocache.tags.data_accesses             1987407                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2573                       # Transaction distribution
system.membus.trans_dist::ReadResp            4040534                       # Transaction distribution
system.membus.trans_dist::WriteReq               2246                       # Transaction distribution
system.membus.trans_dist::WriteResp              2246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       249802                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3989194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1964                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13075                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4037961                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        221462                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          159                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       441646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       441646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12121689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12131327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12572973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    261096320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    261106071                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               275187095                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2833                       # Total snoops (count)
system.membus.snoopTraffic                      76288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4279314                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000372                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019290                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4277721     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1593      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4279314                       # Request fanout histogram
system.membus.reqLayer7.occupancy          7213380553                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3537155                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1597093                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy        17214264615                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3172231                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                 51                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    26742852506.653847                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   129150028293.332932                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           13     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           12     46.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6.5e+11-7e+11            1      3.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 659887974904                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             26                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     2103877406                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 695314165173                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       236459                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          236459                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       236459                       # number of overall hits
system.cpu2.icache.overall_hits::total         236459                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24962                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24962                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24962                       # number of overall misses
system.cpu2.icache.overall_misses::total        24962                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    822288096                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    822288096                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    822288096                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    822288096                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       261421                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       261421                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       261421                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       261421                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.095486                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.095486                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.095486                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.095486                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32941.595064                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32941.595064                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32941.595064                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32941.595064                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24962                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24962                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24962                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24962                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    804464514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    804464514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    804464514                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    804464514                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.095486                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.095486                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.095486                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.095486                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 32227.566461                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32227.566461                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 32227.566461                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32227.566461                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24963                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       236459                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         236459                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24962                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24962                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    822288096                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    822288096                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       261421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       261421                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.095486                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.095486                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32941.595064                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32941.595064                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24962                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24962                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    804464514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    804464514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.095486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.095486                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 32227.566461                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32227.566461                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             260202                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24963                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.423507                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           547805                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          547805                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker          742                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total          742                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker          742                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total          742                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          189                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          189                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          189                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          189                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      9314130                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      9314130                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      9314130                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      9314130                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker          931                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          931                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker          931                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          931                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.203008                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.203008                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.203008                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.203008                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 49281.111111                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 49281.111111                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 49281.111111                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 49281.111111                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          189                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          189                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      8774346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      8774346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      8774346                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      8774346                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.203008                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.203008                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.203008                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.203008                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 46425.111111                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 46425.111111                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 46425.111111                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 46425.111111                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          178                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker          742                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total          742                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          189                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          189                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      9314130                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      9314130                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker          931                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          931                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.203008                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.203008                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 49281.111111                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 49281.111111                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          189                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      8774346                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      8774346                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.203008                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.203008                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 46425.111111                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 46425.111111                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.998980                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         1006                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          189                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     5.322751                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.998980                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.999936                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses         7637                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses         7637                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2182                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2182                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2182                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2182                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          181                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          181                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          181                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      9065658                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      9065658                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      9065658                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      9065658                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         2363                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         2363                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         2363                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         2363                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.076598                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.076598                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.076598                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.076598                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 50086.508287                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 50086.508287                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 50086.508287                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 50086.508287                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::.writebacks            4                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            4                       # number of writebacks
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          181                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          181                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      8548722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      8548722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      8548722                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      8548722                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.076598                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.076598                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.076598                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.076598                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 47230.508287                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47230.508287                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 47230.508287                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47230.508287                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          124                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2182                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2182                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          181                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      9065658                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      9065658                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         2363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         2363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.076598                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.076598                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 50086.508287                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 50086.508287                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          181                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      8548722                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      8548722                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.076598                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.076598                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker 47230.508287                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47230.508287                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.997920                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         1049                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          181                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     5.795580                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.997920                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.999870                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        19085                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        19085                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       205566                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          205566                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       208281                       # number of overall hits
system.cpu2.dcache.overall_hits::total         208281                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        13725                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13725                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        14270                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14270                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    801688482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    801688482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    801688482                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    801688482                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       219291                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       219291                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       222551                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       222551                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.062588                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.062588                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.064120                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.064120                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 58410.818361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 58410.818361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 56179.991731                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56179.991731                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.892857                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches              650                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.writebacks::.writebacks         5854                       # number of writebacks
system.cpu2.dcache.writebacks::total             5854                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3544                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3544                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3544                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        10181                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        10181                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        10700                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher         1649                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        12349                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           36                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    531454476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    531454476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    552795222                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    144358331                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    697153553                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       742560                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       742560                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046427                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046427                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048079                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055488                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 52200.616442                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52200.616442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 51663.104860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 87542.953911                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 56454.251599                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 20626.666667                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 20626.666667                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 11964                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       107964                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         107964                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         6542                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6542                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    304748766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    304748766                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       114506                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       114506                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.057132                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057132                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 46583.424946                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46583.424946                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          139                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         6403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6403                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           22                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           22                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    293106282                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    293106282                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       742560                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       742560                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055918                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055918                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 45776.398876                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45776.398876                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 33752.727273                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33752.727273                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        97573                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         97573                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         6276                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         6276                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    446298552                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    446298552                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       103849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       103849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.060434                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060434                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71111.942639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71111.942639                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         2849                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2849                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         3427                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         3427                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data           14                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    231508074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    231508074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.033000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 67554.150569                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67554.150569                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data            8                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            8                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          133                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.939850                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.939850                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data          125                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          125                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data      9104214                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      9104214                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.939850                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.939850                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 72833.712000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 72833.712000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data         2707                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total         2707                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          420                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          420                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data         3127                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total         3127                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.134314                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.134314                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          394                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          394                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data     12236532                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total     12236532                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.125999                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.125999                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data 31057.187817                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 31057.187817                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher         1649                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total         1649                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher    144358331                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total    144358331                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 87542.953911                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 87542.953911                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data           29                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total           29                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data          907                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total          907                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     50641164                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     50641164                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data          936                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total          936                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.969017                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.969017                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 55833.697905                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 55833.697905                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          556                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          556                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          351                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          351                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data      6840120                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total      6840120                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.375000                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 19487.521368                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 19487.521368                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2509                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2509                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          330                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          330                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      9762522                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      9762522                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         2839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.116238                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.116238                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29583.400000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29583.400000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          269                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          269                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           61                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1677186                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1677186                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.021486                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.021486                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 27494.852459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27494.852459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2835                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2835                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2835                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2835                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data      8022504                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total      8022504                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data         1920                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         1920                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data      5481094                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total      5481094                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  2854.736458                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  2854.736458                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          222.604208                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             232293                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12169                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.088914                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   221.517116                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher     1.087091                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865301                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.004246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869548                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           472442                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          472442                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                584                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8083419.344710                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   80474973.582828                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows          266     90.78%     90.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           27      9.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1248636774                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            293                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   694864152064                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   2368441868                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst    155749079                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       155749079                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    155749079                       # number of overall hits
system.cpu3.icache.overall_hits::total      155749079                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst      4943663                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       4943663                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst      4943663                       # number of overall misses
system.cpu3.icache.overall_misses::total      4943663                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst 326801291460                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 326801291460                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst 326801291460                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 326801291460                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst    160692742                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    160692742                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    160692742                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    160692742                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.030765                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.030765                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.030765                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.030765                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66105.090792                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66105.090792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66105.090792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66105.090792                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst      4943663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      4943663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst      4943663                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      4943663                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst 323271516078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 323271516078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst 323271516078                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 323271516078                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030765                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030765                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.replacements               4943663                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst    155749079                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      155749079                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst      4943663                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      4943663                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst 326801291460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 326801291460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    160692742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    160692742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.030765                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.030765                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66105.090792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66105.090792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst      4943663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      4943663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst 323271516078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 323271516078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65391.090792                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          160692252                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          4943663                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.504694                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        326329147                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       326329147                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker       211785                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total       211785                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker       211785                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total       211785                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker        13281                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total        13281                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker        13281                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total        13281                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker   1027533822                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total   1027533822                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker   1027533822                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total   1027533822                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker       225066                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total       225066                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker       225066                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total       225066                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.059009                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.059009                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::.writebacks           73                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           73                       # number of writebacks
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker        13281                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total        13281                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker        13281                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total        13281                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    989603286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    989603286                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.059009                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.059009                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements        13003                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker       211785                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total       211785                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker        13281                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total        13281                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker   1027533822                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total   1027533822                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker       225066                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total       225066                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.059009                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 77368.708832                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker        13281                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total        13281                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    989603286                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.059009                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 74512.708832                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse    15.993863                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs       225038                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs        13281                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    16.944357                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker    15.993863                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker     0.999616                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses      1813809                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses      1813809                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker       106722                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       106722                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker       106722                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       106722                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker         8752                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         8752                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker         8752                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         8752                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker    438087552                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    438087552                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker    438087552                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    438087552                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker       115474                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       115474                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker       115474                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       115474                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.075792                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.075792                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::.writebacks          249                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total          249                       # number of writebacks
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker         8752                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         8752                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker         8752                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         8752                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    413091840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    413091840                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.075792                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.075792                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements         8548                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker       106722                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       106722                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker         8752                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         8752                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker    438087552                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    438087552                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker       115474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       115474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.075792                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 50055.707495                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker         8752                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         8752                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    413091840                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.075792                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47199.707495                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.993910                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       115630                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         8752                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    13.211837                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.993910                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.999619                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses       932544                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses       932544                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     71756975                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        71756975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     71855604                       # number of overall hits
system.cpu3.dcache.overall_hits::total       71855604                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       217683                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        217683                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       225163                       # number of overall misses
system.cpu3.dcache.overall_misses::total       225163                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   7524808158                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7524808158                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   7524808158                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7524808158                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     71974658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     71974658                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     72080767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     72080767                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.003024                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003024                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.003124                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003124                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 34567.734541                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34567.734541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 33419.381328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33419.381328                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches             4242                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.writebacks::.writebacks       116377                       # number of writebacks
system.cpu3.dcache.writebacks::total           116377                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        25850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        25850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        25850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        25850                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       191833                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       191833                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       198944                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.dcache.prefetcher        12201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       211145                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data         3199                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3199                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6334655124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6334655124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6481606320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    538866705                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7020473025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data    162060150                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    162060150                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.002760                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 33021.717452                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33021.717452                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 32580.054287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 44165.781903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33249.534798                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 50659.628009                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 50659.628009                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                209243                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     33626968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33626968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       163369                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       163369                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   5424717102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5424717102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     33790337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     33790337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.004835                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004835                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 33205.302732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33205.302732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         3379                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3379                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       159990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       159990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data         1495                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         1495                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   5214895350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5214895350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data    162060150                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    162060150                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 32595.133133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32595.133133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 108401.438127                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 108401.438127                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     38129062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      38129062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1968397326                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1968397326                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     38179919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38179919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.001332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 38704.550524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38704.550524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        20862                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        20862                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data         1704                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         1704                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1088559402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1088559402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.000786                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000786                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 36291.361960                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36291.361960                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data           51                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           51                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data          539                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          539                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data          590                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          590                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.913559                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.913559                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.cpu3.data          539                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          539                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.cpu3.data     14971152                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     14971152                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.cpu3.data     0.913559                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.913559                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu3.data 27775.792208                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 27775.792208                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data        98578                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total        98578                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data         6941                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total         6941                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data       105519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total       105519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.065780                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.065780                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data         6572                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total         6572                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data    131980044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total    131980044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.062283                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.062283                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data 20082.173463                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total 20082.173463                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.HardPFReq_mshr_misses::.cpu3.dcache.prefetcher        12201                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_misses::total        12201                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_miss_latency::.cpu3.dcache.prefetcher    538866705                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_latency::total    538866705                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 44165.781903                       # average HardPFReq mshr miss latency
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::total 44165.781903                       # average HardPFReq mshr miss latency
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data          945                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total          945                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data         3457                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         3457                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_miss_latency::.cpu3.data    131693730                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_miss_latency::total    131693730                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data         4402                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total         4402                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.785325                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.785325                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_miss_latency::.cpu3.data 38094.801851                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_avg_miss_latency::total 38094.801851                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_mshr_hits::.cpu3.data         1609                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_hits::total         1609                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_misses::.cpu3.data         1848                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_misses::total         1848                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::.cpu3.data     31200372                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::total     31200372                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::.cpu3.data     0.419809                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::total     0.419809                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu3.data 16883.318182                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::total 16883.318182                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        85763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        85763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         5452                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5452                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     72481710                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     72481710                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        91215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        91215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.059771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.059771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13294.517608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13294.517608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data         4835                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4835                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          617                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          617                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     10035270                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     10035270                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.006764                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16264.619125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16264.619125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        91189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        91189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        24990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        91191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        91191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.000022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.000022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        12495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        23562                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        23562                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        11781                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        11781                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_miss_latency::.cpu3.data      3252984                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_miss_latency::total      3252984                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::.cpu3.data          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_mshr_misses::.cpu3.data       216384                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_misses::total       216384                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::.cpu3.data    309467855                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::total    309467855                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::.cpu3.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu3.data  1430.179010                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1430.179010                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.953910                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           72252467                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           210101                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           343.893970                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   251.281598                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher     4.672313                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981569                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.018251                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.035156                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        145169205                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       145169205                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                276                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5004292848.741007                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   54029079871.047768                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows            1      0.72%      0.72% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          137     98.56%     99.28% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::6e+11-6.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 637406391850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1655160959                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 695596705975                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       308109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          308109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       308109                       # number of overall hits
system.cpu0.icache.overall_hits::total         308109                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        37475                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37475                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        37475                       # number of overall misses
system.cpu0.icache.overall_misses::total        37475                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    786018324                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    786018324                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    786018324                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    786018324                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       345584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       345584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       345584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       345584                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.108440                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.108440                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.108440                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.108440                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20974.471621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20974.471621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20974.471621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20974.471621                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        37475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        37475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        37475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        37475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    759261174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    759261174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    759261174                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    759261174                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108440                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108440                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.replacements                 37475                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       308109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         308109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        37475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    786018324                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    786018324                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       345584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       345584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.108440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.108440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20974.471621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20974.471621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        37475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        37475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    759261174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    759261174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20260.471621                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             279652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            37475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.462362                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           728643                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          728643                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker            2                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total            2                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            1                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        19278                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        19278                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        19278                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        19278                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        16422                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            1                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        19278                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        19278                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        19278                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        19278                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        16422                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs            2                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses           25                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses           25                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1622                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1622                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1622                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1622                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            3                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker       261324                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       261324                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker       261324                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       261324                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1625                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1625                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1625                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1625                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.001846                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.001846                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            3                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       252756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       252756                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.001846                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.001846                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            3                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1622                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1622                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            3                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker       261324                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       261324                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.001846                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        87108                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        87108                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            3                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       252756                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        84252                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            4                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            3                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.333333                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        13003                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        13003                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       285896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          285896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       288052                       # number of overall hits
system.cpu0.dcache.overall_hits::total         288052                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         8853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          8853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         9094                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9094                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    139316394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    139316394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    139316394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    139316394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       294749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       294749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       297146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       297146                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.030036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.030604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15736.630973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15736.630973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15319.594678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15319.594678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches               38                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks         2874                       # number of writebacks
system.cpu0.dcache.writebacks::total             2874                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         8268                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8268                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         8497                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher          116                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8613                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1551                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1551                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    124361664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    124361664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    127293348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      2095459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129388807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    130634154                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    130634154                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.028051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.028595                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15041.323657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15041.323657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14980.975403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 18064.301724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15022.501684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 84225.760155                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 84225.760155                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                  5915                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       149600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         149600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         7227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    121369290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    121369290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       156827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       156827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.046083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16793.868825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16793.868825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         7079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data         1034                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1034                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    113787324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    113787324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    130634154                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    130634154                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16073.926261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16073.926261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 126338.640232                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 126338.640232                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       136295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        136295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     17697204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17697204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       137915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       137915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 10924.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 10924.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          517                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          517                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10488660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10488660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.008592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  8851.189873                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8851.189873                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         2156                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         2156                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          241                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          241                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         2397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         2397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.100542                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.100542                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          229                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          229                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      2931684                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      2931684                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.095536                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.095536                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data 12802.113537                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 12802.113537                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher          116                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total          116                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher      2095459                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total      2095459                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 18064.301724                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 18064.301724                       # average HardPFReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.cpu0.data       249900                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total       249900                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.cpu0.data        41650                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total        41650                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_hits::.cpu0.data            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::total            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_misses::.cpu0.data            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.cpu0.data        85680                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total        85680                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu0.data        21420                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total        21420                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1828554                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1828554                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.112666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.112666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11357.478261                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11357.478261                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            1                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data         2856                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total         2856                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         2856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          212.941615                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             160634                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8092                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.850964                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   205.769289                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     7.172325                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.803786                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.028017                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.831803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.027344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           608060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          608060                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                5470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher           50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               19186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                4137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher          610                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker            57                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker            43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               18863                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                5211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher          329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            73                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           127                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst              984204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              141195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dcache.prefetcher         7086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker          5008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker          3129                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1228315                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33535                       # number of overall hits
system.l2.overall_hits::.cpu0.data               5470                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher           50                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              19186                       # number of overall hits
system.l2.overall_hits::.cpu1.data               4137                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher          610                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker           57                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker           43                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              18863                       # number of overall hits
system.l2.overall_hits::.cpu2.data               5211                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher          329                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           73                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          127                       # number of overall hits
system.l2.overall_hits::.cpu3.inst             984204                       # number of overall hits
system.l2.overall_hits::.cpu3.data             141195                       # number of overall hits
system.l2.overall_hits::.cpu3.dcache.prefetcher         7086                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker         5008                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker         3129                       # number of overall hits
system.l2.overall_hits::total                 1228315                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher           11                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              1875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher          753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              6099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              4601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher         1302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker           64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker           61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst           3959459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             51993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dcache.prefetcher         5028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker         3283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker         9674                       # number of demand (read+write) misses
system.l2.demand_misses::total                4053346                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3940                       # number of overall misses
system.l2.overall_misses::.cpu0.data              507                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher           11                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4654                       # number of overall misses
system.l2.overall_misses::.cpu1.data             1875                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher          753                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker           17                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             6099                       # number of overall misses
system.l2.overall_misses::.cpu2.data             4601                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher         1302                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker           64                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker           61                       # number of overall misses
system.l2.overall_misses::.cpu3.inst          3959459                       # number of overall misses
system.l2.overall_misses::.cpu3.data            51993                       # number of overall misses
system.l2.overall_misses::.cpu3.dcache.prefetcher         5028                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker         3283                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker         9674                       # number of overall misses
system.l2.overall_misses::total               4053346                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    358418686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     52351185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dtb.walker       230622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    447406658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    195383237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher     77663990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker      2641800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.itb.walker      1864968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    573214891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    474386578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher    138890427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker      6995058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.itb.walker      6551663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst 306282216641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   4707268474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dtb.walker    317687160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.itb.walker    901699889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     314992329493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    358418686                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     52351185                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dtb.walker       230622                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    447406658                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    195383237                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher     77663990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker      2641800                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.itb.walker      1864968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    573214891                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    474386578                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher    138890427                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker      6995058                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.itb.walker      6551663                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst 306282216641                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   4707268474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dtb.walker    317687160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.itb.walker    901699889                       # number of overall miss cycles
system.l2.overall_miss_latency::total    314992329493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           37475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            5977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            6012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         1363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker           80                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            9812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher         1631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst         4943663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          193188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dcache.prefetcher        12114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker         8291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker        12803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5281661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          37475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           5977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           6012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         1363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker           80                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           9812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher         1631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst        4943663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         193188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dcache.prefetcher        12114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker         8291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker        12803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5281661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.105137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.195218                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.311876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.552458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.287500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.283333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.244331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.468916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.467153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.324468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.800916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.269132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.767438                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.105137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.195218                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.311876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.552458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.287500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.283333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.244331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.468916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.467153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.324468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.800916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.269132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.767438                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90969.209645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103256.775148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dtb.walker       115311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96133.789858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104204.393067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 103139.428951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker 114860.869565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.itb.walker       109704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93985.061649                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103105.102804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 106674.675115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker 109297.781250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.itb.walker 107404.311475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 77354.561985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 90536.581347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77711.680546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90969.209645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103256.775148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dtb.walker       115311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96133.789858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104204.393067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 103139.428951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker 114860.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.itb.walker       109704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93985.061649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103105.102804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 106674.675115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker 109297.781250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.itb.walker 107404.311475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 77354.561985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 90536.581347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77711.680546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              40386                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1033                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.095837                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29786                       # number of writebacks
system.l2.writebacks::total                     29786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            774                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.itb.walker           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2908                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           774                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.itb.walker           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2908                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         3314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         1866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher          752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.itb.walker           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         4582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher         1302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.itb.walker           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst      3958704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        51219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dtb.walker         3264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.itb.walker         9636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4050438                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         1866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher          752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.itb.walker           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         4582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher         1302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.itb.walker           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst      3958704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        51219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dtb.walker         3264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.itb.walker         9636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4050438                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1551                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           33                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           36                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data         3199                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4819                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    297293169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     49460200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    407029257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    187800557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher     74763019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker      2559690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.itb.walker      1804278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    528204336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    456590843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher    134234444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker      6766578                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.itb.walker      6333893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst 292106263587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   4465867930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 300323036083                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    297293169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     49460200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    407029257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    187800557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     74763019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker      2559690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.itb.walker      1804278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    528204336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    456590843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    134234444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker      6766578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.itb.walker      6333893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst 292106263587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   4465867930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 300323036083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data    124705812                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       621180                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       614754                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data    153437886                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    279379632                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.182047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.310379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.551724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.287500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.itb.walker     0.283333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.230671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.466979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.467153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.itb.walker     0.324468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.265125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.182047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.310379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.551724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.287500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.itb.walker     0.283333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.230671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.466979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.467153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.itb.walker     0.324468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.265125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.766887                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99919.595960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93785.543088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100643.385316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 99418.908245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 111290.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.itb.walker       106134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91733.993748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99648.809035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 103098.651306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 105727.781250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.itb.walker 103834.311475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 87191.626740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74145.817337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99919.595960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93785.543088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100643.385316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 99418.908245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 111290.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.itb.walker       106134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91733.993748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99648.809035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 103098.651306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 105727.781250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.itb.walker 103834.311475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 87191.626740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74145.817337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 80403.489362                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 18823.636364                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 17076.500000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 47964.328228                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 57974.607180                       # average overall mshr uncacheable latency
system.l2.replacements                        4062679                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data         1034                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           22                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           22                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data         1495                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2573                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data    124705812                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       621180                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       614754                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data    153437886                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    279379632                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 120605.234043                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 28235.454545                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 27943.363636                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 102634.037458                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 108581.279440                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          517                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data           11                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data           14                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data         1704                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2246                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       130597                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130597                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       130597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130597                       # number of WritebackDirty accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks           3203                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 3203                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         3203                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             3203                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        24559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         24559                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  985                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                339                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       214200                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       484092                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       317730                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1382304                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2398326                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1324                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.654545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.360656                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.362573                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.191257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.256042                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7334.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5124.677419                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7898.880000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7074.707965                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           339                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       584766                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1087422                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1009596                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2879562                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5561346                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.654545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.360656                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.362573                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.191257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.256042                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 16243.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16476.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16283.806452                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 16454.640000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16405.150442                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        19278                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        19278                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data        19278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        19278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        15708                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        15708                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        15708                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15708                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            23766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            448                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           2168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          10622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13268                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      3132318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     48536290                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    221272872                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    913877871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1186819351                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         1257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         3525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        34388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.045386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.356404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.615035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.308887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.333107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104410.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108339.933036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102063.132841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 86036.327528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89449.755125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        10622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      3025218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     46936930                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    213533112                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    875957331                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1139452591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.045386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.356404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.615035                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.308887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.333107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100840.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104769.933036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98493.132841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 82466.327528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85879.755125                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst        33535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data         4839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher           50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst        19186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         3328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher          610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker           57                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker           43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst        18863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         3854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher          329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           73                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst       984204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       117429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dcache.prefetcher         7086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker         5008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker         3129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1201752                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst         3940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data          477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst         4654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         1427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher          753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.itb.walker           17                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst         6099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         2433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher         1302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.itb.walker           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst      3959459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        41371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dcache.prefetcher         5028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dtb.walker         3283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.itb.walker         9674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4040078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst    358418686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data     49218867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dtb.walker       230622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst    447406658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    146846947                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher     77663990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker      2641800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.itb.walker      1864968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst    573214891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    253113706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher    138890427                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker      6995058                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.itb.walker      6551663                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst 306282216641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3793390603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dtb.walker    317687160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.itb.walker    901699889                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 313805510142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst        37475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data         5316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst        23840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         4755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         1363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker           80                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst        24962                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         6287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher         1631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst      4943663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       158800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dcache.prefetcher        12114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker         8291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker        12803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5241830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.105137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.089729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.195218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.300105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.552458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.287500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.itb.walker     0.283333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.244331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.386989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.467153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.itb.walker     0.324468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.800916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.260523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.770738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst 90969.209645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103184.207547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dtb.walker       115311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 96133.789858                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102906.059566                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 103139.428951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker 114860.869565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.itb.walker       109704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 93985.061649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104033.582409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 106674.675115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker 109297.781250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.itb.walker 107404.311475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 77354.561985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 91692.021053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77673.131593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.inst          626                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst          314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst          341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.inst          755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.dtb.walker           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.itb.walker           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2908                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst         3314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst         4340                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         1418                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher          752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.itb.walker           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst         5758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         2414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher         1302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.itb.walker           61                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst      3958704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        40597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dtb.walker         3264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.itb.walker         9636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4037170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst    297293169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     46434982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst    407029257                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    140863627                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher     74763019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker      2559690                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.itb.walker      1804278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst    528204336                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    243057731                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher    134234444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker      6766578                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.itb.walker      6333893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst 292106263587                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   3589910599                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 299183583492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.087472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.182047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.298212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.551724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.287500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.itb.walker     0.283333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.230671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.383967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.798283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.467153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.itb.walker     0.324468                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.255649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.770183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99860.176344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 93785.543088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99339.652327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 99418.908245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker 111290.869565                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.itb.walker       106134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 91733.993748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 100686.715410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 103098.651306                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker 105727.781250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.itb.walker 103834.311475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88427.977412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74107.254213                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data          207                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.dcache.prefetcher            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.dcache.prefetcher            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          977                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.dcache.prefetcher            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1286                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          250                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.dcache.prefetcher            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          267                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.dcache.prefetcher            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          854                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.dcache.prefetcher           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1412                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu3.data      1231650                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1231650                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          457                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.dcache.prefetcher           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          351                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.dcache.prefetcher           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1831                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.dcache.prefetcher           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2698                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.547046                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.dcache.prefetcher     0.461538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.760684                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.dcache.prefetcher     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.466412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.dcache.prefetcher     0.718750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.523351                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  1442.213115                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   872.273371                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          250                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.dcache.prefetcher            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          267                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.dcache.prefetcher            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          854                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.dcache.prefetcher           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1412                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        65688                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3953414                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.dcache.prefetcher        94248                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4207602                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.dcache.prefetcher       125664                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     13894439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.dcache.prefetcher       364140                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22705195                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.547046                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.461538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.760684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.466412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.718750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.523351                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        16422                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 15813.656000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15758.808989                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 16269.834895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 15832.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16080.166431                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8191.373685                       # Cycle average of tags in use
system.l2.tags.total_refs                    10531788                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4064394                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.591232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.491103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       26.323679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.672281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher     0.109785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.003688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     0.004818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       16.142703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.870611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher     0.836520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     0.031210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     0.015957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       26.567056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       11.768667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher     2.397000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker     0.188179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker     0.139643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     7874.240003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      145.949860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher    13.334193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker     8.037776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker    22.248955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.961211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.002716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999924                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1093                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.133423                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.010254                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.854858                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  86970639                       # Number of tag accesses
system.l2.tags.data_accesses                 86970639                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        277696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        118912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher        48128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        368576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        293056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        83328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst     253336512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       3263744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dcache.prefetcher       319296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker       208896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker       616704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          259190016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       212096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       277696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       368576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst    253336512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     254194880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15987328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15987328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           1858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher          752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           4579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher         1302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst        3958383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          50996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dcache.prefetcher         4989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker         3264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker         9636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4049844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       249802                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             249802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           304251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            45445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher         1010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker          184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           398353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           170579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher        69039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker         1561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           528720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           420387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher       119534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker         5876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker         5600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst        363409801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          4681822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dcache.prefetcher       458028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker       299660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker       884658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             371806620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       304251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       398353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       528720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst    363409801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        364641125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22933732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22933732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22933732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          304251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           45445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher         1010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker          184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          398353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          170579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher        69039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker         1561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          528720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          420387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher       119534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker         5876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker         5600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst       363409801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         4681822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dcache.prefetcher       458028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker       299660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker       884658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394740352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    499550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      3710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      1504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.itb.walker::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      9148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      2602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.itb.walker::samples       122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples   7916766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     98120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dcache.prefetcher::samples      9840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dtb.walker::samples      6526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.itb.walker::samples     19272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009832024920                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20714                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12323692                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             480256                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4049844                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     249802                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8099688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   499604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4030                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1017677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1014892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1009919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1006648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1013482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1018273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1004201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1010566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             61854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             62210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             61538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80175101756                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60717435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            262327406756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9903.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32403.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    395440                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7351012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  447545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               8099688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               499604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4007528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4012089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   34033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 195007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 194128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       796639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.258156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.065564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.295377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          5785      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       132943     16.69%     17.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        62488      7.84%     25.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        54303      6.82%     32.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        47711      5.99%     38.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383        44870      5.63%     43.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447        41771      5.24%     48.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511        49206      6.18%     55.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575       357562     44.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       796639                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     390.830549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2257.208786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        20005     96.58%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095          155      0.75%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           87      0.42%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           94      0.45%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239          102      0.49%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           66      0.32%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           33      0.16%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           25      0.12%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           45      0.22%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           35      0.17%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527           24      0.12%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575           13      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            9      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            6      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20714                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.117028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.444631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     28.914298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         14015     67.66%     67.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          5467     26.39%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           516      2.49%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            75      0.36%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            34      0.16%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            29      0.14%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             9      0.04%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            13      0.06%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            18      0.09%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            28      0.14%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           37      0.18%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            4      0.02%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            4      0.02%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           17      0.08%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          256      1.24%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            9      0.04%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            3      0.01%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            5      0.02%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            3      0.01%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.02%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.00%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            5      0.02%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            2      0.01%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.00%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.00%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            4      0.02%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           71      0.34%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            6      0.03%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            4      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            5      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            7      0.03%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            2      0.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.00%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            4      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::344-351            7      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359           24      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::360-367            6      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383           11      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              259061056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15985248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               259190016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15987328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       371.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    371.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  697109837340                       # Total gap between requests
system.mem_ctrls.avgGap                     162131.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       212096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        31680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dtb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       277696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       118720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.itb.walker         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       368576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       292736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        83264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.itb.walker         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst    253336512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      3139840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dcache.prefetcher       314880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dtb.walker       208832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.itb.walker       616704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15985248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 304250.518617336871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 45444.781748817666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 1009.884038862615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dtb.walker 183.615279793203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 398353.349511353241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 170303.172008195514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 69039.345202244222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 2111.575717621831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.itb.walker 1560.729878242223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 528720.198164527188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 419928.144887054572                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 119441.739505478356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 5875.688953382486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.itb.walker 5600.266033692682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 363409801.036828517914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 4504082.813327262178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dcache.prefetcher 451693.588291278633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dtb.walker 299568.328982610197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.itb.walker 884658.418043650570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22930748.313154172152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher           22                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         3716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         1504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.itb.walker           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         9158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         2604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.itb.walker          122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst      7916766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       101992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dcache.prefetcher         9978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dtb.walker         6528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.itb.walker        19272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       499604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    316217130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     57407922                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher      1446258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dtb.walker       276168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    440350084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    218641568                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher     84594224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker      3175972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.itb.walker      2140204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    576374470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    530704316                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher    157119526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker      8155628                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.itb.walker      7506428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst 253577897456                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4681459696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dcache.prefetcher    424231176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dtb.walker    333843278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.itb.walker    905865252                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16746547455117                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47709.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57987.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     65739.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dtb.walker     69042.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50743.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58837.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     56246.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     69042.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.itb.walker     62947.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50041.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57949.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     60337.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     63715.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.itb.walker     61528.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32030.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     45900.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dcache.prefetcher     42516.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dtb.walker     51140.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.itb.walker     47004.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33519642.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         2423396266.246374                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         853674697.480287                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        13905722574.551182                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       770369824.895965                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4983687762.475982                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     26273580799.561417                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1915925440.970513                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       51126357366.157539                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.340472                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41564195870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23326680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 632221468854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 39                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    34791372920.449997                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   145288276155.925629                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            7     35.00%     35.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           12     60.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      5.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 651949516558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     1424072231                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 695827458409                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       244295                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          244295                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       244295                       # number of overall hits
system.cpu1.icache.overall_hits::total         244295                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23840                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23840                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23840                       # number of overall misses
system.cpu1.icache.overall_misses::total        23840                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    699934914                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    699934914                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    699934914                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    699934914                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       268135                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       268135                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       268135                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       268135                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.088910                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.088910                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.088910                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.088910                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29359.685990                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29359.685990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29359.685990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29359.685990                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23840                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23840                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    682913868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    682913868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    682913868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    682913868                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.088910                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.088910                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.088910                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.088910                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28645.715940                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28645.715940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28645.715940                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28645.715940                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23839                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       244295                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         244295                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    699934914                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    699934914                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       268135                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       268135                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.088910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.088910                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29359.685990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29359.685990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    682913868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    682913868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.088910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.088910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28645.715940                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28645.715940                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             267229                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            11.209740                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           560109                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          560109                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker          295                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          295                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker          295                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          295                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker           92                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker           92                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total           92                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker      2980950                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      2980950                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker      2980950                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      2980950                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker          387                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          387                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker          387                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          387                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.237726                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.237726                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.237726                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.237726                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 32401.630435                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 32401.630435                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 32401.630435                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 32401.630435                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker           92                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker           92                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker      2718198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      2718198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker      2718198                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      2718198                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.237726                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.237726                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.237726                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.237726                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker 29545.630435                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 29545.630435                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker 29545.630435                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 29545.630435                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements           62                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker          295                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          295                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker           92                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker      2980950                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      2980950                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker          387                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          387                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.237726                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.237726                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 32401.630435                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 32401.630435                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker           92                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker      2718198                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      2718198                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.237726                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.237726                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker 29545.630435                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 29545.630435                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    10.931977                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          336                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           84                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs            4                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    10.931977                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.683249                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.683249                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         3188                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         3188                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker         1888                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         1888                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker         1888                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         1888                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker          156                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker          156                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          156                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker      4382532                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      4382532                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker      4382532                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      4382532                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker         2044                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         2044                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker         2044                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         2044                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.076321                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.076321                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.076321                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.076321                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker 28093.153846                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 28093.153846                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker 28093.153846                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 28093.153846                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks            7                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total            7                       # number of writebacks
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker          156                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          156                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker          156                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          156                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker      3936996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      3936996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker      3936996                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      3936996                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.076321                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.076321                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.076321                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.076321                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 25237.153846                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 25237.153846                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 25237.153846                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 25237.153846                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements           80                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker         1888                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         1888                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker          156                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker      4382532                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      4382532                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker         2044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         2044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.076321                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.076321                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker 28093.153846                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 28093.153846                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker          156                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker      3936996                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3936996                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.076321                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.076321                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker 25237.153846                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 25237.153846                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    12.923113                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         1688                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          150                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    11.253333                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    12.923113                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.807695                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.807695                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        16508                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        16508                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       211174                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          211174                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       215855                       # number of overall hits
system.cpu1.dcache.overall_hits::total         215855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         8712                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8712                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         9004                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9004                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    341956706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    341956706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    341956706                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    341956706                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       219886                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       219886                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       224859                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       224859                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.039621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.040043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.040043                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 39251.228880                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39251.228880                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 37978.310307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37978.310307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              605                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks         5156                       # number of writebacks
system.cpu1.dcache.writebacks::total             5156                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         1572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         1572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1572                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         7140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7140                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         7413                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         1381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8794                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    253556366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    253556366                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    260535716                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher     86222604                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    346758320                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       747558                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       747558                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.032471                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.032471                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.032967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35512.096078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35512.096078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35145.786591                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 62434.905141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39431.239481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 22653.272727                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 22653.272727                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                  8359                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       120010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         120010                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         5453                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5453                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    196686294                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    196686294                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       125463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       125463                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.043463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.043463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36069.373556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36069.373556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          100                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         5353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5353                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           22                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           22                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    188294652                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    188294652                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       747558                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       747558                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.042666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042666                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35175.537456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35175.537456                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 33979.909091                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33979.909091                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        91081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         91081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2255                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    102727464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    102727464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        93336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        93336                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.024160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024160                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45555.416408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45555.416408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          921                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          921                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1334                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1334                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data           11                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           11                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     56951496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     56951496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.014292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42692.275862                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42692.275862                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            5                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           27                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.814815                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.814815                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      1795710                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1795710                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 81623.181818                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 81623.181818                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data         4676                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total         4676                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data          270                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total          270                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data         4946                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total         4946                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.054590                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.054590                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data          251                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total          251                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data      5183640                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total      5183640                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.050748                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.050748                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data 20651.952191                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 20651.952191                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         1381                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         1381                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher     86222604                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total     86222604                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 62434.905141                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 62434.905141                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data           83                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total           83                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         1004                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         1004                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     42542948                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     42542948                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         1087                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         1087                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.923643                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.923643                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 42373.454183                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 42373.454183                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data          551                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total          551                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data          453                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total          453                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data      8310218                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total      8310218                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.416743                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.416743                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 18344.852097                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 18344.852097                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4621722                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4621722                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.042787                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.042787                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24197.497382                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24197.497382                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1313760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1313760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013665                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 21537.049180                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21537.049180                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      1705746                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      1705746                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data          384                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total          384                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data      1207742                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total      1207742                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  3145.161458                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3145.161458                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          224.687740                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             227834                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8544                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            26.665964                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   222.613964                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     2.073776                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.869586                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.008101                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.877686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          201                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::1           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           476891                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          476891                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47149252676308144                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47149254048608288                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 291855                       # Simulator instruction rate (inst/s)
host_mem_usage                                1944792                       # Number of bytes of host memory used
host_op_rate                                   370057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1001.44                       # Real time elapsed on the host
host_tick_rate                              697477908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   292274850                       # Number of instructions simulated
sim_ops                                     370589589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.698482                       # Number of seconds simulated
sim_ticks                                698482040382                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            19.146601                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  33317                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              174010                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              5824                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            36655                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           101449                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2992                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           4405                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1413                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 238412                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  61883                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          221                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     623860                       # Number of instructions committed
system.cpu0.committedOps                       824627                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.716052                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued          143                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified          153                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           67                       # number of prefetches that crossed the page
system.cpu0.discardedOps                       118053                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       306486                       # DTB accesses
system.cpu0.dtb.align_faults                        2                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           305208                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                           1278                       # DTB misses
system.cpu0.dtb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  164707                       # DTB read accesses
system.cpu0.dtb.read_hits                      163761                       # DTB read hits
system.cpu0.dtb.read_misses                       946                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean       142086                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 142086.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::131072-147455            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         1278                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         1278                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total         1279                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples         1278                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0           1278    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total         1278                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                     1278                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                 1278                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.write_accesses                 141779                       # DTB write accesses
system.cpu0.dtb.write_hits                     141447                       # DTB write hits
system.cpu0.dtb.write_misses                      332                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            627641                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           158878                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           45036                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        1039207                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.269103                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       345585                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           345584                       # DTB hits
system.cpu0.itb.inst_accesses                  345585                       # ITB inst accesses
system.cpu0.itb.inst_hits                      345584                       # ITB inst hits
system.cpu0.itb.inst_misses                         1                       # ITB inst misses
system.cpu0.itb.misses                              1                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkCompletionTime::samples            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean        27132                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 27132.000000                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::26624-28671            1    100.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total            1                       # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkPageSizes::4K            1    100.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            1                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            2                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              1    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                        1                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    1                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level3            1                       # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     138                       # number of quiesce instructions executed
system.cpu0.numCycles                         2318296                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      138                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 536930     65.11%     65.11% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   485      0.06%     65.17% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     61      0.01%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.18% # Class of committed instruction
system.cpu0.op_class_0::MemRead                147413     17.88%     83.05% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               139738     16.95%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  824627                       # Class of committed instruction
system.cpu0.quiesceCycles                   970283433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                        1279089                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            29.257098                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  83632                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              285852                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect              2635                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            41554                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           215187                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2676                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           3908                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1232                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 356067                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  56629                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          689                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1048777                       # Number of instructions committed
system.cpu1.committedOps                      1266111                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              3.258067                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued         2965                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit         2864                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified         9025                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull          634                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage          667                       # number of prefetches that crossed the page
system.cpu1.discardedOps                       134662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                       440796                       # DTB accesses
system.cpu1.dtb.align_faults                        4                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                      21                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                           438741                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                           2055                       # DTB misses
system.cpu1.dtb.perms_faults                      215                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    54                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                  256498                       # DTB read accesses
system.cpu1.dtb.read_hits                      254773                       # DTB read hits
system.cpu1.dtb.read_misses                      1725                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples          197                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 26349.137056                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 18855.623170                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 36885.418755                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-16383          108     54.82%     54.82% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::16384-32767           71     36.04%     90.86% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-49151            3      1.52%     92.39% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-114687            4      2.03%     94.42% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::114688-131071            5      2.54%     96.95% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::131072-147455            1      0.51%     97.46% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.51%     97.97% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::212992-229375            4      2.03%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total          197                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K          197    100.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total          197                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         2055                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         2055                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data          197                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total          197                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total         2252                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples         2055                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0           2055    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total         2055                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                     2055                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                 2055                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3          197                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                 184298                       # DTB write accesses
system.cpu1.dtb.write_hits                     183968                       # DTB write hits
system.cpu1.dtb.write_misses                      330                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            925505                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           250912                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           76458                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                34                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        1627851                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.306930                       # IPC: instructions per cycle
system.cpu1.itb.accesses                       492630                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                           492371                       # DTB hits
system.cpu1.itb.inst_accesses                  492630                       # ITB inst accesses
system.cpu1.itb.inst_hits                      492371                       # ITB inst hits
system.cpu1.itb.inst_misses                       259                       # ITB inst misses
system.cpu1.itb.misses                            259                       # DTB misses
system.cpu1.itb.perms_faults                      318                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples          212                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 28714.924528                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 19430.324823                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 35104.753070                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-16383          130     61.32%     61.32% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::16384-32767           53     25.00%     86.32% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-49151            2      0.94%     87.26% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::49152-65535            3      1.42%     88.68% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-114687            8      3.77%     92.45% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::114688-131071           14      6.60%     99.06% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::180224-196607            1      0.47%     99.53% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::212992-229375            1      0.47%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total          212                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K          212    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total          212                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst          259                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total          259                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          212                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total          212                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total          471                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples          259                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0            259    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total          259                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                      259                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                  259                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3          212                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu1.numCycles                         3416986                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       24                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  3      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 848101     66.98%     66.98% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   777      0.06%     67.05% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                    160      0.01%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                    10      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     8      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     8      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    8      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     67.06% # Class of committed instruction
system.cpu1.op_class_0::MemRead                234722     18.54%     85.60% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               182314     14.40%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 1266111                       # Class of committed instruction
system.cpu1.quiesceCycles                   975048756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                        1789135                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            28.455977                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  60774                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              213572                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect              2329                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            36227                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           154086                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2525                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           4690                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2165                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 263223                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  42817                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          849                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                     703232                       # Number of instructions committed
system.cpu2.committedOps                       884181                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              4.972383                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued         2817                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit         2064                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         7080                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          131                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage          572                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       123203                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       328586                       # DTB accesses
system.cpu2.dtb.align_faults                        6                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                     267                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           326961                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1625                       # DTB misses
system.cpu2.dtb.perms_faults                      206                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                    56                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  171590                       # DTB read accesses
system.cpu2.dtb.read_hits                      170222                       # DTB read hits
system.cpu2.dtb.read_misses                      1368                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          268                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 46884.223881                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 28636.406075                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 52520.624417                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-32767          187     69.78%     69.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-65535           10      3.73%     73.51% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::65536-98303            2      0.75%     74.25% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::98304-131071           58     21.64%     95.90% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-163839            4      1.49%     97.39% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::163840-196607            1      0.37%     97.76% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-229375            1      0.37%     98.13% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::229376-262143            3      1.12%     99.25% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-294911            1      0.37%     99.63% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::294912-327679            1      0.37%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          268                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          264     98.51%     98.51% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            4      1.49%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          268                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1625                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1625                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          268                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          268                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1893                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1625                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1625    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1625                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1625                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1625                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            4                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          264                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 156996                       # DTB write accesses
system.cpu2.dtb.write_hits                     156739                       # DTB write hits
system.cpu2.dtb.write_misses                      257                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions            667577                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           167226                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           67928                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                        2118745                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.201111                       # IPC: instructions per cycle
system.cpu2.itb.accesses                       366907                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                     424                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                           366436                       # DTB hits
system.cpu2.itb.inst_accesses                  366907                       # ITB inst accesses
system.cpu2.itb.inst_hits                      366436                       # ITB inst hits
system.cpu2.itb.inst_misses                       471                       # ITB inst misses
system.cpu2.itb.misses                            471                       # DTB misses
system.cpu2.itb.perms_faults                      286                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          471                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 38468.076433                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 22986.250902                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 47593.231355                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767          375     79.62%     79.62% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535            7      1.49%     81.10% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071           68     14.44%     95.54% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839            9      1.91%     97.45% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607            3      0.64%     98.09% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375            6      1.27%     99.36% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::229376-262143            2      0.42%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911            1      0.21%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          471                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          468     99.36%     99.36% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            3      0.64%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          471                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          471                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          471                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          471                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          471                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total          942                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          471                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            471    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          471                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      471                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  471                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          468                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      32                       # number of quiesce instructions executed
system.cpu2.numCycles                         3496739                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                       32                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                 575134     65.05%     65.05% # Class of committed instruction
system.cpu2.op_class_0::IntMult                   778      0.09%     65.14% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    205      0.02%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     65.16% # Class of committed instruction
system.cpu2.op_class_0::MemRead                152950     17.30%     82.46% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               155114     17.54%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                  884181                       # Class of committed instruction
system.cpu2.quiesceCycles                   974008893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                        1377994                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            17.639639                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               13003158                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73715558                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect             68792                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         13262217                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         50203231                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             41581                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          71686                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           30105                       # Number of indirect misses.
system.cpu3.branchPred.lookups               93216310                       # Number of BP lookups
system.cpu3.branchPred.usedRAS               15806367                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4380                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                  274447053                       # Number of instructions committed
system.cpu3.committedOps                    348916289                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              3.546037                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued        15619                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit         4744                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified        24916                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull          629                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage         2856                       # number of prefetches that crossed the page
system.cpu3.discardedOps                     86549557                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                     76171680                       # DTB accesses
system.cpu3.dtb.align_faults                        5                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                      11                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                         76130684                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                          40996                       # DTB misses
system.cpu3.dtb.perms_faults                      196                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                   477                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                37618784                       # DTB read accesses
system.cpu3.dtb.read_hits                    37581250                       # DTB read hits
system.cpu3.dtb.read_misses                     37534                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples        18320                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean 27157.605786                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 17932.373527                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev 33606.231816                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::0-32767        16018     87.43%     87.43% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::32768-65535            9      0.05%     87.48% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::65536-98303            8      0.04%     87.53% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::98304-131071         2125     11.60%     99.13% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::131072-163839           63      0.34%     99.47% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::163840-196607           21      0.11%     99.59% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::196608-229375           45      0.25%     99.83% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::229376-262143           26      0.14%     99.97% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::294912-327679            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::327680-360447            4      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total        18320                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K        18287     99.82%     99.82% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M           33      0.18%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total        18320                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data        40996                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total        40996                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data        18320                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total        18320                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total        59316                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples        40996                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0          40996    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total        40996                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                    40996                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                40996                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level2           33                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3        18287                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses               38552896                       # DTB write accesses
system.cpu3.dtb.write_hits                   38549434                       # DTB write hits
system.cpu3.dtb.write_misses                     3462                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions         547815312                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions         11212705                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions         3701325                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                      431695211                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.282005                       # IPC: instructions per cycle
system.cpu3.itb.accesses                    160828152                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      4                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                209                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                        160753013                       # DTB hits
system.cpu3.itb.inst_accesses               160828152                       # ITB inst accesses
system.cpu3.itb.inst_hits                   160753013                       # ITB inst hits
system.cpu3.itb.inst_misses                     75139                       # ITB inst misses
system.cpu3.itb.misses                          75139                       # DTB misses
system.cpu3.itb.perms_faults                      729                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples        69927                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 24655.386846                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 15038.452569                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev 36969.861583                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::0-65535        60879     87.06%     87.06% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::65536-131071         8396     12.01%     99.07% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::131072-196607          187      0.27%     99.34% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::196608-262143          269      0.38%     99.72% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::262144-327679          176      0.25%     99.97% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::327680-393215           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::393216-458751            7      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total        69927                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K        69610     99.55%     99.55% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M          317      0.45%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total        69927                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst        75139                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total        75139                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst        69927                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total        69927                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total       145066                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples        75139                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0          75139    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total        75139                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                    75139                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                75139                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level2          317                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.walker.walksLongTerminationLevel::Level3        69610                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     292                       # number of quiesce instructions executed
system.cpu3.numCycles                       973199393                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                      292                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu              274438637     78.65%     78.65% # Class of committed instruction
system.cpu3.op_class_0::IntMult               1863457      0.53%     79.19% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                   3105      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc             720      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     79.19% # Class of committed instruction
system.cpu3.op_class_0::MemRead              34115952      9.78%     88.97% # Class of committed instruction
system.cpu3.op_class_0::MemWrite             38494418     11.03%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total               348916289                       # Class of committed instruction
system.cpu3.quiesceCycles                     1579876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                      541504182                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1647                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4679494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8928791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        14082048                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         3438                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              3438                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests       335104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26727                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5229158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        44319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10880465                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          71046                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2577                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5286419                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2250                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2250                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       171789                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean            4566                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9227112                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3068                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43544                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43544                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5284424                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       220096                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3760                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       112425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        23730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       116968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        51245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       103781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        58988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     14830989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       853083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side        39087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        25591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16218379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2398400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       573524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2495296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1645588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         9664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2214016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1789024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    316394432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     20669679                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       824064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       546560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349600311                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4083698                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2662272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9632678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052869                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.331932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9328904     96.85%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 171512      1.78%     98.63% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  64702      0.67%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  64756      0.67%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1611      0.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     23      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    690      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    453      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     27      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9632678                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy            400554                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy         7989793244                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          74465303                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           574769                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           611896                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        452741980                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      10590548055                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19641233                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          80881641                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy              6426                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         28475709                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35222217                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           560805                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          83833060                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          37661914                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy              2142                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            622606                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         18761757                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2442                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2442                       # Transaction distribution
system.iobus.trans_dist::WriteReq              221683                       # Transaction distribution
system.iobus.trans_dist::WriteResp             221683                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6604                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       441646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       441646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  448250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     14088376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     14088376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 14092059                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           158232396                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5854446                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             3536443                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           842039594                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.1                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         220823                       # number of demand (read+write) misses
system.iocache.demand_misses::total            220823                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        220823                       # number of overall misses
system.iocache.overall_misses::total           220823                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  24924007952                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  24924007952                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  24924007952                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  24924007952                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       220823                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          220823                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       220823                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         220823                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 112868.713639                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 112868.713639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 112868.713639                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 112868.713639                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         17068                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  528                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.325758                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         220016                       # number of writebacks
system.iocache.writebacks::total               220016                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       220823                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       220823                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       220823                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       220823                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  17036667809                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  17036667809                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  17036667809                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  17036667809                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 77150.785059                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77150.785059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 77150.785059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77150.785059                       # average overall mshr miss latency
system.iocache.replacements                    220823                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           791                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              791                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     78173111                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     78173111                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          791                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            791                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 98828.206068                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 98828.206068                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          791                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          791                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     49934411                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     49934411                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 63128.206068                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 63128.206068                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       220032                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  24845834841                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  24845834841                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       220032                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 112919.188304                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 112919.188304                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       220032                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  16986733398                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  16986733398                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 77201.195272                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 77201.195272                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 220839                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               220839                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1987407                       # Number of tag accesses
system.iocache.tags.data_accesses             1987407                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2577                       # Transaction distribution
system.membus.trans_dist::ReadResp            4048518                       # Transaction distribution
system.membus.trans_dist::WriteReq               2250                       # Transaction distribution
system.membus.trans_dist::WriteResp              2250                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       253425                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3995328                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2116                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14678                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4045941                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        221859                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          159                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       441646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       441646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12151087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12160741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12602387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3683                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    261938624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    261948407                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               276029431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2977                       # Total snoops (count)
system.membus.snoopTraffic                      76288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4289425                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000371                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019268                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4287832     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                    1593      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4289425                       # Request fanout histogram
system.membus.reqLayer7.occupancy          7237806271                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3537155                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1605661                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy        17254524709                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3172231                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                 63                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    21090466563.090908                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   114688380106.138657                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows           18     54.55%     54.55% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           14     42.42%     96.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6.5e+11-7e+11            1      3.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 659887974904                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     2804946143                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 695985396582                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       331528                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          331528                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       331528                       # number of overall hits
system.cpu2.icache.overall_hits::total         331528                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        34593                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34593                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        34593                       # number of overall misses
system.cpu2.icache.overall_misses::total        34593                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1090487916                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1090487916                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1090487916                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1090487916                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       366121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       366121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       366121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       366121                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.094485                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.094485                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.094485                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.094485                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31523.369352                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31523.369352                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31523.369352                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31523.369352                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34593                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34593                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34593                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34593                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1065787800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1065787800                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1065787800                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1065787800                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.094485                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.094485                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.094485                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.094485                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30809.348712                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30809.348712                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30809.348712                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30809.348712                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34594                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       331528                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         331528                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        34593                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34593                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1090487916                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1090487916                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       366121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       366121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.094485                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.094485                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31523.369352                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31523.369352                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34593                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34593                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1065787800                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1065787800                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.094485                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.094485                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30809.348712                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30809.348712                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             370352                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34850                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.627030                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst          256                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           766836                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          766836                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         1125                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         1125                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         1125                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         1125                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          285                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          285                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          285                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          285                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker     13898724                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     13898724                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker     13898724                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     13898724                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         1410                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1410                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         1410                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1410                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.202128                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.202128                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.202128                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.202128                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 48767.452632                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 48767.452632                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 48767.452632                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 48767.452632                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          285                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          285                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker     13084764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     13084764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker     13084764                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     13084764                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.202128                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.202128                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.202128                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.202128                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker 45911.452632                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 45911.452632                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker 45911.452632                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 45911.452632                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          274                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         1125                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         1125                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          285                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          285                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker     13898724                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     13898724                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         1410                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1410                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.202128                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.202128                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 48767.452632                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 48767.452632                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          285                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker     13084764                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     13084764                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.202128                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.202128                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker 45911.452632                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 45911.452632                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.998982                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         1591                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          301                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     5.285714                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.998982                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.999936                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        11565                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        11565                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         3068                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         3068                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         3068                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         3068                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          268                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          268                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          268                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          268                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker     12662790                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total     12662790                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker     12662790                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total     12662790                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3336                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3336                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3336                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3336                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.080336                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.080336                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.080336                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.080336                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 47249.216418                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 47249.216418                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 47249.216418                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 47249.216418                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::.writebacks            6                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            6                       # number of writebacks
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          268                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          268                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker     11897382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total     11897382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker     11897382                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total     11897382                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.080336                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.080336                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.080336                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.080336                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 44393.216418                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total 44393.216418                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 44393.216418                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total 44393.216418                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          190                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         3068                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         3068                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          268                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          268                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker     12662790                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total     12662790                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.080336                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.080336                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 47249.216418                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 47249.216418                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          268                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker     11897382                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total     11897382                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.080336                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.080336                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker 44393.216418                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 44393.216418                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.997787                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3770                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          284                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    13.274648                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.997787                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.999862                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        26956                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        26956                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       286755                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          286755                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       290406                       # number of overall hits
system.cpu2.dcache.overall_hits::total         290406                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        20132                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20132                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        20881                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20881                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data   1193574522                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1193574522                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data   1193574522                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1193574522                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       306887                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       306887                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       311287                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       311287                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.065601                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.065601                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.067080                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.067080                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 59287.429068                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59287.429068                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 57160.793161                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57160.793161                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          364                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.375000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.unused_prefetches              969                       # number of HardPF blocks evicted w/o reference
system.cpu2.dcache.writebacks::.writebacks         8376                       # number of writebacks
system.cpu2.dcache.writebacks::total             8376                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         5341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5341                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         5341                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5341                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        14791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        14791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        15507                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher         2513                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        18020                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           40                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           40                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    775139106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    775139106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    803595576                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    221440859                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1025036435                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       809676                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       809676                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048197                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048197                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.049816                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057889                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 52406.132513                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52406.132513                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 51821.472625                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 88118.129327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 56883.264983                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 20241.900000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 20241.900000                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                 17502                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       149303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         149303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         9347                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9347                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    423878952                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    423878952                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       158650                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       158650                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.058916                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.058916                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 45349.197817                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45349.197817                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         9150                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         9150                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           24                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    408699312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    408699312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       809676                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       809676                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 44666.591475                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44666.591475                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 33736.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33736.500000                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       137420                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        137420                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         9411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    688216746                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    688216746                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       146831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       146831                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.064094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.064094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 73128.970991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73128.970991                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         4290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         5121                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5121                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data           16                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           16                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    356011824                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    356011824                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034877                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034877                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 69519.981254                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69519.981254                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data           10                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           10                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data          178                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          178                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.946809                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.946809                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data          178                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          178                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data     13368936                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     13368936                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.946809                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.946809                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data 75106.382022                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 75106.382022                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data         3641                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total         3641                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          571                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          571                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data         4212                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total         4212                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.135565                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.135565                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          538                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          538                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data     15087534                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total     15087534                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.127730                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.127730                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data 28043.743494                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total 28043.743494                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher         2513                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total         2513                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher    221440859                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total    221440859                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 88118.129327                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total 88118.129327                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data           32                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total           32                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data         1374                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total         1374                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     81478824                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     81478824                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         1406                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         1406                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.977240                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.977240                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 59300.454148                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 59300.454148                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          854                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          854                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          520                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          520                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data     10427970                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total     10427970                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.369844                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.369844                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 20053.788462                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 20053.788462                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3397                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3397                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          464                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          464                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     12708486                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     12708486                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.120176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.120176                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27388.978448                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27388.978448                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          371                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          371                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2673216                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2673216                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.024087                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.024087                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28744.258065                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28744.258065                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3856                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3856                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         3570                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         3570                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000259                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000259                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         3570                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3570                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         2856                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         2856                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000259                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         2856                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2856                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data     13040496                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total     13040496                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data         2944                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total         2944                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data      9149189                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total      9149189                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  3107.740829                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3107.740829                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          222.657700                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             327052                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17991                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.178645                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   221.540439                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher     1.117261                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865392                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.004364                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.869757                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           661633                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          661633                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                584                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12723612.292517                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   113067886.965508                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows          266     90.48%     90.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           28      9.52%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1372300146                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   694864152064                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3740742014                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst    155749079                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       155749079                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    155749079                       # number of overall hits
system.cpu3.icache.overall_hits::total      155749079                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst      4943663                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       4943663                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst      4943663                       # number of overall misses
system.cpu3.icache.overall_misses::total      4943663                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst 326801291460                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 326801291460                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst 326801291460                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 326801291460                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst    160692742                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    160692742                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    160692742                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    160692742                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.030765                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.030765                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.030765                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.030765                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66105.090792                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66105.090792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66105.090792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66105.090792                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst      4943663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      4943663                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst      4943663                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      4943663                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst 323271516078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 323271516078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst 323271516078                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 323271516078                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030765                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030765                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65391.090792                       # average overall mshr miss latency
system.cpu3.icache.replacements               4943663                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst    155749079                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      155749079                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst      4943663                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      4943663                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst 326801291460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 326801291460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    160692742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    160692742                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.030765                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.030765                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66105.090792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66105.090792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst      4943663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      4943663                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst 323271516078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 323271516078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030765                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65391.090792                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65391.090792                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          160696329                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          4943919                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.503835                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst          256                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        326329147                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       326329147                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker       211785                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total       211785                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker       211785                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total       211785                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker        13281                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total        13281                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker        13281                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total        13281                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker   1027533822                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total   1027533822                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker   1027533822                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total   1027533822                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker       225066                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total       225066                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker       225066                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total       225066                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.059009                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.059009                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 77368.708832                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::.writebacks           73                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total           73                       # number of writebacks
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker        13281                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total        13281                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker        13281                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total        13281                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total    989603286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total    989603286                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.059009                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.059009                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 74512.708832                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements        13003                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker       211785                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total       211785                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker        13281                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total        13281                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker   1027533822                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total   1027533822                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker       225066                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total       225066                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.059009                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.059009                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker 77368.708832                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 77368.708832                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker        13281                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total        13281                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker    989603286                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total    989603286                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.059009                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.059009                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker 74512.708832                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 74512.708832                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse    15.993875                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs       225175                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs        13297                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    16.934271                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker    15.993875                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker     0.999617                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses      1813809                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses      1813809                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker       106722                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       106722                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker       106722                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       106722                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker         8752                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         8752                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker         8752                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         8752                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker    438087552                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    438087552                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker    438087552                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    438087552                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker       115474                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       115474                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker       115474                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       115474                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.075792                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.075792                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 50055.707495                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::.writebacks          249                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total          249                       # number of writebacks
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker         8752                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         8752                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker         8752                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         8752                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    413091840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    413091840                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.075792                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.075792                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47199.707495                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements         8548                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker       106722                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       106722                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker         8752                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         8752                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker    438087552                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    438087552                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker       115474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       115474                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.075792                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.075792                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 50055.707495                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 50055.707495                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker         8752                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         8752                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker    413091840                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    413091840                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.075792                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.075792                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 47199.707495                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47199.707495                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.993922                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       115815                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         8768                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs    13.208828                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker    15.993922                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker     0.999620                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses       932544                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses       932544                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     71756975                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        71756975                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     71855604                       # number of overall hits
system.cpu3.dcache.overall_hits::total       71855604                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       217683                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        217683                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       225163                       # number of overall misses
system.cpu3.dcache.overall_misses::total       225163                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data   7524808158                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7524808158                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data   7524808158                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7524808158                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     71974658                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     71974658                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     72080767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     72080767                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.003024                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003024                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.003124                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003124                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 34567.734541                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 34567.734541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 33419.381328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33419.381328                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches             4242                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.writebacks::.writebacks       116377                       # number of writebacks
system.cpu3.dcache.writebacks::total           116377                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        25850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        25850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        25850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        25850                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       191833                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       191833                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       198944                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.dcache.prefetcher        12201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       211145                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data         3199                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         3199                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6334655124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6334655124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6481606320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    538866705                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7020473025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data    162060150                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    162060150                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002665                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.002760                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 33021.717452                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33021.717452                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 32580.054287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 44165.781903                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33249.534798                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 50659.628009                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 50659.628009                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                209243                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     33626968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       33626968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       163369                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       163369                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   5424717102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5424717102                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     33790337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     33790337                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.004835                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004835                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 33205.302732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33205.302732                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         3379                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3379                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       159990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       159990                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data         1495                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         1495                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   5214895350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5214895350                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data    162060150                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    162060150                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 32595.133133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32595.133133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 108401.438127                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 108401.438127                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     38129062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      38129062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1968397326                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1968397326                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     38179919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38179919                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.001332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001332                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 38704.550524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 38704.550524                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        20862                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        20862                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29995                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data         1704                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         1704                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1088559402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1088559402                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.000786                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000786                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 36291.361960                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 36291.361960                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data           51                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           51                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data          539                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          539                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data          590                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          590                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.913559                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.913559                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.cpu3.data          539                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          539                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.cpu3.data     14971152                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     14971152                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.cpu3.data     0.913559                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.913559                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu3.data 27775.792208                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 27775.792208                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data        98578                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total        98578                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data         6941                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total         6941                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data       105519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total       105519                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.065780                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.065780                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data         6572                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total         6572                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data    131980044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total    131980044                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.062283                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.062283                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data 20082.173463                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total 20082.173463                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.HardPFReq_mshr_misses::.cpu3.dcache.prefetcher        12201                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_misses::total        12201                       # number of HardPFReq MSHR misses
system.cpu3.dcache.HardPFReq_mshr_miss_latency::.cpu3.dcache.prefetcher    538866705                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_latency::total    538866705                       # number of HardPFReq MSHR miss cycles
system.cpu3.dcache.HardPFReq_mshr_miss_rate::.cpu3.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 44165.781903                       # average HardPFReq mshr miss latency
system.cpu3.dcache.HardPFReq_avg_mshr_miss_latency::total 44165.781903                       # average HardPFReq mshr miss latency
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data          945                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total          945                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data         3457                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         3457                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_miss_latency::.cpu3.data    131693730                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_miss_latency::total    131693730                       # number of WriteLineReq miss cycles
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data         4402                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total         4402                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.785325                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.785325                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_miss_latency::.cpu3.data 38094.801851                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_avg_miss_latency::total 38094.801851                       # average WriteLineReq miss latency
system.cpu3.dcache.WriteLineReq_mshr_hits::.cpu3.data         1609                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_hits::total         1609                       # number of WriteLineReq MSHR hits
system.cpu3.dcache.WriteLineReq_mshr_misses::.cpu3.data         1848                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_misses::total         1848                       # number of WriteLineReq MSHR misses
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::.cpu3.data     31200372                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_latency::total     31200372                       # number of WriteLineReq MSHR miss cycles
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::.cpu3.data     0.419809                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_mshr_miss_rate::total     0.419809                       # mshr miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu3.data 16883.318182                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.WriteLineReq_avg_mshr_miss_latency::total 16883.318182                       # average WriteLineReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        85763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        85763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         5452                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5452                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     72481710                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     72481710                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        91215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        91215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.059771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.059771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13294.517608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13294.517608                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data         4835                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4835                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          617                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          617                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     10035270                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     10035270                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.006764                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16264.619125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16264.619125                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        91189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        91189                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        24990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24990                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        91191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        91191                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.000022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.000022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        12495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        23562                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        23562                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        11781                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        11781                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_miss_latency::.cpu3.data      3252984                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_miss_latency::total      3252984                       # number of CleanSharedReq miss cycles
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::.cpu3.data          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu3.dcache.CleanSharedReq_mshr_misses::.cpu3.data       216384                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_misses::total       216384                       # number of CleanSharedReq MSHR misses
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::.cpu3.data    309467855                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_latency::total    309467855                       # number of CleanSharedReq MSHR miss cycles
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::.cpu3.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu3.data  1430.179010                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1430.179010                       # average CleanSharedReq mshr miss latency
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          255.920601                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           72258121                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           210340                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           343.530099                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   251.239786                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher     4.680815                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981405                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.018284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.035156                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        145169205                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       145169205                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                276                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4978350043.721429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   53835254973.005173                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows            1      0.71%      0.71% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          138     98.57%     99.29% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::6e+11-6.5e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 637406391850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1655160959                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 696969006121                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       308109                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          308109                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       308109                       # number of overall hits
system.cpu0.icache.overall_hits::total         308109                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        37475                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         37475                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        37475                       # number of overall misses
system.cpu0.icache.overall_misses::total        37475                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    786018324                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    786018324                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    786018324                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    786018324                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       345584                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       345584                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       345584                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       345584                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.108440                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.108440                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.108440                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.108440                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20974.471621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20974.471621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20974.471621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20974.471621                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        37475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        37475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        37475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        37475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    759261174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    759261174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    759261174                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    759261174                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.108440                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.108440                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20260.471621                       # average overall mshr miss latency
system.cpu0.icache.replacements                 37475                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       308109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         308109                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        37475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        37475                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    786018324                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    786018324                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       345584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       345584                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.108440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.108440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20974.471621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20974.471621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        37475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        37475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    759261174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    759261174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.108440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.108440                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20260.471621                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20260.471621                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             351561                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            37731                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.317564                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst          256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           728643                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          728643                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.demand_hits::.cpu0.itb.walker            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total            2                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.cpu0.itb.walker            2                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total            2                       # number of overall hits
system.cpu0.itb_walker_cache.demand_misses::.cpu0.itb.walker            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total            1                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.cpu0.itb.walker            1                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total            1                       # number of overall misses
system.cpu0.itb_walker_cache.demand_miss_latency::.cpu0.itb.walker        19278                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total        19278                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.cpu0.itb.walker        19278                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total        19278                       # number of overall miss cycles
system.cpu0.itb_walker_cache.demand_accesses::.cpu0.itb.walker            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.cpu0.itb.walker            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.333333                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.333333                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.cpu0.itb.walker        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.cpu0.itb.walker        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total        19278                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.demand_mshr_misses::.cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.cpu0.itb.walker            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total        16422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total        16422                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total        16422                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements            1                       # number of replacements
system.cpu0.itb_walker_cache.ReadReq_hits::.cpu0.itb.walker            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total            2                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_misses::.cpu0.itb.walker            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.cpu0.itb.walker        19278                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total        19278                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.cpu0.itb.walker            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.cpu0.itb.walker     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.333333                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.cpu0.itb.walker        19278                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total        19278                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.itb.walker        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total        16422                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.itb.walker        16422                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        16422                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          280                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           17                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    16.470588                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses           25                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses           25                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1622                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1622                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1622                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1622                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.cpu0.dtb.walker            3                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total            3                       # number of overall misses
system.cpu0.dtb_walker_cache.demand_miss_latency::.cpu0.dtb.walker       261324                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total       261324                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.cpu0.dtb.walker       261324                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total       261324                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1625                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1625                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1625                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1625                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.001846                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.001846                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.cpu0.dtb.walker        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.cpu0.dtb.walker        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total        87108                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.demand_mshr_misses::.cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.cpu0.dtb.walker            3                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total       252756                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total       252756                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.001846                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.001846                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total        84252                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements            3                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1622                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1622                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.cpu0.dtb.walker            3                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.cpu0.dtb.walker       261324                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total       261324                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.cpu0.dtb.walker     0.001846                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.001846                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu0.dtb.walker        87108                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total        87108                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.cpu0.dtb.walker            3                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu0.dtb.walker       252756                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total       252756                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu0.dtb.walker     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu0.dtb.walker        84252                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        84252                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         2120                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           19                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs   111.578947                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        13003                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        13003                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       285896                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          285896                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       288052                       # number of overall hits
system.cpu0.dcache.overall_hits::total         288052                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         8853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          8853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         9094                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9094                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    139316394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    139316394                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    139316394                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    139316394                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       294749                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       294749                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       297146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       297146                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.030036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.030604                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030604                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15736.630973                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15736.630973                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15319.594678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15319.594678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches               38                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks         2874                       # number of writebacks
system.cpu0.dcache.writebacks::total             2874                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          585                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          585                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          585                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         8268                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8268                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         8497                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher          116                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8613                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1551                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1551                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    124361664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    124361664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    127293348                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      2095459                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129388807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    130634154                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    130634154                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.028051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.028051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.028595                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.028986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15041.323657                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15041.323657                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14980.975403                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 18064.301724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15022.501684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 84225.760155                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 84225.760155                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                  5915                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       149600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         149600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         7227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    121369290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    121369290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       156827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       156827                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.046083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046083                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16793.868825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16793.868825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         7079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7079                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data         1034                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         1034                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    113787324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    113787324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    130634154                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    130634154                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16073.926261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16073.926261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 126338.640232                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 126338.640232                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       136295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        136295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1620                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     17697204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17697204                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       137915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       137915                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011746                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 10924.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 10924.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          517                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          517                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     10488660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10488660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.008592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  8851.189873                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  8851.189873                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         2156                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         2156                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          241                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          241                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         2397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         2397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.100542                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.100542                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          229                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          229                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      2931684                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      2931684                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.095536                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.095536                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data 12802.113537                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total 12802.113537                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher          116                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total          116                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher      2095459                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total      2095459                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 18064.301724                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 18064.301724                       # average HardPFReq mshr miss latency
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_miss_latency::.cpu0.data       249900                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_miss_latency::total       249900                       # number of WriteLineReq miss cycles
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.857143                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_miss_latency::.cpu0.data        41650                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_avg_miss_latency::total        41650                       # average WriteLineReq miss latency
system.cpu0.dcache.WriteLineReq_mshr_hits::.cpu0.data            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_hits::total            2                       # number of WriteLineReq MSHR hits
system.cpu0.dcache.WriteLineReq_mshr_misses::.cpu0.data            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::.cpu0.data        85680                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total        85680                       # number of WriteLineReq MSHR miss cycles
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu0.data        21420                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total        21420                       # average WriteLineReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1828554                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1828554                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.112666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.112666                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11357.478261                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11357.478261                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            1                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data         2856                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total         2856                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data         2856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1425                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        12138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          212.927977                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             306976                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8298                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.993974                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   205.755990                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     7.171987                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.803734                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.028016                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.831750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.027344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           608060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          608060                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                5470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dcache.prefetcher           50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               31719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                8499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dcache.prefetcher         1315                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker           110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker            99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               26690                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                7427                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dcache.prefetcher          448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst              984204                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              141195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dcache.prefetcher         7086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker          5008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker          3129                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1256292                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33535                       # number of overall hits
system.l2.overall_hits::.cpu0.data               5470                       # number of overall hits
system.l2.overall_hits::.cpu0.dcache.prefetcher           50                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              31719                       # number of overall hits
system.l2.overall_hits::.cpu1.data               8499                       # number of overall hits
system.l2.overall_hits::.cpu1.dcache.prefetcher         1315                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker          110                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker           99                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              26690                       # number of overall hits
system.l2.overall_hits::.cpu2.data               7427                       # number of overall hits
system.l2.overall_hits::.cpu2.dcache.prefetcher          448                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          112                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          194                       # number of overall hits
system.l2.overall_hits::.cpu3.inst             984204                       # number of overall hits
system.l2.overall_hits::.cpu3.data             141195                       # number of overall hits
system.l2.overall_hits::.cpu3.dcache.prefetcher         7086                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker         5008                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker         3129                       # number of overall hits
system.l2.overall_hits::total                 1256292                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dcache.prefetcher           11                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              3337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dcache.prefetcher         1416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              6823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher         2028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst           3959459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             51993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dcache.prefetcher         5028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker         3283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker         9674                       # number of demand (read+write) misses
system.l2.demand_misses::total                4062905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3940                       # number of overall misses
system.l2.overall_misses::.cpu0.data              507                       # number of overall misses
system.l2.overall_misses::.cpu0.dcache.prefetcher           11                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7271                       # number of overall misses
system.l2.overall_misses::.cpu1.data             3337                       # number of overall misses
system.l2.overall_misses::.cpu1.dcache.prefetcher         1416                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker           24                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7903                       # number of overall misses
system.l2.overall_misses::.cpu2.data             6823                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher         2028                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu3.inst          3959459                       # number of overall misses
system.l2.overall_misses::.cpu3.data            51993                       # number of overall misses
system.l2.overall_misses::.cpu3.dcache.prefetcher         5028                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker         3283                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker         9674                       # number of overall misses
system.l2.overall_misses::total               4062905                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    358418686                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     52351185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.dtb.walker       230622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    685871948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    338191088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dcache.prefetcher    141415055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.dtb.walker      2939538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.itb.walker      2541126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    740942059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    691312617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher    213655586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker      9577596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.itb.walker      9746813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst 306282216641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   4707268474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.dtb.walker    317687160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.itb.walker    901699889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     315903523649                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    358418686                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     52351185                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.dtb.walker       230622                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    685871948                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    338191088                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dcache.prefetcher    141415055                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.dtb.walker      2939538                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.itb.walker      2541126                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    740942059                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    691312617                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher    213655586                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker      9577596                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.itb.walker      9746813                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst 306282216641                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   4707268474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.dtb.walker    317687160                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.itb.walker    901699889                       # number of overall miss cycles
system.l2.overall_miss_latency::total    315903523649                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           37475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            5977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dcache.prefetcher           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38990                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data           11836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dcache.prefetcher         2731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker          123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data           14250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher         2476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst         4943663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          193188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dcache.prefetcher        12114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker         8291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker        12803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5319197                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          37475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           5977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dcache.prefetcher           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38990                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data          11836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dcache.prefetcher         2731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker          123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data          14250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher         2476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst        4943663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         193188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dcache.prefetcher        12114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker         8291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker        12803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5319197                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.105137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.084825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.186484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.281936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dcache.prefetcher     0.518491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.191176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.195122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.228457                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.478807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.445545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.316901                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.800916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.269132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.763819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.105137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.084825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.186484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.281936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dcache.prefetcher     0.518491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.191176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.195122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.228457                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.478807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.445545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.316901                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.800916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.269132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.763819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90969.209645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103256.775148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.dtb.walker       115311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94329.796177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101345.845969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dcache.prefetcher 99869.389124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.dtb.walker 113059.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.itb.walker 105880.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93754.531064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101320.917045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 105352.853057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker 106417.733333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.itb.walker 108297.922222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 77354.561985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 90536.581347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77753.115972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90969.209645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103256.775148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.dtb.walker       115311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94329.796177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101345.845969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dcache.prefetcher 99869.389124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.dtb.walker 113059.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.itb.walker 105880.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93754.531064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101320.917045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 105352.853057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker 106417.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.itb.walker 108297.922222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 77354.561985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 90536.581347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77753.115972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              46756                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1194                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.159129                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33409                       # number of writebacks
system.l2.writebacks::total                     33409                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            626                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            316                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            755                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            774                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.itb.walker           38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2915                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           626                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           316                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           755                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           774                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.itb.walker           38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2915                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         3314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         3325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dcache.prefetcher         1415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.dtb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.itb.walker           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         6802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher         2028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.itb.walker           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst      3958704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        51219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.dtb.walker         3264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.itb.walker         9636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4059990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         3325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dcache.prefetcher         1415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.dtb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.itb.walker           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         6802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher         2028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.itb.walker           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst      3958704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        51219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.dtb.walker         3264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.itb.walker         9636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4059990                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1551                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           37                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           40                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data         3199                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4827                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    297293169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     49460200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    636136149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    325285538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dcache.prefetcher    136142183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.dtb.walker      2846718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.itb.walker      2455446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    689491224                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    665563636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher    206403505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker      9256296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.itb.walker      9425513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst 292106263587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   4465867930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 301199955396                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    297293169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     49460200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    636136149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    325285538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    136142183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.dtb.walker      2846718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.itb.walker      2455446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    689491224                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    665563636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher    206403505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker      9256296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.itb.walker      9425513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst 292106263587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   4465867930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 301199955396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data    124705812                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       676872                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       670446                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data    153437886                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    279491016                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.082817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.178379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.280923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.518125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.dtb.walker     0.191176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.itb.walker     0.195122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.218599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.477333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.445545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.itb.walker     0.316901                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.265125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.763271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.082817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.178379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.280923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.518125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.dtb.walker     0.191176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.itb.walker     0.195122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.218599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.477333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.445545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.itb.walker     0.316901                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.265125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.763271                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99919.595960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91464.579295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97830.236992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 96213.556890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 109489.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.itb.walker 102310.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91178.421582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97848.226404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 101776.876233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker 102847.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.itb.walker 104727.922222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 87191.626740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74187.363860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99919.595960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91464.579295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97830.236992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 96213.556890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 109489.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.itb.walker 102310.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91178.421582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97848.226404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 101776.876233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker 102847.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.itb.walker 104727.922222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 87191.626740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74187.363860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 80403.489362                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 18293.837838                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 16761.150000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 47964.328228                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 57901.598508                       # average overall mshr uncacheable latency
system.l2.replacements                        4072735                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data         1034                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           24                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data         1495                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2577                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data    124705812                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       676872                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       670446                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data    153437886                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    279491016                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 120605.234043                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        28203                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 27935.250000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data 102634.037458                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 108455.962747                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          517                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data           13                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data           16                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data         1704                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2250                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       138380                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           138380                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       138380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       138380                       # number of WritebackDirty accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks           4566                       # number of WriteClean hits
system.l2.WriteClean_hits::total                 4566                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks         4566                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total             4566                       # number of WriteClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        24643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         24643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             229                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             171                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             740                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1159                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                354                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       214200                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       624750                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       337008                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      1382304                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2558262                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          304                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1513                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.654545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.246711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.284519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.191257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.233972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         8330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data         4956                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7898.880000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7226.728814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           354                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       584766                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1240218                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1107414                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2879562                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5811960                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.654545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.246711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.284519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.191257                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.233972                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 16243.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 16536.240000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16285.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 16454.640000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16417.966102                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        19278                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        19278                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data        19278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        19278                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        15708                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        15708                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        15708                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15708                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data              631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            23766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27875                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            800                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           3388                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          10622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14840                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      3132318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     82431296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    339536249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    913877871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1338977734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         2436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         5230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        34388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.045386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.328407                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.647801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.308887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104410.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103039.120000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 100217.310803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 86036.327528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90227.610108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         3388                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        10622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      3025218                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     79575296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    327441089                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    875957331                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1285998934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.045386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.328407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.647801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.308887                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.347419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100840.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99469.120000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96647.310803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 82466.327528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86657.610108                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst        33535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data         4839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dcache.prefetcher           50                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.itb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst        31719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dcache.prefetcher         1315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker          110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst        26690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dcache.prefetcher          448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst       984204                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       117429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dcache.prefetcher         7086                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker         5008                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker         3129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1228417                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst         3940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data          477                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dcache.prefetcher           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.dtb.walker            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst         7271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dcache.prefetcher         1416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.dtb.walker           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.itb.walker           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst         7903                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         3435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher         2028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.itb.walker           90                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.inst      3959459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        41371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dcache.prefetcher         5028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.dtb.walker         3283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.itb.walker         9674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4048065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst    358418686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data     49218867                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher      1230928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.dtb.walker       230622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst    685871948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    255759792                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher    141415055                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.dtb.walker      2939538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.itb.walker      2541126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst    740942059                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    351776368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher    213655586                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker      9577596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.itb.walker      9746813                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.inst 306282216641                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3793390603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dcache.prefetcher    446226638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.dtb.walker    317687160                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.itb.walker    901699889                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 314564545915                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst        37475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data         5316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst        38990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dcache.prefetcher         2731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker          136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker          123                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst        34593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         9020                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher         2476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst      4943663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       158800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dcache.prefetcher        12114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker         8291                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker        12803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5276482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.105137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.089729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.dtb.walker     0.666667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.186484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.269894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.518491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.dtb.walker     0.191176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.itb.walker     0.195122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.228457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.380820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.445545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.itb.walker     0.316901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.inst     0.800916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.260523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.dtb.walker     0.395972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.itb.walker     0.755604                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.767190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst 90969.209645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103184.207547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 111902.545455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.dtb.walker       115311                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst 94329.796177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100811.900670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 99869.389124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.dtb.walker 113059.153846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.itb.walker 105880.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 93754.531064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102409.422999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 105352.853057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker 106417.733333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.itb.walker 108297.922222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.inst 77354.561985                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 91692.021053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dcache.prefetcher 88748.336913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.dtb.walker 96767.334755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.itb.walker 93208.588898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77707.385112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.inst          626                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.inst          316                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst          341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           21                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.inst          755                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          774                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.dtb.walker           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.itb.walker           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2915                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst         3314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.dtb.walker            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst         6955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher         1415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.dtb.walker           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.itb.walker           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst         7562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data         3414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher         2028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.itb.walker           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.inst      3958704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        40597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dcache.prefetcher         5028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.dtb.walker         3264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.itb.walker         9636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4045150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst    297293169                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     46434982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher      1191658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.dtb.walker       223482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst    636136149                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    245710242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher    136142183                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.dtb.walker      2846718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.itb.walker      2455446                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst    689491224                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    338122547                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher    206403505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker      9256296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.itb.walker      9425513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.inst 292106263587                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   3589910599                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dcache.prefetcher    428261705                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.dtb.walker    304406760                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.itb.walker    863980697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 299913956462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.088432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.087472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.180328                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.dtb.walker     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.178379                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.268617                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.518125                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.dtb.walker     0.191176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.itb.walker     0.195122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.218599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.378492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.819063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.445545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.itb.walker     0.316901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.800763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.255649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.415057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.dtb.walker     0.393680                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.itb.walker     0.752636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.766638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 89708.258600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99860.176344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 108332.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dtb.walker       111741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 91464.579295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97310.986931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 96213.556890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dtb.walker 109489.153846                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.itb.walker 102310.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 91178.421582                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99039.996192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 101776.876233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker 102847.733333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.itb.walker 104727.922222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 73788.356893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 88427.977412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 85175.358990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.dtb.walker 93261.875000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.itb.walker 89661.757680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74141.615629                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data          441                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.dcache.prefetcher           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           87                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.dcache.prefetcher            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          977                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.dcache.prefetcher            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1531                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          465                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.dcache.prefetcher           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          432                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.dcache.prefetcher           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          854                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.dcache.prefetcher           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1804                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu3.data      1231650                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1231650                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          906                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.dcache.prefetcher           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          519                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.dcache.prefetcher           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1831                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.dcache.prefetcher           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3335                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.513245                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.dcache.prefetcher     0.464286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.832370                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.dcache.prefetcher     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.466412                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.dcache.prefetcher     0.718750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.540930                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  1442.213115                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   682.732816                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          465                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          432                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.dcache.prefetcher           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          854                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.dcache.prefetcher           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1804                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        65688                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7347769                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.dcache.prefetcher       204204                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      6805848                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.dcache.prefetcher       204204                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     13894439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.dcache.prefetcher       364140                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28886292                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.513245                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.464286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.832370                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.dcache.prefetcher     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.466412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.dcache.prefetcher     0.718750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.540930                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        16422                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 15801.653763                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15754.277778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        15708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 16269.834895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.dcache.prefetcher 15832.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16012.356984                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8191.363322                       # Cycle average of tags in use
system.l2.tags.total_refs                    10664337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4082876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.611967                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.482245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       26.326780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.668914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher     0.109569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.003680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     0.004808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       19.694673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.943120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher     1.765033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     0.048187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     0.045017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       29.525183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       14.767074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher     3.262558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker     0.236803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker     0.190225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     7859.805709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      145.871464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher    13.357670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker     8.027319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker    22.227292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.959449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.002713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999922                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1047                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2435                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.127808                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.007812                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.863037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  87553933                       # Number of tag accesses
system.l2.tags.data_accesses                 87553933                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        212096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         31680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        445056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        211584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher        90560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        484032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        434944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher       129792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst     253336512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       3263744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dcache.prefetcher       319296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker       208896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker       616704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          259800448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       212096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       445056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       484032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst    253336512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     254477696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16219200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16219200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           3306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher         1415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           6796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher         2028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst        3958383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          50996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dcache.prefetcher         4989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker         3264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker         9636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4059382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       253425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             253425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           303653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            45355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher         1008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker          183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           637176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           302920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher       129653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker         2382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker         2199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           692977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           622699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher       185820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker         8246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker         8246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst        362695814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          4672624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dcache.prefetcher       457128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker       299071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker       882920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             371950076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       303653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       637176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       692977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst    362695814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        364329620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23220640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23220640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23220640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          303653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           45355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher         1008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker          183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          637176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          302920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher       129653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker         2382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker         2199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          692977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          622699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher       185820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker         8246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker         8246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst       362695814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         4672624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dcache.prefetcher       457128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker       299071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker       882920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            395170716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    506796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dcache.prefetcher::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.dtb.walker::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      6599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dcache.prefetcher::samples      2826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.dtb.walker::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.itb.walker::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     13578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples      4054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.itb.walker::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples   7916766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     98120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dcache.prefetcher::samples      9840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.dtb.walker::samples      6526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.itb.walker::samples     19272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009832024920                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12355182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             487075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4059382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     253425                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8118764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   506850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1019823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1017373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1012097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1009196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1016118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1020899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1006631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1012582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             62314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80701295720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60860392500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            263282473220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9945.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32445.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    395440                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7365598                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  452040                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               8118764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               506850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4014845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4019696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 195007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 194128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       803876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    343.198125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.425464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.009413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          6173      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127       137158     17.06%     17.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        63749      7.93%     25.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255        54888      6.83%     32.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319        48007      5.97%     38.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383        45036      5.60%     44.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447        41865      5.21%     49.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511        49266      6.13%     55.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575       357734     44.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       803876                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     383.529587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2233.956653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        20449     96.65%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095          155      0.73%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           87      0.41%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191           94      0.44%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239          102      0.48%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287           66      0.31%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335           33      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383           25      0.12%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431           45      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479           35      0.17%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527           24      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575           13      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            9      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            6      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.952926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.347329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     28.630750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         14460     68.34%     68.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31          5467     25.84%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           516      2.44%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            75      0.35%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            34      0.16%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            29      0.14%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             9      0.04%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79            13      0.06%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            18      0.09%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95            28      0.13%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           37      0.17%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            4      0.02%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            4      0.02%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           17      0.08%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          256      1.21%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            9      0.04%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            3      0.01%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            5      0.02%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            3      0.01%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            4      0.02%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            1      0.00%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            1      0.00%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            5      0.02%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            2      0.01%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.00%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.00%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            4      0.02%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263           71      0.34%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            6      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            4      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            5      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            7      0.03%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.00%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            4      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::344-351            7      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-359           24      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::360-367            6      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383           11      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              259671008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16217472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               259800448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16219200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       371.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    371.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  698482056804                       # Total gap between requests
system.mem_ctrls.avgGap                     161955.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       212096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        31680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dcache.prefetcher          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.dtb.walker          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       445056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       211168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dcache.prefetcher        90432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.dtb.walker         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.itb.walker         1536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       484032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       434496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher       129728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker         5760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.itb.walker         5760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst    253336512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      3139840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dcache.prefetcher       314880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.dtb.walker       208832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.itb.walker       616704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16217472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 303652.760898482986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 45355.496875301476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dcache.prefetcher 1007.899930562255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.dtb.walker 183.254532829501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 637176.010648174677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 302324.165535469132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dcache.prefetcher 129469.327444042385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.dtb.walker 2382.308926783512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.itb.walker 2199.054393954011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 692977.015894757700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 622057.511689740815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 185728.469022699166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 8246.453977327541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.itb.walker 8246.453977327541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 362695813.712619125843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 4495233.690307657234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dcache.prefetcher 450806.150760572229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.dtb.walker 298979.770311330736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.itb.walker 882920.339172535343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23218166.054964937270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dcache.prefetcher           22                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.dtb.walker            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         6612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dcache.prefetcher         2830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.dtb.walker           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.itb.walker           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        13592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher         4056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker          180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.itb.walker          180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst      7916766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       101992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dcache.prefetcher         9978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.dtb.walker         6528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.itb.walker        19272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       506850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    316217130                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     57407922                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dcache.prefetcher      1446258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.dtb.walker       276168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    680828070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    372188414                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dcache.prefetcher    150359602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.dtb.walker      3483472                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.itb.walker      2837704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    748948888                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    763594788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher    239431170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker     10934240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.itb.walker     11222536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst 253577897456                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4681459696                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dcache.prefetcher    424231176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.dtb.walker    333843278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.itb.walker    905865252                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16779573185380                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47709.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57987.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dcache.prefetcher     65739.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.dtb.walker     69042.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48952.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56289.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dcache.prefetcher     53130.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.dtb.walker     66989.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.itb.walker     59118.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49514.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     56179.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     59031.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     60745.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.itb.walker     62347.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     32030.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     45900.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dcache.prefetcher     42516.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.dtb.walker     51140.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.itb.walker     47004.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33105599.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         2445413784.538370                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         861430729.825888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        13938462998.552763                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       781565267.615960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4993519822.196090                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     26324066129.155556                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1920905072.858526                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       51265363804.718750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.395393                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41678356430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23372700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 633433588440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 49                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27847364884.919998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   130045986594.448578                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows           11     44.00%     44.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           13     52.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 651949516558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2439708663                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 696184122123                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       453058                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          453058                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       453058                       # number of overall hits
system.cpu1.icache.overall_hits::total         453058                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38990                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38990                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38990                       # number of overall misses
system.cpu1.icache.overall_misses::total        38990                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1099028070                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1099028070                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1099028070                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1099028070                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       492048                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       492048                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       492048                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       492048                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.079240                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.079240                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.079240                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.079240                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28187.434470                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28187.434470                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28187.434470                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28187.434470                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38990                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38990                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38990                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1071189924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1071189924                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1071189924                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1071189924                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.079240                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.079240                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.079240                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.079240                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27473.452783                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27473.452783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27473.452783                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27473.452783                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38989                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       453058                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         453058                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38990                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38990                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1099028070                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1099028070                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       492048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       492048                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.079240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.079240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28187.434470                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28187.434470                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38990                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1071189924                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1071189924                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.079240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.079240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27473.452783                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27473.452783                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                 256                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             495368                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39245                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            12.622449                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst          256                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1023085                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1023085                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker          581                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total          581                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker          581                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total          581                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker          187                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          187                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker          187                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          187                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker      4975866                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      4975866                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker      4975866                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      4975866                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker          768                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          768                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker          768                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          768                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.243490                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.243490                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.243490                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.243490                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker 26608.909091                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 26608.909091                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker 26608.909091                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 26608.909091                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks            6                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            6                       # number of writebacks
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker          187                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          187                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker          187                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          187                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker      4441794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      4441794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker      4441794                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      4441794                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.243490                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.243490                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.243490                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.243490                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker 23752.909091                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 23752.909091                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker 23752.909091                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 23752.909091                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements          117                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker          581                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total          581                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker          187                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          187                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker      4975866                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      4975866                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker          768                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          768                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.243490                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.243490                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker 26608.909091                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 26608.909091                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker          187                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker      4441794                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      4441794                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.243490                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.243490                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker 23752.909091                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 23752.909091                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    10.938234                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          792                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          195                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     4.061538                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker    10.938234                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker     0.683640                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.683640                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            9                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses         6331                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses         6331                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker         3316                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total         3316                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker         3316                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total         3316                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker          290                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          290                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker          290                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          290                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker      6247500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      6247500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker      6247500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      6247500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker         3606                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total         3606                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker         3606                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total         3606                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.080422                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.080422                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.080422                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.080422                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker 21543.103448                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 21543.103448                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker 21543.103448                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 21543.103448                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks           15                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           15                       # number of writebacks
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker          290                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker          290                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker      5419260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      5419260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker      5419260                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      5419260                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.080422                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.080422                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.080422                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.080422                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker 18687.103448                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 18687.103448                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker 18687.103448                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 18687.103448                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements          124                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker         3316                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total         3316                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker          290                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          290                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker      6247500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      6247500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker         3606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total         3606                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.080422                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.080422                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker 21543.103448                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 21543.103448                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker          290                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker      5419260                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      5419260                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.080422                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.080422                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker 18687.103448                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 18687.103448                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    12.922431                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs         3644                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          300                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    12.146667                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker    12.922431                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker     0.807652                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.807652                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses        29138                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses        29138                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       387695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          387695                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       397096                       # number of overall hits
system.cpu1.dcache.overall_hits::total         397096                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        16945                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16945                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        17495                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17495                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    612292100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    612292100                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    612292100                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    612292100                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       404640                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       404640                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       414591                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       414591                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.041877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.042198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.042198                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 36134.086751                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36134.086751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 34998.119463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34998.119463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches             1275                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks        10403                       # number of writebacks
system.cpu1.dcache.writebacks::total            10403                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         3014                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3014                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         3014                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3014                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        13931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        13931                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        14457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher         2774                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        17231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           37                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           37                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data    454821542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    454821542                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data    467512178                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher    159564668                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    627076846                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       814674                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       814674                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.034428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.034871                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.041561                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32648.161797                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32648.161797                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32338.118420                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 57521.509733                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 36392.365272                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 22018.216216                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 22018.216216                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                 16525                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       221647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         221647                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        10713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    354622380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    354622380                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       232360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       232360                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.046105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 33102.061047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33102.061047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        10542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           24                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           24                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    340042500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    340042500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       814674                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       814674                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.045369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32255.976096                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32255.976096                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data 33944.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 33944.750000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       165873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        165873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         4233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    178530702                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    178530702                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       170106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       170106                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.024884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.024884                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 42175.927711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42175.927711                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         1746                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1746                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         2487                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2487                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data           13                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           13                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     98766906                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     98766906                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.014620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014620                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 39713.271411                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 39713.271411                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data            9                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            9                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           47                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.839286                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.839286                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           47                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data      3188724                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3188724                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.839286                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.839286                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 67845.191489                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 67845.191489                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data         9392                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total         9392                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data          503                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total          503                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data         9895                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total         9895                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.050834                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.050834                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data          479                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total          479                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data      9501912                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total      9501912                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.048408                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.048408                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data 19836.977035                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total 19836.977035                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher         2774                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total         2774                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher    159564668                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total    159564668                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 57521.509733                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 57521.509733                       # average HardPFReq mshr miss latency
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data          175                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total          175                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data         1999                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         1999                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_miss_latency::.cpu1.data     79139018                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_miss_latency::total     79139018                       # number of WriteLineReq miss cycles
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data         2174                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total         2174                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.919503                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.919503                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_miss_latency::.cpu1.data 39589.303652                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 39589.303652                       # average WriteLineReq miss latency
system.cpu1.dcache.WriteLineReq_mshr_hits::.cpu1.data         1097                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_hits::total         1097                       # number of WriteLineReq MSHR hits
system.cpu1.dcache.WriteLineReq_mshr_misses::.cpu1.data          902                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_misses::total          902                       # number of WriteLineReq MSHR misses
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::.cpu1.data     16012136                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total     16012136                       # number of WriteLineReq MSHR miss cycles
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::.cpu1.data     0.414903                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.414903                       # mshr miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu1.data 17751.813747                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 17751.813747                       # average WriteLineReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         8858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          387                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8867880                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8867880                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.041860                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041860                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22914.418605                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22914.418605                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          300                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          300                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2200548                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2200548                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009410                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009410                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25293.655172                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25293.655172                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         9232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9232                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4284                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4284                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         9233                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9233                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000108                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000108                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4284                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3570                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3570                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000108                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_miss_latency::.cpu1.data      3400782                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_miss_latency::total      3400782                       # number of CleanSharedReq miss cycles
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::.cpu1.data          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu1.dcache.CleanSharedReq_mshr_misses::.cpu1.data          768                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_misses::total          768                       # number of CleanSharedReq MSHR misses
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::.cpu1.data      2391212                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_latency::total      2391212                       # number of CleanSharedReq MSHR miss cycles
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::.cpu1.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu1.data  3113.557292                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.CleanSharedReq_avg_mshr_miss_latency::total  3113.557292                       # average CleanSharedReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          224.739673                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             439118                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            17068                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.727560                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   222.604004                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     2.135669                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.869547                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.008342                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.877889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.152344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           884507                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          884507                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47149254048608288                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
