module Inst2Reg(instructionIn, instructionOut, clk, reset);
input logic clk, reset;
input logic[31:0] instructionIn;
output logic[31:0] instrucitonOut;


genvar i;
			generate 
			for(i = 0; i <32 ; i++) begin: firstStage
			D_FF (instructionOut[i],instructionIn[i] , reset, clk);
			end
			endgenerate
endmodule