
[Global]
SaveParameters=0
Description=Inorder Mesh with shared LLC and MESI Coherence
File=timep_inorder_mesh_sharedLLC_MESI
Version=2.2
Name=Inorder Mesh with shared LLC and MESI Coherence
Type=HAsim
Class=Asim::Model
DefaultBenchmark=
DefaultRunOpts=
RootName=Single Chip Timing Partition
RootProvides=hasim_timep

[Model]
DefaultAttributes=hasim inorder
model=Single Chip Timing Partition

[Pipeline and Caches]
File=modules/hasim/timing-models/core/core-with-cache/core-with-cache.awb
Packagehint=hasim-models

[Pipeline and Caches/Requires]
hasim_pipeline=Inorder Pipeline, 2-bit branch predictor
hasim_private_caches=Direct Mapped, Writethrough Private Caches

[Chip Base Types]
File=modules/hasim/timing-models/chip/base-types/chip-base-types.awb
Packagehint=hasim-models

[HAsim Modeling Library/Requires]
hasim_cache_algorithms=Cache Modeling Algorithms

[Cache Modeling Algorithms]
File=modules/hasim/timing-models/caches/cache-algorithms/cache-algorithms.awb
Packagehint=hasim-models

[HAsim Modeling Library]
File=modules/hasim/util/modellib/hasim-modellib.awb
Packagehint=hasim

[Single Chip Timing Partition/Requires]
hasim_memory=Null Memory
hasim_modellib=HAsim Modeling Library
hasim_chip=Multi-Core Chip

[Single Chip Timing Partition]
File=modules/hasim/timing-partition/single-chip/single-chip-timing-partition.awb
Packagehint=hasim

[Null Memory/Requires]
memory_base_types=Memory Base Types

[Uncore with Interconnect]
File=modules/hasim/timing-models/uncore/uncore-with-interconnect.awb
Packagehint=hasim-models

[Uncore with Interconnect/Requires]
hasim_last_level_cache=Writeback No Coherence Last Level Cache
hasim_interconnect=Mesh Interconnect
hasim_memory_controller=Latency-Delay Controller

[Multi-Core Chip/Requires]
chip_base_types=Chip Base Types
hasim_core=Pipeline and Caches
hasim_uncore=Uncore with Interconnect
hasim_chip_topology=Standard Topology Manager

[Multi-Core Chip]
File=modules/hasim/timing-models/chip/multi-core/multi-core-chip.awb
Packagehint=hasim-models

[Null Memory]
File=modules/hasim/timing-models/memory/memory-null.awb
Packagehint=hasim-models

[Memory Base Types]
File=modules/hasim/timing-models/memory/base-types/memory-base-types.awb
Packagehint=hasim-models

[Mesh Interconnect]
File=modules/hasim/timing-models/uncore/interconnects/torus/icn-mesh.awb
Packagehint=hasim-models

[Latency-Delay Controller]
File=modules/hasim/timing-models/uncore/memory-controller/latency-delay/memory-controller-latency-delay.awb
Packagehint=hasim-models

[Writeback No Coherence Last Level Cache]
File=modules/hasim/timing-models/caches/protocol/no-coherence/last-level-cache/set-associative/last-level-cache-no-coherence.awb
Packagehint=hasim-models

[Set Associative Last Level Cache Alg]
File=modules/hasim/timing-models/caches/cache-algorithms/wrappers/last-level-cache/llc-set-associative.awb
Packagehint=hasim-models

[Writeback No Coherence Last Level Cache/Requires]
hasim_last_level_cache_alg=Set Associative Last Level Cache Alg

[Inorder Pipeline, 2-bit branch predictor]
File=config/pm/hasim-models/pipeline/inorder/inorder.apm
Packagehint=hasim-models

[Standard Topology Manager]
File=modules/hasim/timing-models/chip/topology/std/topology-std.awb
Packagehint=hasim-models

[Direct Mapped, Writethrough Private Caches]
File=config/pm/hasim-models/private-caches/private-caches.apm
Packagehint=hasim-models

[Interconnect Common]
File=modules/hasim/timing-models/uncore/interconnects/common/icn-common.awb
Packagehint=hasim-models

[Mesh Interconnect/Requires]
hasim_interconnect_common=Interconnect Common
