[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ONET1151PRGTR production of TEXAS INSTRUMENTS from the text:ONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\n11.3GbpsLimiting Amplifier\nCheck forSamples: ONET1151P\n1FEATURES •Output Disable\n•Surface Mount Small Footprint 3mm×3mm •Upto11.3 Gbps Operation\n16-Pin RoHS Compliant QFN Package•Two-Wire Digital Interface\n•PinCompatible totheONET8501PB•Adjustable LOS Threshold\n•Digitally Selectable Output VoltageAPPLICATIONS\n•Digitally Selectable Output De-Emphasis•10Gigabit Ethernet Optical Receivers•Adjustable Input Threshold Voltage•2x/4x/8x and10xFibre Channel Optical•Output Polarity SelectReceivers\n•Programmable LOS Masking Time•SONET OC-192/SDH-64 Optical Receivers\n•Input Offset Cancellation•SFP+ andXFP Transceiver Modules\n•CML Data Outputs with On-Chip 50-ΩBack-•Cable Driver andReceiverTermination toVCC\n•Single +3.3-V Supply\n•Low Power Consumption\nDESCRIPTION\nThe ONET1151P isahigh-speed, 3.3-V limiting amplifier formultiple fiber optic and copper cable applications\nwith data rates upto11.3 Gbps.\nThe device provides atwo-wire serial interface which allows digital control oftheoutput amplitude, output pre-\nemphasis, input threshold voltage (slice level) andtheloss ofsignal assert level.\nThe ONET1151P provides again ofabout 33dB which ensures afully differential output swing forinput signals\naslowas20mV p-p.Theoutput amplitude canbeadjusted between 350mV p-pand850mV p-p.Tocompensate for\nfrequency dependent loss ofmicrostrips orstriplines connected totheoutput ofthedevice, programmable de-\nemphasis isincluded intheoutput stage. Asettable loss ofsignal (LOS) detection with programmable output\nmasking time andoutput disable arealso provided.\nThepart, available inRoHS compliant small footprint 3mmx3mm16-pin QFN package, typically dissipates 132\nmW with 550mV p-poutput andischaracterized foroperation from−40°Cto100°C.\n1\nPlease beaware thatanimportant notice concerning availability, standard warranty, anduseincritical applications of\nTexas Instruments semiconductor products anddisclaimers thereto appears attheendofthisdata sheet.\nPRODUCTION DATA information iscurrent asofpublication date. Copyright ©2013, Texas Instruments IncorporatedProducts conform tospecifications per theterms oftheTexas\nInstruments standard warranty. Production processing does not\nnecessarily include testing ofallparameters.\nOutput \nBuffer Gain Stage50/c0d 50/c0dVCC\n100/c0d\nSettings\n4 BitInput Threshold\nCPRNG and DE\nAmplitude\nLOS Adjust\nPower-On \nResetBandgap Voltage  \nReference and \nBias Current \nGeneration 2-Wire Interface & \nControl LogicSDA\nSCK\nDISDIN+\nDIN-\nSDA\nSCK\nDISDOUT+\nDOUT-Gain StageOffset \nCancellation\n8 Bit Register\n3 BitLOS DetectionLOSCOC1 COC2\nVCC\nGND\n8 Bit Register8 Bit Register\nLOS Masking 8 Bit Register4 Bit\nLOS Masking 8 Bit RegisterSettings 8 Bit RegisterInput \nBuffer\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\nBLOCK DIAGRAM\nAsimplified block diagram oftheONET1151P isshown inFigure 1.\nThis compact, lowpower 11.3 Gbps limiting amplifier consists ofahigh-speed data path with offset cancellation\nblock (DC feedback) combined with ananalog settable input threshold adjust, aloss ofsignal detection block\nusing 2peak detectors, atwo-wire interface with acontrol-logic block andabandgap voltage reference andbias\ncurrent generation block.\nFigure 1.Simplified Block Diagram oftheONET1151P\n2 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nSCK\nNC\nGND\nDIN+\nDIN-\nGND  DOUT+VCC \nDOUT-\nVCCSDA\nNCCOC2  COC1  \nDIS\nLOS21\n3\n41112\n10\n9\n65 7 81516 14 13\nONET\n1151P\n16 Pin QFN\n ONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nPACKAGE\nTheONET1151P isavailable inasmall footprint 3mm×3mm16-pin RoHS compliant QFN package with alead\npitch of0.5mm. Thepinout isshown inFigure 2.\nFigure 2.Pinout ofONET1151P ina3mm x3mm 16-Pin QFN Package (Top View)\nTable 1.PINDESCRIPTIONS\nPIN\nTYPE DESCRIPTION\nNAME NO.\nGND 1,4,EP Supply Circuit ground. Exposed diepad(EP) must begrounded.\nDIN+ 2 Analog-input Non-inverted data input. Differentially 100Ωterminated toDIN–.\nDIN– 3 Analog-input Inverted data input. Differentially 100Ωterminated toDIN+.\nOffset cancellation filter capacitor plus terminal. Anexternal capacitor canbeconnected\nCOC1 5 Analog between thispinandCOC2 toreduce thelowfrequency cutoff. Todisable theoffset\ncancellation loop, connect COC1 andCOC2 together.\nOffset cancellation filter capacitor minus terminal. Anexternal capacitor canbeconnected\nCOC2 6 Analog between thispinandCOC1 toreduce thelowfrequency cutoff. Todisable theoffset\ncancellation loop, connect COC1 andCOC2 together.\nDIS 7 Digital-input Disables theoutput stage when settoahigh level.\nOpen drain High level indicates thattheinput signal amplitude isbelow theprogrammed threshold level.LOS 8MOS Open drain output. Requires anexternal 10kΩpull-up resistor toVCC forproper operation.\nVCC 9,12 Supply 3.3-V supply voltage.\nDOUT – 10 CML-out Inverted data output. On-chip 50Ωback-terminated toVCC.\nDOUT+ 11 CML-out Non-inverted data output. On-chip 50Ωback-terminated toVCC.\nNC 13,14 NoConnect Donotconnect\nSCK 15 Digital-input Serial interface clock input. Connect apull-up resistor (10kΩtypical) toVCC.\nSDA 16 Digital-input Serial interface data input. Connect apull-up resistor (10kΩtypical) toVCC.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: ONET1151P\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nABSOLUTE MAXIMUM RATINGS(1)\nover operating free-air temperature range (unless otherwise noted)\nVALUE\nPARAMETER UNIT\nMIN MAX\nVCC Supply voltage(2)–0.3 4 V\nVDIN+,VDIN– Voltage atDIN+, DIN–(2)0.5 4 V\nVLOS,VCOC1 ,VCOC2 ,\nVDOUT+ ,VDOUT –,VDIS, Voltage atLOS, COC1, COC2, DOUT+, DOUT-, DIS, SDA, SCK(2)–0.3 4.0 V\nVSDA,VSCK\nVDIN, DIFF Differential voltage between DIN+ andDIN– ±2.5 V\nIDIN+,IDIN–,IDOUT+ ,Continuous current atinputs andoutputs 25 mAIDOUT –\nESD ESD rating atallpins 2kV(HBM)\nTA Characterized free-air operating temperature range –40 100 °C\nTJ,max Maximum junction temperature 125 °C\nTSTG Storage temperature range –65 150 °C\nTC Case temperature –40 110 °C\nTLEAD Lead temperature 1.6mm (1/16 inch) from case for10seconds 260 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute –maximum –rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect tonetwork ground terminal.\nRECOMMENDED OPERATING CONDITIONS\nover operating free-air temperature range (unless otherwise noted)\nVALUE\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX\nTA=–40°Cto+100 °C 2.9 3.3 3.63\nVCC Supply voltage V\nTA=–30°Cto+100 °C 2.85 3.3 3.63\nTA Operating free-air temperature –40 100 °C\nDIGITAL input high voltage 2.0 V\nDIGITAL input lowvoltage 0.8 V\nDCELECTRICAL CHARACTERISTICS\nover recommended operating conditions with 50-Ωoutput load, 550mVp-poutput voltage andBIAS bit(Register 7)setto1,\nunless otherwise noted. Typical operating condition isat3.3VandTA=25°C\nVALUE\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX\nTA=–40°Cto+100 °C 2.9 3.3 3.63\nVCC Supply voltage V\nTA=–30°Cto+100 °C 2.85 3.3 3.63\nIVCC Supply current DIS=0,CML currents included 40 52 mA\nRIN Data input resistance Differential 100 Ω\nROUT Data output resistance Single-ended, referenced toVCC 50 Ω\nLOS HIGH voltage ISOURCE =50µAwith 10kΩpull-up toVCC 2.3 V\nLOS LOW voltage ISINK =10mAwith 10kΩpull-up toVCC 0.4 V\n4 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nACELECTRICAL CHARACTERISTICS\nover recommended operating conditions with 50-Ωoutput load, 550mVpp output voltage andBIAS bit(Register 7)setto1,\nunless otherwise noted. Typical operating condition isatVCC=3.3VandTA=25°C.\nVALUE\nPARAMETER TEST CONDITIONS UNIT\nMIN TYP MAX\nf3dB-H -3dB bandwidth default settings 7.5 9.5 GHz\nf3dB-L Low frequency -3dB bandwidth With 330pFCOC capacitor 10 45 kHz\nPRBS31 pattern at11.3 Gbps, BER <10–126 9\nVIN,MIN Data input sensitivity mVp-pVOD-min≥0.95 *VOD(output limited) 20 40\n0.01 GHz <f<5GHz –15\nSDD11 Differential input return gain dB\n5GHz <f<12.1 GHz –8\nSDD22 Differential output return gain 0.01 GHz <f<5GHz –15 dB\n5GHz <f<12.1 GHz –8\nSCD11 Differential tocommon mode conversion gain 0.01 GHz <f<12.1 GHz –15 dB\n0.01 GHz <f<5GHz –13\nSCC22 Common mode output return gain dB\n5GHz <f<12.1 GHz –9\nA Small signal gain 26 33 dB\nVIN-MAX Data input overload BIAS (Reg7 bit0)setto1 2000 mVp-p\nVIN=15mVp-p,K28.5 pattern 3 8\nDJ Deterministic jitter at11.3 Gbps VIN=30mVp-p,K28.5 pattern 3 10 psp-p\nVIN=2000 mVp-p,K28.5 pattern 6 15\nRJ Random jitter VIN=30mVp-p 1 psrms\nVIN>30mVp-p,DIS=0,AMP[0..2] =000 380\nmVp-pVOD Differential data output voltage VIN>30mVp-p,DIS=0,AMP[0..2] =111 820\nDIS=1 5 mVrms\nVPREEM Output de-emphasis step size 1 dB\ntR Output risetime 20% –80%, VIN>30mVp-p 30 40 ps\ntF Output falltime 20% –80%, VIN>30mVp-p 30 40 ps\nCMOV ACcommon mode output voltage PRBS31 pattern; AMP[0..2] =010 7 mVrms\nLOW LOS assert threshold range min. K28.5 pattern at11.3 Gbps, LOSRNG =0 15\nVTH mVp-pLOW LOS assert threshold range max. K28.5 pattern at11.3 Gbps, LOSRNG =0 35\nHIGH LOS assert threshold range min. K28.5 pattern at11.3 Gbps, LOSRNG =1 35\nVTH mVp-pHIGH LOS assert threshold range max. K28.5 pattern at11.3 Gbps, LOSRNG =1 80\nVersus temperature at11.3 Gbps 1.5 dB\nLOS threshold variation Versus supply voltage VCC at11.3 Gbps 1 dB\nVersus data rate 1.5 dB\nLOS hysteresis (electrical) K28.5 pattern at11.3 Gbps 2 4 6.5 dB\nTLOS_AST LOS assert time 2.5 10 80 µs\nTLOS_DEA LOS deassert time 2.5 10 80 µs\nMaximum LOS output masking time 2000 µs\nLOS masking time step size 32 µs\nTDIS Disable response time 20 ns\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: ONET1151P\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nDETAILED DESCRIPTION\nHIGH-SPEED DATA PATH\nThe high-speed data signal isapplied tothedata path bymeans ofinput signal pins DIN+ /DIN–.The data path\nconsists ofa100-Ωdifferential termination resistor followed byaninput buffer. Again stage andanoutput buffer\nstage follow theinput buffer, which together provide again of33dB. The device can accept input amplitude\nlevels from 6mV p-pupto2000mV p-p.The amplified data output signal isavailable attheoutput pins DOUT+ /\nDOUT –which include on-chip 2×50-Ωback-termination toVCC.\nOffset cancellation compensates forinternal offset voltages and thus ensures proper operation even forvery\nsmall input data signals. The offset cancellation can bedisabled sothat theinput threshold voltage can be\nadjusted tooptimize thebiterror rate orchange theeye crossing tocompensate forinput signal pulse width\ndistortion. The offset cancellation canbedisabled bysetting OCDIS =1(bit1ofregister 0).The input threshold\nlevel can beadjusted using register settings THADJ[0..7] (register 1).When register 1issetto0x00, the\nthreshold adjustment circuitry isdisabled toreduce thesupply current. Setting register 1toanyother value will\nenable thecircuitry and thesupply current willincrease byapproximately 2mA. The amount ofadjustment that\nregister 1can provide iscontrolled bytheCPRNG[1..0] bits(register 2).Fordetails regarding input threshold\nadjust andrange, seeTable 12.\nThe lowfrequency cutoff isaslowas80kHz with thebuilt-in filter capacitor. Forapplications, which require even\nlower cutoff frequencies, anadditional external filter capacitor may beconnected totheCOC1 andCOC2 pins. A\nvalue of330pFresults inalowfrequency cutoff of10kHz.\nThe receiver canbeoptimized forvarious applications using thesettings inregister 7.Toenable thesettings, set\ntheSEL bit(bit7ofregister 7)to1.Itisrecommended thattheBIAS bit(bit0ofregister 7)besetto1,especially\niftheinput voltage totheONET1151P willexceed about 500 mV p-pdifferential. Setting BIAS to1adds 2mAof\nbias current totheinput stage, making itmore robust forhigh input voltages. Forinput voltages lower than 500\nmV p-p,astypically would besupplied from atransimpedance amplifier (TIA), BIAS canbesetto0toreduce the\nsupply current. Inaddition, theRXOPT[1..0] bits(register 7)canbeused tooptimize thejitter based upon theTIA\nthatisused. When RXOPT issetto00,there issome input equalization setattheinput tothelimiting amplifier.\nThis isagood general setting touseandformost applications itisrecommended tosetregister 7to0x81. Ifthe\ninput voltage tothelimiting amplifier does notexceed about 500mV p-pdifferential, then thejitter may bereduced\nbysetting register 7to0x85.\nBANDGAP VOLTAGE AND BIAS GENERATION\nThe ONET1151P limiting amplifier issupplied byasingle +3.3-V supply voltage connected totheVCC pins. This\nvoltage isreferred toground (GND).\nOn-chip bandgap voltage circuitry generates areference voltage, independent ofsupply voltage, from which all\nother internally required voltages andbias currents arederived.\nHIGH-SPEED OUTPUT BUFFER\nThe output amplitude ofthebuffer can bevaried from 350 mV p-pto850 mV p-pusing theregister settings\nAMP[0..2] (register 3)viatheserial interface. The default amplitude setting isAMP[0..2] =010 which provides\n550 mV p-pdifferential output voltage. Tocompensate forfrequency dependant losses oftransmission lines\nconnected totheoutput, theONET1151P hasadjustable de-emphasis oftheoutput stage. The de-emphasis can\nbesetfrom 0to8dB in1dB steps using register settings DEADJ[0..3] (register 2).\nInaddition, thepolarity oftheoutput pins canbeinverted bysetting theoutput polarity switch bit,POL (bit4of\nregister 0)to1.\n6 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nLOSS OFSIGNAL DETECTION\nThe loss ofsignal detection isdone by2separate level detectors tocover awide dynamic range. The peak\nvalues oftheinput signal andtheoutput signal ofthegain stage aremonitored bythepeak detectors. The peak\nvalues arecompared toapre-defined loss ofsignal threshold voltage inside theloss ofsignal detection block. As\naresult ofthecomparison, theLOS signal, which indicates that theinput signal amplitude isbelow thedefined\nthreshold level, isgenerated. The LOS assert level issettable through theserial interface. There are2LOS\nranges settable with theLOSRNG bit(bit2register 0).Bysetting LOSRNG =1,thehigh range oftheLOS assert\nvalues areused (35mV p-pto80mV p-p)andbysetting LOSRNG =0,thelowrange oftheLOS assert values are\nused (15mV p-pto35mV p-p).\nThere are128possible internal LOS settings (7bit) foreach LOS range toadjust theLOS assert level. IftheLOS\nregister selection bitissetlow, LOSSEL =0(bit7ofregister 11), then thedefault LOS assert level of\napproximately 25mV p-pisused. Iftheregister selection bitissethigh, LOSSEL =1(bit7ofregister 11),then the\ncontent ofLOS[0..6] (register 11)isused tosettheLOS assert level.\nAnLOS output masking time canbeenabled ontheraising andfalling edges oftheLOS output signal. The LOS\nrising edge masking time isenabled bysetting LOSTMRENA =1(bit7ofregister 13)andthetime programmed\nusing LOSTMR[0..6] (register 13).TheLOS falling edge masking time isenabled bysetting LOSTMFENA =1(bit\n7ofregister 12)andthetime programmed using LOSTMF[0..6] (register 12).This feature isused tomask afalse\ninput tothelimiting amplifier after aloss ofsignal has occurred orwhen theinput signal isre-applied. The\nmasking time canbesetfrom 10μsto2ms.\n2-WIRE INTERFACE AND CONTROL LOGIC\nThe ONET1151P uses a2-wire serial interface fordigital control. The twocircuit inputs, SDA and SCK, are\ndriven, respectively, bytheserial data and serial clock from amicrocontroller, forexample. Both inputs include\n100-kΩpull-up resistors toVCC. Fordriving these inputs, anopen drain output isrecommended.\nThe 2-wire interface allows write access totheinternal memory map tomodify control registers andread access\ntoread outcontrol andstatus signals. TheONET1151P isaslave device only which means thatitcannotinitiate\natransmission itself; italways relies ontheavailability oftheSCK signal fortheduration ofthetransmission. The\nmaster device provides theclock signal aswell astheSTART and STOP commands. The protocol foradata\ntransmission isasfollows:\n1.START command\n2.7bitslave address (1000100) followed byaneighth bitwhich isthedata direction bit(R/W). Azero indicates\naWRITE anda1indicates aREAD.\n3.8-bit register address\n4.8-bit register data word\n5.STOP command\nRegarding timing, theONET1151P isI2Ccompatible. The typical timing isshown inFigure 3andcomplete data\ntransfer isshown inFigure 4.Parameters forFigure 3aredefined inTable 2.\nBus Idle: Both SDA andSCK lines remain HIGH.\nStart Data Transfer: Achange inthestate oftheSDA line, from HIGH toLOW, while theSCK lineisHIGH,\ndefines aSTART condition (S).Each data transfer isinitiated with aSTART condition.\nStop Data Transfer: Achange inthestate oftheSDA linefrom LOW toHIGH while theSCK lineisHIGH\ndefines aSTOP condition (P).Each data transfer isterminated with aSTOP condition; however, ifthemaster still\nwishes tocommunicate onthebus, itcan generate arepeated START condition and address another slave\nwithout firstgenerating aSTOP condition.\nData Transfer: Only one data byte canbetransferred between aSTART and aSTOP condition. The receiver\nacknowledges thetransfer ofdata.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: ONET1151P\ntBUF\ntHDSTAtRtLOW\ntHDDATtHIGHtF\ntSUDAT tSUSTAtHDSTA\ntSUSTOP S SPSDA\nSCK\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nAcknowledge: Each receiving device, when addressed, isobliged togenerate anacknowledge bit.The\ntransmitter releases theSDA line and adevice that acknowledges must pull down theSDA line during the\nacknowledge clock pulse insuch away that theSDA line isstable LOW during theHIGH period ofthe\nacknowledge clock pulse. Setup and hold times must betaken into account. When aslave-receiver doesn ’t\nacknowledge theslave address, thedata linemust beleftHIGH bytheslave. The master canthen generate a\nSTOP condition toabort thetransfer. Iftheslave-receiver does acknowledge theslave address butsome time\nlater inthetransfer cannot receive anymore data bytes, themaster must abort thetransfer. This isindicated by\ntheslave generating thenotacknowledge onthefirstbyte tofollow. The slave leaves thedata lineHIGH andthe\nmaster generates theSTOP condition.\nFigure 3.I2CTiming Diagram\nTable 2.Timing Diagram Definitions\nParameter Symbol Min Max Unit\nSCK clock frequency fSCK 400 kHz\nBusfreetime between STOP andSTART conditions tBUF 1.3 μs\nHold time after repeated START condition. After thisperiod, thefirstclock pulse istHDSTA 0.6 μsgenerated\nLow period oftheSCK clock tLOW 1.3 μs\nHigh period oftheSCK clock tHIGH 0.6 μs\nSetup time forarepeated START condition tSUSTA 0.6 μs\nData HOLD time tHDDAT 0 μs\nData setup time tSUDAT 100 ns\nRise time ofboth SDA andSCK signals tR 300 ns\nFalltime ofboth SDA andSCK signals tF 300 ns\nSetup time forSTOP condition tSUSTO 0.6 μs\n8 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nS Slave Address Wr A Register Address A Data Byte AP1 7 11 8 1 8 1 1\nS Slave Address Wr A Register Address A Data Byte NP1 7 11 8 1 8 1 1Write Sequence\nRead Sequence\nS1\nSlave Address Rd A7 11\nLegend\nS Start Condition\nWr Write Bit (bit value = 0)\nRd Read Bit (bit value = 1)\nA Acknowledge\nN Not Acknowledge\nP Stop Condition\n ONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nFigure 4.Data Transfer\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: ONET1151P\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nREGISTER MAPPING\nThe register mapping forread/write register addresses 0(0x00) through 13(0x0D) areshown inTable 3through\nTable 10.The register mapping fortheread only register address 15(0x0F) isshown inTable 11.Table 12\ndescribes thecircuit functionality based ontheregister settings.\nTable 3.Register 0(0x00) Mapping –Control Settings\nRegister Address 0(0x00)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n- - CLKDIS POL DIS LOSRNG OCDIS -\nTable 4.Register 1(0x01) Mapping –Input Threshold Adjust\nRegister Address 1(0x01)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nTHADJ7 THADJ6 THADJ5 THADJ4 THADJ3 THADJ2 THADJ1 THADJ0\nTable 5.Register 2(0x02) Mapping –Cross Point Range andDe-emphasis Adjust\nRegister Address 2(0x02)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n- - CPRNG1 CPRNG0 DEADJ3 DEADJ2 DEADJ1 DEADJ0\nTable 6.Register 3(0x03) Mapping –Output Amplitude Adjust\nRegister Address 3(0x03)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n- - - - - AMP2 AMP1 AMP0\nTable 7.Register 7(0x07) Mapping –Receiver Optimization\nRegister Address 7(0x07)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nSEL - - - RXOPT1 RXOPT0 - BIAS\nTable 8.Register 11(0x0B) Mapping –LOS Assert Level\nRegister Address 11(0x0B)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nLOSSEL LOSA6 LOSA5 LOSA4 LOSA3 LOSA2 LOSA1 LOSA0\nTable 9.Register 12(0x0C) Mapping –Falling Edge LOS Masking Register\nRegister Address 12(0x0C)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nLOSTMFENA LOSTMF6 LOSTMF5 LOSTMF4 LOSTMF3 LOSTMF2 LOSTMF1 LOSTMF0\nTable 10.Register 13(0x0D) Mapping –Rising Edge LOS Masking Register\nRegister Address 13(0x0D)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nLOSTMRENA LOSTMR6 LOSTMR5 LOSTMR4 LOSTMR3 LOSTMR2 LOSTMR1 LOSTMR0\n10 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nTable 11.Register 15(0x0F) Mapping –Selected LOS Level (Read Only)\nRegister Address 15(0x0F)\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\n- SELLOS6 SELLOS5 SELLOS4 SELLOS3 SELLOS2 SELLOS1 SELLOS0\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: ONET1151P\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nTable 12.Register Functionality\nRegister Bit Symbol Function\n7 -\n6 -\nDisable I2Cclock :\n5 CLKDIS 1=clock disabled when DISpinishigh\n0=clock enabled\nOutput polarity switch bit:\n4 POL 1=inverted polarity\n0=normal polarity\nOutput disable bit: 0\n3 DIS 1=output disabled\n0=output enabled\nLOS range bit:\n2 LOSRNG 1=high LOS assert voltage range\n0=lowLOS assert voltage range\nOffset cancellation disable bit:\n1 OCDIS 1=offset cancellation isdisabled\n0=offset cancellation isenabled\n0 - Reserved\n7 THADJ7 Input threshold adjustment setting :\n6 THADJ6 Circuit disabled for00000000 (0)–lowsupply current option\n5 THADJ5 Maximum positive shift for00000001 (1)\n4 THADJ4 Minimum positive shift for01111111 (127)\n1\n3 THADJ3 Zero shift for10000000 (128) –added supply current\n2 THADJ2 Minimum negative shift for10000001 (129)\n1 THADJ1 Maximum negative shift for11111111 (255)\n0 THADJ0\n7 -\n6 -\n5 CPRNG1 Cross point range setting :\nMinimum range for00\n4 CPRNG0 Maximum range for112\n3 PEADJ3 De-emphasis setting :\n2 PEADJ2 0000 =0dB 0100 =3dB 1100 =6dB\n1 PEADJ1 0001 =1dB 0101 =4dB 1101 =7dB\n0 PEADJ0 0011= 2dB 0111 =5dB 1111 =8dB\n7 -\n6 -\n5 -\n4 -\n3 3 -\n2 AMP2 Output amplitude adjustment :\n000=350mVp-p,001=450mVp-p,010=550mVp-p(default), 011=6001 AMP1mVp-p\n0 AMP0 100=650mVp-p,101=700mVp-p,110=750mVp-p,111=850mVp-p\n12 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nTable 12.Register Functionality (continued)\nRegister Bit Symbol Function\nReceiver Optimization :\n7 SEL 1=Content ofregister used tooptimize thereceiver\n0=Default receiver settings\n6 -\n5 -\n4 -\n7\n3 RXOPT1 00=Some input equalization (recommended)\n01=Reduced input equalization 2 RXOPT0\n1 -\nBias current forinput stage control bit:\n0 BIAS 1=Add 2mAextra bias current totheinput stage (recommended).\n0=Default\n7 LOSSEL LOS assert level:\n6 LOSA6 LOSSEL =1\n5 LOSA5 Content ofregister bits6to0isused toselect theLOS assert level\n4 LOSA4 Minimum LOS assert level for0000000\n11\n3 LOSA3 Maximum LOS assert level for1111111\n2 LOSA2 LOSASEL =0\n1 LOSA1 Default LOS assert level of25mVp-pisused\n0 LOSA0\n7 LOSTMFENA Falling edge LOS mask enable andduration :\n6 LOSTMF6 LOSTMFENA =1enables falling edge LOS masking\n5 LOSTMF5 LOSTMFENA =0disables falling edge LOS masking\n4 LOSTMF4 Mask time <10μsfor000000\n12\n3 LOSTMF3 Mask time >2msfor111111\n2 LOSTMF2\n1 LOSTMF1\n0 LOSTMF0\n7 LOSTMRENA Rising edge LOS mask enable andduration :\n6 LOSTMR6 LOSTMRENA =1enables rising edge LOS masking\n5 LOSTMR5 LOSTMRENA =0disables rising edge LOS masking\n4 LOSTMR4 Mask time <10μsfor000000\n13\n3 LOSTMR3 Mask time >2msfor111111\n2 LOSTMR2\n1 LOSTMR1\n0 LOSTMR0\n- - Selected LOS assert level (read only)\n6 SELLOS6\n5 SELLOS5\n4 SELLOS4\n15\n3 SELLOS3\n2 SELLOS2\n1 SELLOS1\n0 SELLOS0\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: ONET1151P\nVCC  \nDIN+  \nDIN- DOUT/cb1  DOUT+ \nLOS COC1DIN+\nDIN- DOUT/cb1 DOUT+ NCSCKSDA\nVCC\nVCCGND\nGND\nNC\nLOSDISCOC2ONET\n1151P\n16 Pin QFNC1 \n0.1/c1dF\nC5 \n330pFL1 \nBLM15HD102SN1\nDISABLE C2 \n0.1/c1dF\nSDA\nSCK\nC3 \n0.1/c1dF\nC4 \n0.1/c1dF\nC6 \n0.1/c1dF\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nAPPLICATION INFORMATION\nFigure 5shows atypical application circuit using theONET1151P.\nFigure 5.Typical Application Circuit\n14 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\n/cb155 /cb150 /cb145 /cb140 /cb135 /cb130 /cb125 /cb120 /cb115 /cb110 /cb15 0 \n0.1 1.0 10.0 100.0 SDD11 (dB) \nFrequency (GHz) \n/cb150 /cb145 /cb140 /cb135 /cb130 /cb125 /cb120 /cb115 /cb110 /cb15 0 \n0.1 1.0 10.0 100.0 SDD22 (dB) \nFrequency (GHz) \n0 5 10 15 20 25 30 35 40 45 50 \n0.01 0.1 1 10 100 SDD21 (dB) \nFrequency (GHz) \n0 100 200 300 400 500 600 700 800 \n0 20 40 60 80 100 VOUT - Output Voltage (mVp-p) \nVIN - Input Voltage (mVp-p) \n ONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nTYPICAL CHARACTERISTICS\nTypical operating condition isatVCC=3.3V,TA=25°C,andRegister 7setto0x81 (unless otherwise noted).\nFREQUENCY RESPONSE TRANSFER FUNCTION\nFigure 6. Figure 7.\nDIFFERENTIAL INPUT RETURN GAIN DIFFERENTIAL OUTPUT RETURN GAIN\nvs vs\nFREQUENCY FREQUENCY\nFigure 8. Figure 9.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: ONET1151P\n0.0 0.4 0.8 1.2 1.6 2.0 2.4 2.8 3.2 \n0 10 20 30 40 50 60 70 80 90 100 RJ - Random Jitter (psRMS) \nVIN - Input Voltage (mVp-p) \n0 10 20 30 40 50 60 70 80 90 \n128 138 148 158 168 178 188 198 208 218 228 238 248  258 LOS Assert/Deassert Voltage (mVp-p) \nRegister Setting (Decimal) LOS Deassert Voltage \nLOS Assert Voltage \n1.0E-15 1.0E-14 1.0E-13 1.0E-12 1.0E-11 1.0E-10 1.0E-09 \n0 1 2 3 4 5 BER \nVIN - Input Voltage (mVp-p) \n0 1 2 3 4 5 6 7 8 9 10 \n0 200 400 600 800 1,000 1,200 1,400 1,600 1,800 2,000 DJ - Deterministic Jitter (psp-p) \nVIN - Input Voltage (mVp-p) \nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nTYPICAL CHARACTERISTICS (continued)\nTypical operating condition isatVCC=3.3V,TA=25°C,andRegister 7setto0x81 (unless otherwise noted).\nBIT-ERROR RATIO DETERMINISTIC JITTER\nvs vs\nINPUT AMPLITUDE (11.3GBPS) INPUT AMPLITUDE\nFigure 10. Figure 11.\nRANDOM JITTER LOS ASSERT /DEASSERT VOLTAGE\nvs vs\nINPUT AMPLITUDE REGISTER SETTING (LOSRNG =0)\nFigure 12. Figure 13.\n16 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\n0 1 2 3 4 5 6 7 8 \n158 168 178 188 198 208 218 228 238 248 258 LOS Hysteresis (dB) \nRegister Setting (Decimal) \n0 20 40 60 80 100 120 140 160 180 200 220 \n158 168 178 188 198 208 218 228 238 248 258 LOS Assert/Deassert Voltage (mVp-p) \nRegister Setting (Decimal) LOS Deassert Voltage \nLOS Assert Voltage \n0 1 2 3 4 5 6 7 8 \n128 138 148 158 168 178 188 198 208 218 228 238 248  258 LOS Hysteresis (dB) \nRegister Setting (Decimal) \n ONET1151P\nwww.ti.com SLLSEH8 –SEPTEMBER 2013\nTYPICAL CHARACTERISTICS (continued)\nTypical operating condition isatVCC=3.3V,TA=25°C,andRegister 7setto0x81 (unless otherwise noted).\nLOS ASSERT /DEASSERT VOLTAGE LOS HYSTERESIS\nvs vs\nREGISTER SETTING (LOSRNG =1) REGISTER SETTING (LOSRNG =0)\nFigure 14. Figure 15.\nLOS HYSTERESIS\nvs\nREGISTER SETTING (LOSRNG =1)\nFigure 16.\nCopyright ©2013, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: ONET1151P\nONET1151P\nSLLSEH8 –SEPTEMBER 2013 www.ti.com\nTYPICAL CHARACTERISTICS (continued)\nTypical operating condition isatVCC=3.3V,TA=25°C,andRegister 7setto0x81 (unless otherwise noted).\nOUTPUT EYE-DIAGRAM AT11.3 GBPS OUTPUT EYE-DIAGRAM AT11.3 GBPS\nAND 20mVp-pINPUT VOLTAGE AND MAXIMUM INPUT VOLTAGE (2000 mVp-p)\nFigure 17. Figure 18.\nOUTPUT EYE-DIAGRAM AT10.3 GBPS OUTPUT EYE-DIAGRAM AT10.3 GBPS\nAND 20mVp-pINPUT VOLTAGE (20mVp-p) AND MAXIMUM INPUT VOLTAGE (2000 mVp-p)\nFigure 19. Figure 20.\n18 Submit Documentation Feedback Copyright ©2013, Texas Instruments Incorporated\nProduct Folder Links: ONET1151P\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nONET1151PRGTR ACTIVE VQFN RGT 163000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 100 1151P\nONET1151PRGTT ACTIVE VQFN RGT 16250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 100 1151P\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nONET1151PRGTR VQFN RGT 163000 330.0 12.4 3.33.31.18.012.0 Q2\nONET1151PRGTT VQFN RGT 16250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 20-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nONET1151PRGTR VQFN RGT 163000 346.0 346.0 33.0\nONET1151PRGTT VQFN RGT 16250 210.0 185.0 35.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n16X 0.30\n0.181.68 0.07\n16X 0.50.31.00.8\n(DIM A) TYP0.050.00\n12X 0.5\n4X\n1.5A3.12.9 B\n3.12.9VQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SIDE WALL \nMETAL THICKNESS\nDIM A\nOPTION 1\nOPTION 2\n0.1 0.2PIN 1 INDEX AREA\n0.08SEATING PLANE\n14\n9\n125 8\n16 13\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nSYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.600\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND16X (0.24)16X (0.6)\n(0.2) TYP\nVIA12X (0.5)(2.8)\n(2.8)(0.58)\nTYP(1.68)\n(R0.05)\nALL PAD CORNERS(0.58) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022SYMM\n1\n4\n5 891213 16\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.  SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (0.6)\n16X (0.24)\n12X (0.5)\n(2.8)(2.8)(1.55)\n(R0.05) TYPVQFN - 1 mm max height RGT0016C\nPLASTIC QUAD FLATPACK - NO LEAD\n4222419/D   04/2022\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMALL AROUNDMETAL\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 17:\n85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:25XSYMM1\n4\n5 891213 16\n17\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ONET1151P

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.3 V (operating range: 2.9 V to 3.63 V)
  - Maximum Supply Voltage: 4 V

- **Current Ratings:**
  - Supply Current (IVCC): 40 mA (typical), 52 mA (maximum)

- **Power Consumption:**
  - Typical Power Dissipation: 132 mW (with 550 mV p-p output)

- **Operating Temperature Range:**
  - -40°C to 100°C

- **Package Type:**
  - 16-Pin QFN (3mm x 3mm)

- **Special Features:**
  - Output Disable functionality
  - Two-Wire Digital Interface for control
  - Adjustable Loss of Signal (LOS) threshold
  - Digitally selectable output voltage and de-emphasis
  - Input offset cancellation
  - CML data outputs with on-chip 50-Ω termination
  - RoHS compliant

- **Moisture Sensitive Level (MSL):**
  - Level 2 (260°C, 1 year)

**Description:**
The ONET1151P is a high-speed limiting amplifier designed for fiber optic and copper cable applications, capable of operating at data rates up to 11.3 Gbps. It features a two-wire serial interface that allows for digital control of various parameters, including output amplitude, pre-emphasis, and input threshold voltage. The device provides a gain of approximately 33 dB, ensuring a fully differential output swing for input signals as low as 20 mV p-p. 

**Typical Applications:**
The ONET1151P is primarily used in high-speed communication systems, including:
- 10 Gigabit Ethernet optical receivers
- Fibre Channel optical receivers (2x/4x/8x and 10x)
- SONET OC-192/SDH-64 optical receivers
- SFP+ and XFP transceiver modules
- Cable driver and receiver applications

This component is ideal for applications requiring robust signal amplification and processing in high-speed data transmission environments, making it suitable for modern networking and telecommunications systems.