{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 16:40:26 2015 " "Info: Processing started: Wed Feb 25 16:40:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g04_lab03 -c g04_lab03 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g04_lab03 -c g04_lab03 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0 register lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\] 180.41 MHz 5.543 ns Internal " "Info: Clock \"clk\" has Internal fmax of 180.41 MHz between source memory \"lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\]\" (period= 5.543 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.258 ns + Longest memory register " "Info: + Longest memory to register delay is 5.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.413 ns) 5.258 ns lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\] 3 REG LCFF_X16_Y9_N11 4 " "Info: 3: + IC(1.468 ns) + CELL(0.413 ns) = 5.258 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 4; REG Node = 'lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.881 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.790 ns ( 72.08 % ) " "Info: Total cell delay = 3.790 ns ( 72.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.468 ns ( 27.92 % ) " "Info: Total interconnect delay = 1.468 ns ( 27.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 3.377ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.089 ns - Smallest " "Info: - Smallest clock skew is -0.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\] 3 REG LCFF_X16_Y9_N11 4 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N11; Fanout = 4; REG Node = 'lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.933 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.933 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y4 4 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.933 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.669 ns" { clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.45 % ) " "Info: Total cell delay = 1.773 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.933 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.933 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.933 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.933 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|q_a[0] {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.468ns } { 0.000ns 3.377ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.933 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.933 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0 bpm\[0\] clk 5.004 ns memory " "Info: tsu for memory \"lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0\" (data pin = \"bpm\[0\]\", clock pin = \"clk\") is 5.004 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.892 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns bpm\[0\] 1 PIN PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 2; PIN Node = 'bpm\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bpm[0] } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.869 ns) + CELL(0.159 ns) 7.892 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0 2 MEM M4K_X17_Y9 18 " "Info: 2: + IC(6.869 ns) + CELL(0.159 ns) = 7.892 ns; Loc. = M4K_X17_Y9; Fanout = 18; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.028 ns" { bpm[0] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.023 ns ( 12.96 % ) " "Info: Total cell delay = 1.023 ns ( 12.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.869 ns ( 87.04 % ) " "Info: Total interconnect delay = 6.869 ns ( 87.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.892 ns" { bpm[0] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.892 ns" { bpm[0] {} bpm[0]~combout {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 {} } { 0.000ns 0.000ns 6.869ns } { 0.000ns 0.864ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.928 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.747 ns) 2.928 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0 3 MEM M4K_X17_Y9 18 " "Info: 3: + IC(0.917 ns) + CELL(0.747 ns) = 2.928 ns; Loc. = M4K_X17_Y9; Fanout = 18; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a4~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.664 ns" { clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.55 % ) " "Info: Total cell delay = 1.773 ns ( 60.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 39.45 % ) " "Info: Total interconnect delay = 1.155 ns ( 39.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.928 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.928 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.892 ns" { bpm[0] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.892 ns" { bpm[0] {} bpm[0]~combout {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 {} } { 0.000ns 0.000ns 6.869ns } { 0.000ns 0.864ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.928 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.928 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a4~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk tempo_enable lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\] 11.673 ns register " "Info: tco from clock \"clk\" to destination pin \"tempo_enable\" through register \"lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\]\" is 11.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\] 3 REG LCFF_X16_Y9_N27 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y9_N27; Fanout = 3; REG Node = 'lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.552 ns + Longest register pin " "Info: + Longest register to pin delay is 8.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\] 1 REG LCFF_X16_Y9_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y9_N27; Fanout = 3; REG Node = 'lpm_counter:counter1\|cntr_8kk:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_8kk.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/cntr_8kk.tdf" 153 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.322 ns) 0.922 ns Equal0~5 2 COMB LCCOMB_X16_Y9_N8 1 " "Info: 2: + IC(0.600 ns) + CELL(0.322 ns) = 0.922 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.922 ns" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] Equal0~5 } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.322 ns) 2.122 ns Equal0~6 3 COMB LCCOMB_X16_Y8_N28 2 " "Info: 3: + IC(0.878 ns) + CELL(0.322 ns) = 2.122 ns; Loc. = LCCOMB_X16_Y8_N28; Fanout = 2; COMB Node = 'Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.200 ns" { Equal0~5 Equal0~6 } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 2.602 ns Equal0~9 4 COMB LCCOMB_X16_Y8_N30 28 " "Info: 4: + IC(0.302 ns) + CELL(0.178 ns) = 2.602 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 28; COMB Node = 'Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.480 ns" { Equal0~6 Equal0~9 } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.120 ns) + CELL(2.830 ns) 8.552 ns tempo_enable 5 PIN PIN_R19 0 " "Info: 5: + IC(3.120 ns) + CELL(2.830 ns) = 8.552 ns; Loc. = PIN_R19; Fanout = 0; PIN Node = 'tempo_enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.950 ns" { Equal0~9 tempo_enable } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.652 ns ( 42.70 % ) " "Info: Total cell delay = 3.652 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 57.30 % ) " "Info: Total interconnect delay = 4.900 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.552 ns" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] Equal0~5 Equal0~6 Equal0~9 tempo_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.552 ns" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] {} Equal0~5 {} Equal0~6 {} Equal0~9 {} tempo_enable {} } { 0.000ns 0.600ns 0.878ns 0.302ns 3.120ns } { 0.000ns 0.322ns 0.322ns 0.178ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.552 ns" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] Equal0~5 Equal0~6 Equal0~9 tempo_enable } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.552 ns" { lpm_counter:counter1|cntr_8kk:auto_generated|safe_q[8] {} Equal0~5 {} Equal0~6 {} Equal0~9 {} tempo_enable {} } { 0.000ns 0.600ns 0.878ns 0.302ns 3.120ns } { 0.000ns 0.322ns 0.322ns 0.178ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4 bpm\[4\] clk -3.233 ns memory " "Info: th for memory \"lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"bpm\[4\]\", clock pin = \"clk\") is -3.233 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.933 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.933 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X17_Y4 4 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.933 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.669 ns" { clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.45 % ) " "Info: Total cell delay = 1.773 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.933 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.933 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.416 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns bpm\[4\] 1 PIN PIN_AA9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_AA9; Fanout = 2; PIN Node = 'bpm\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bpm[4] } "NODE_NAME" } } { "g04_tempo.vhd" "" { Text "P:/ECSE 323/Labs/Lab3/g04_tempo.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.404 ns) + CELL(0.159 ns) 6.416 ns lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X17_Y4 4 " "Info: 2: + IC(5.404 ns) + CELL(0.159 ns) = 6.416 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'lpm_rom:bpm_lut\|altrom:srom\|altsyncram:rom_block\|altsyncram_ml01:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.563 ns" { bpm[4] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_ml01.tdf" "" { Text "P:/ECSE 323/Labs/Lab3/db/altsyncram_ml01.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 15.77 % ) " "Info: Total cell delay = 1.012 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.404 ns ( 84.23 % ) " "Info: Total interconnect delay = 5.404 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.416 ns" { bpm[4] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.416 ns" { bpm[4] {} bpm[4]~combout {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.404ns } { 0.000ns 0.853ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.933 ns" { clk clk~clkctrl lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.933 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.416 ns" { bpm[4] lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.416 ns" { bpm[4] {} bpm[4]~combout {} lpm_rom:bpm_lut|altrom:srom|altsyncram:rom_block|altsyncram_ml01:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 5.404ns } { 0.000ns 0.853ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 16:40:27 2015 " "Info: Processing ended: Wed Feb 25 16:40:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
