# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" \
"../../../../vivado_tutorial.srcs/sources_1/imports/tutorial_downloaded_files/gate.v" \
"../../../../vivado_tutorial.srcs/sim_1/imports/tutorial_downloaded_files/tb_gate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
