Analysis & Elaboration report for EDAC_SDRAM_Controller_Demo
Thu Oct 05 11:27:06 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
  6. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
  7. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
  8. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
  9. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 10. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 11. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 12. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 13. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated
 14. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux:cmd_demux
 15. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:cmd_demux_001
 16. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:rsp_demux
 17. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_001
 18. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_002
 19. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_003
 20. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller
 21. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Parameter Settings for User Entity Instance: PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0
 25. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|avs_dualport_fixed_arbiter:fixed_prio_arbiter_inst
 26. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst
 27. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst
 28. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_address_mask:tmr_address_mask_inst
 29. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst
 30. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst
 31. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_voter:tmr_voter_inst
 32. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst
 33. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a
 34. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b
 36. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 37. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 38. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram
 39. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 41. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 42. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 43. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 44. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy
 45. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0
 46. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0
 48. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 49. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 50. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 51. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator
 52. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 53. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
 54. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 55. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 56. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 57. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent
 60. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 63. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent
 66. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode:the_default_decode
 70. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode:the_default_decode
 71. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode
 72. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_004|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode
 73. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode:the_default_decode
 74. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 77. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 78. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 79. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 80. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
 81. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
 82. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
 83. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
 84. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller
 85. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 86. Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 87. altpll Parameter Settings by Entity Instance
 88. altsyncram Parameter Settings by Entity Instance
 89. Analysis & Elaboration Settings
 90. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 91. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller"
 92. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 93. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 94. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 95. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode:the_default_decode"
 96. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode"
 97. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode:the_default_decode"
 98. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode:the_default_decode"
 99. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode:the_default_decode"
100. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo"
101. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent"
102. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
103. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
104. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo"
105. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent"
106. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
107. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
108. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
109. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
110. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
111. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
112. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator"
113. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
114. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
115. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
116. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0"
117. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy"
118. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
119. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
120. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib"
121. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
122. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_td_mode:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
123. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace"
124. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk"
125. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk"
126. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug"
127. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci"
128. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench"
129. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0"
130. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_voter:tmr_voter_inst"
131. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst"
132. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst"
133. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst"
134. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0"
135. Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst"
136. Analysis & Elaboration Messages
137. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Oct 05 11:27:06 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; EDAC_SDRAM_Controller_Demo                  ;
; Top-level Entity Name              ; EDAC_SDRAM_Controller_Demo_Top              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                            ; IP Include File                       ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |EDAC_SDRAM_Controller_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                        ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |EDAC_SDRAM_Controller_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                    ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |EDAC_SDRAM_Controller_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                          ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |EDAC_SDRAM_Controller_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                        ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |EDAC_SDRAM_Controller_Demo_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                          ;                                       ;
; N/A    ; Qsys                            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst                                                                                                                                                                                                                                                    ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_irq_mapper               ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_irq_mapper:irq_mapper                                                                                                                                                                                                   ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_mm_interconnect          ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                     ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                                    ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0     ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; error_adapter                   ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                    ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                        ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent                                                                                                                       ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator                                                                                                             ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                           ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                        ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                   ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                              ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_master_agent      ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                    ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_master_translator ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                          ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                       ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                                                 ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                       ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router                                                                                                                          ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_004                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_router            ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005                                                                                                                  ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:rsp_demux                                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_003                                                                                                            ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                        ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_nios2_gen2               ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                               ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_nios2_gen2_unit          ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu                                                                                                                                               ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_avalon_onchip_memory2    ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                       ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; altera_reset_controller         ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                             ; EDAC_SDRAM_Controller_Demo.qsys       ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |EDAC_SDRAM_Controller_Demo_Top|PLL_2OUT:PLL_2OUT_inst                                                                                                                                                                                                                                                                     ; ../controller_src/altera/PLL_2OUT.vhd ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                             ;
+-------------------+-------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER          ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_2OUT ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                         ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; -2500                      ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; PLL_2OUT_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; data_width           ; 32    ; Signed Integer                                                                                                       ;
; dqm_width            ; 4     ; Signed Integer                                                                                                       ;
; row_width            ; 13    ; Signed Integer                                                                                                       ;
; cols_width           ; 10    ; Signed Integer                                                                                                       ;
; bank_width           ; 2     ; Signed Integer                                                                                                       ;
; nop_boot_cycles      ; 20000 ; Signed Integer                                                                                                       ;
; ref_period           ; 350   ; Signed Integer                                                                                                       ;
; ref_command_count    ; 8     ; Signed Integer                                                                                                       ;
; ref_command_period   ; 8     ; Signed Integer                                                                                                       ;
; prech_command_period ; 2     ; Signed Integer                                                                                                       ;
; act_to_rw_cycles     ; 2     ; Signed Integer                                                                                                       ;
; in_data_to_pre       ; 2     ; Signed Integer                                                                                                       ;
; cas_lat_cycles       ; 2     ; Signed Integer                                                                                                       ;
; mode_reg_cycles      ; 2     ; Signed Integer                                                                                                       ;
; burst_length         ; 0     ; Signed Integer                                                                                                       ;
; drive_strength       ; 0     ; Signed Integer                                                                                                       ;
; ram_cols             ; 1024  ; Signed Integer                                                                                                       ;
; ram_rows             ; 8192  ; Signed Integer                                                                                                       ;
; ram_banks            ; 4     ; Signed Integer                                                                                                       ;
; tmr_cols             ; 768   ; Signed Integer                                                                                                       ;
; scrubber_wait_cycles ; 64    ; Signed Integer                                                                                                       ;
; ext_mode_reg_en      ; false ; Enumerated                                                                                                           ;
; gen_err_inj          ; false ; Enumerated                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|avs_dualport_fixed_arbiter:fixed_prio_arbiter_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                                                ;
; dqm_width      ; 4     ; Signed Integer                                                                                                                                                                ;
; row_width      ; 13    ; Signed Integer                                                                                                                                                                ;
; cols_width     ; 10    ; Signed Integer                                                                                                                                                                ;
; bank_width     ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width           ; 32    ; Signed Integer                                                                                                                                                       ;
; dqm_width            ; 4     ; Signed Integer                                                                                                                                                       ;
; row_width            ; 13    ; Signed Integer                                                                                                                                                       ;
; cols_width           ; 10    ; Signed Integer                                                                                                                                                       ;
; bank_width           ; 2     ; Signed Integer                                                                                                                                                       ;
; nop_boot_cycles      ; 20000 ; Signed Integer                                                                                                                                                       ;
; ref_period           ; 350   ; Signed Integer                                                                                                                                                       ;
; ref_command_count    ; 8     ; Signed Integer                                                                                                                                                       ;
; ref_command_period   ; 8     ; Signed Integer                                                                                                                                                       ;
; prech_command_period ; 2     ; Signed Integer                                                                                                                                                       ;
; act_to_rw_cycles     ; 2     ; Signed Integer                                                                                                                                                       ;
; in_data_to_pre       ; 2     ; Signed Integer                                                                                                                                                       ;
; cas_lat_cycles       ; 2     ; Signed Integer                                                                                                                                                       ;
; mode_reg_cycles      ; 2     ; Signed Integer                                                                                                                                                       ;
; burst_length         ; 0     ; Signed Integer                                                                                                                                                       ;
; drive_strength       ; 0     ; Signed Integer                                                                                                                                                       ;
; ram_cols             ; 1024  ; Signed Integer                                                                                                                                                       ;
; ram_rows             ; 8192  ; Signed Integer                                                                                                                                                       ;
; ram_banks            ; 4     ; Signed Integer                                                                                                                                                       ;
; tmr_cols             ; 768   ; Signed Integer                                                                                                                                                       ;
; scrubber_wait_cycles ; 64    ; Signed Integer                                                                                                                                                       ;
; ext_mode_reg_en      ; false ; Enumerated                                                                                                                                                           ;
; gen_err_inj          ; false ; Enumerated                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width           ; 32    ; Signed Integer                                                                                                                                                                                              ;
; dqm_width            ; 4     ; Signed Integer                                                                                                                                                                                              ;
; row_width            ; 13    ; Signed Integer                                                                                                                                                                                              ;
; cols_width           ; 10    ; Signed Integer                                                                                                                                                                                              ;
; bank_width           ; 2     ; Signed Integer                                                                                                                                                                                              ;
; nop_boot_cycles      ; 20000 ; Signed Integer                                                                                                                                                                                              ;
; ref_period           ; 350   ; Signed Integer                                                                                                                                                                                              ;
; ref_command_count    ; 8     ; Signed Integer                                                                                                                                                                                              ;
; ref_command_period   ; 8     ; Signed Integer                                                                                                                                                                                              ;
; prech_command_period ; 2     ; Signed Integer                                                                                                                                                                                              ;
; act_to_rw_cycles     ; 2     ; Signed Integer                                                                                                                                                                                              ;
; in_data_to_pre       ; 2     ; Signed Integer                                                                                                                                                                                              ;
; cas_lat_cycles       ; 2     ; Signed Integer                                                                                                                                                                                              ;
; mode_reg_cycles      ; 2     ; Signed Integer                                                                                                                                                                                              ;
; burst_length         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; drive_strength       ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ram_cols             ; 1024  ; Signed Integer                                                                                                                                                                                              ;
; ram_rows             ; 8192  ; Signed Integer                                                                                                                                                                                              ;
; ram_banks            ; 4     ; Signed Integer                                                                                                                                                                                              ;
; tmr_cols             ; 768   ; Signed Integer                                                                                                                                                                                              ;
; scrubber_wait_cycles ; 64    ; Signed Integer                                                                                                                                                                                              ;
; ext_mode_reg_en      ; false ; Enumerated                                                                                                                                                                                                  ;
; gen_err_inj          ; false ; Enumerated                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_address_mask:tmr_address_mask_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                           ;
; dqm_width      ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; row_width      ; 13    ; Signed Integer                                                                                                                                                                                                                                           ;
; cols_width     ; 10    ; Signed Integer                                                                                                                                                                                                                                           ;
; bank_width     ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; cols_limit     ; 1024  ; Signed Integer                                                                                                                                                                                                                                           ;
; rows_limit     ; 8192  ; Signed Integer                                                                                                                                                                                                                                           ;
; banks_limit    ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width           ; 32    ; Signed Integer                                                                                                                                                                                                                                                   ;
; dqm_width            ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; row_width            ; 13    ; Signed Integer                                                                                                                                                                                                                                                   ;
; cols_width           ; 10    ; Signed Integer                                                                                                                                                                                                                                                   ;
; bank_width           ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
; ram_cols             ; 1024  ; Signed Integer                                                                                                                                                                                                                                                   ;
; ram_rows             ; 8192  ; Signed Integer                                                                                                                                                                                                                                                   ;
; ram_banks            ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; tmr_cols             ; 768   ; Signed Integer                                                                                                                                                                                                                                                   ;
; scrubber_wait_cycles ; 64    ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                                     ;
; dqm_width      ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; row_width      ; 13    ; Signed Integer                                                                                                                                                                                                                                                     ;
; cols_width     ; 10    ; Signed Integer                                                                                                                                                                                                                                                     ;
; bank_width     ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
; ram_cols       ; 1024  ; Signed Integer                                                                                                                                                                                                                                                     ;
; ram_rows       ; 8192  ; Signed Integer                                                                                                                                                                                                                                                     ;
; ram_banks      ; 4     ; Signed Integer                                                                                                                                                                                                                                                     ;
; tmr_cols       ; 768   ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_voter:tmr_voter_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; gen_err_inj    ; false ; Enumerated                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width           ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; dqm_width            ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; row_width            ; 13    ; Signed Integer                                                                                                                                                                                                                             ;
; cols_width           ; 10    ; Signed Integer                                                                                                                                                                                                                             ;
; bank_width           ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; nop_boot_cycles      ; 20000 ; Signed Integer                                                                                                                                                                                                                             ;
; ref_period           ; 350   ; Signed Integer                                                                                                                                                                                                                             ;
; ref_command_count    ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; ref_command_period   ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; prech_command_period ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; act_to_rw_cycles     ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; in_data_to_pre       ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; cas_lat_cycles       ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; mode_reg_cycles      ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; burst_length         ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; drive_strength       ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; ram_cols             ; 1024  ; Signed Integer                                                                                                                                                                                                                             ;
; ram_rows             ; 8192  ; Signed Integer                                                                                                                                                                                                                             ;
; ram_banks            ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; tmr_cols             ; 768   ; Signed Integer                                                                                                                                                                                                                             ;
; ext_mode_reg_en      ; false ; Enumerated                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value                                           ; Type                                                                           ;
+----------------+-------------------------------------------------+--------------------------------------------------------------------------------+
; INIT_FILE      ; EDAC_SDRAM_Controller_Demo_onchip_memory2_0.hex ; String                                                                         ;
+----------------+-------------------------------------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                                                 ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ; Untyped                                                                              ;
; WIDTH_A                            ; 32                                              ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 13                                              ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 8192                                            ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                                                              ;
; WIDTH_B                            ; 32                                              ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 13                                              ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 8192                                            ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK0                                          ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                          ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK0                                          ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                                               ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 4                                               ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                               ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                                              ;
; INIT_FILE                          ; EDAC_SDRAM_Controller_Demo_onchip_memory2_0.hex ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 8192                                            ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_tr62                                 ; Untyped                                                                              ;
+------------------------------------+-------------------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 32    ; Signed Integer                                                                                                                          ;
; address_width  ; 25    ; Signed Integer                                                                                                                          ;
; update_rate    ; 128   ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                           ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                            ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                                                   ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                                   ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                                   ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                               ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                          ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_004|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                              ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                          ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------+
; Option                                                                     ; Setting                        ; Default Value              ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------+
; Device                                                                     ; EP4CE115F29C7                  ;                            ;
; Top-level entity name                                                      ; EDAC_SDRAM_Controller_Demo_Top ; EDAC_SDRAM_Controller_Demo ;
; Family name                                                                ; Cyclone IV E                   ; Cyclone V                  ;
; VHDL Show LMF Mapping Messages                                             ; Off                            ;                            ;
; VHDL Version                                                               ; VHDL_2008                      ; VHDL_1993                  ;
; Allow Any RAM Size For Recognition                                         ; On                             ; Off                        ;
; Allow Any ROM Size For Recognition                                         ; On                             ; Off                        ;
; Allow Any Shift Register Size For Recognition                              ; On                             ; Off                        ;
; Use smart compilation                                                      ; Off                            ; Off                        ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                         ;
; Enable compact report table                                                ; Off                            ; Off                        ;
; Restructure Multiplexers                                                   ; Auto                           ; Auto                       ;
; Create Debugging Nodes for IP Cores                                        ; Off                            ; Off                        ;
; Preserve fewer node names                                                  ; On                             ; On                         ;
; OpenCore Plus hardware evaluation                                          ; Enable                         ; Enable                     ;
; Verilog Version                                                            ; Verilog_2001                   ; Verilog_2001               ;
; State Machine Processing                                                   ; Auto                           ; Auto                       ;
; Safe State Machine                                                         ; Off                            ; Off                        ;
; Extract Verilog State Machines                                             ; On                             ; On                         ;
; Extract VHDL State Machines                                                ; On                             ; On                         ;
; Ignore Verilog initial constructs                                          ; Off                            ; Off                        ;
; Iteration limit for constant Verilog loops                                 ; 5000                           ; 5000                       ;
; Iteration limit for non-constant Verilog loops                             ; 250                            ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                             ; On                         ;
; Infer RAMs from Raw Logic                                                  ; On                             ; On                         ;
; Parallel Synthesis                                                         ; On                             ; On                         ;
; DSP Block Balancing                                                        ; Auto                           ; Auto                       ;
; NOT Gate Push-Back                                                         ; On                             ; On                         ;
; Power-Up Don't Care                                                        ; On                             ; On                         ;
; Remove Redundant Logic Cells                                               ; Off                            ; Off                        ;
; Remove Duplicate Registers                                                 ; On                             ; On                         ;
; Ignore CARRY Buffers                                                       ; Off                            ; Off                        ;
; Ignore CASCADE Buffers                                                     ; Off                            ; Off                        ;
; Ignore GLOBAL Buffers                                                      ; Off                            ; Off                        ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                            ; Off                        ;
; Ignore LCELL Buffers                                                       ; Off                            ; Off                        ;
; Ignore SOFT Buffers                                                        ; On                             ; On                         ;
; Limit AHDL Integers to 32 Bits                                             ; Off                            ; Off                        ;
; Optimization Technique                                                     ; Balanced                       ; Balanced                   ;
; Carry Chain Length                                                         ; 70                             ; 70                         ;
; Auto Carry Chains                                                          ; On                             ; On                         ;
; Auto Open-Drain Pins                                                       ; On                             ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                            ; Off                        ;
; Auto ROM Replacement                                                       ; On                             ; On                         ;
; Auto RAM Replacement                                                       ; On                             ; On                         ;
; Auto DSP Block Replacement                                                 ; On                             ; On                         ;
; Auto Shift Register Replacement                                            ; Auto                           ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                           ; Auto                       ;
; Auto Clock Enable Replacement                                              ; On                             ; On                         ;
; Strict RAM Replacement                                                     ; Off                            ; Off                        ;
; Allow Synchronous Control Signals                                          ; On                             ; On                         ;
; Force Use of Synchronous Clear Signals                                     ; Off                            ; Off                        ;
; Auto RAM Block Balancing                                                   ; On                             ; On                         ;
; Auto RAM to Logic Cell Conversion                                          ; Off                            ; Off                        ;
; Auto Resource Sharing                                                      ; Off                            ; Off                        ;
; Use LogicLock Constraints during Resource Balancing                        ; On                             ; On                         ;
; Ignore translate_off and synthesis_off directives                          ; Off                            ; Off                        ;
; Timing-Driven Synthesis                                                    ; On                             ; On                         ;
; Report Parameter Settings                                                  ; On                             ; On                         ;
; Report Source Assignments                                                  ; On                             ; On                         ;
; Report Connectivity Checks                                                 ; On                             ; On                         ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                            ; Off                        ;
; Synchronization Register Chain Length                                      ; 2                              ; 2                          ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation             ; Normal compilation         ;
; HDL message level                                                          ; Level2                         ; Level2                     ;
; Suppress Register Optimization Related Messages                            ; Off                            ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                           ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                           ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                            ; 100                        ;
; Clock MUX Protection                                                       ; On                             ; On                         ;
; Auto Gated Clock Conversion                                                ; Off                            ; Off                        ;
; Block Design Naming                                                        ; Auto                           ; Auto                       ;
; SDC constraint protection                                                  ; Off                            ; Off                        ;
; Synthesis Effort                                                           ; Auto                           ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                             ; On                         ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                            ; Off                        ;
; Analysis & Synthesis Message Level                                         ; Medium                         ; Medium                     ;
; Disable Register Merging Across Hierarchies                                ; Auto                           ; Auto                       ;
; Resource Aware Inference For Block RAM                                     ; On                             ; On                         ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                           ;
+----------------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                 ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s2_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:edac_sdram_controller_0_porta_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:edac_sdram_controller_0_porta_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                         ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_td_mode:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0"      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_voter:tmr_voter_inst" ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en_err_test_i ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; healing_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scrubbing_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en_err_test_i ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; wr_op_done_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0"                                             ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; porta_byteen ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; portb_byteen ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EDAC_SDRAM_Controller_Demo:demosys_inst"                                                           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_err_counter_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_voted_data_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 05 11:26:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EDAC_SDRAM_Controller -c EDAC_SDRAM_Controller_Demo --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/avs_dualport_fixed_arbiter.vhd
    Info (12022): Found design unit 1: avs_dualport_fixed_arbiter-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/avs_dualport_fixed_arbiter.vhd Line: 60
    Info (12023): Found entity 1: avs_dualport_fixed_arbiter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/avs_dualport_fixed_arbiter.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo_top.vhd
    Info (12022): Found design unit 1: EDAC_SDRAM_Controller_Demo_Top-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 25
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_Top File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/edac_sdram_controller_demo.vhd
    Info (12022): Found design unit 1: EDAC_SDRAM_Controller_Demo-rtl File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 39
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_irq_mapper.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_irq_mapper File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_router_005.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005.sv Line: 45
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sevensegmentdecoder.vhd
    Info (12022): Found design unit 1: sevensegmentdecoder-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegmentdecoder.vhd Line: 15
    Info (12023): Found entity 1: sevensegmentdecoder File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegmentdecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd
    Info (12022): Found design unit 1: sevensegment_avalon_master_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd Line: 28
    Info (12023): Found entity 1: sevensegment_avalon_master_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_onchip_memory2_0.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_onchip_memory2_0 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/edac_sdram_controller_demo_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 4 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/obuf.vhd
    Info (12022): Found design unit 1: OBUF_iobuf_out_40t-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/OBUF.vhd Line: 55
    Info (12022): Found design unit 2: obuf-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/OBUF.vhd Line: 106
    Info (12023): Found entity 1: OBUF_iobuf_out_40t File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/OBUF.vhd Line: 47
    Info (12023): Found entity 2: OBUF File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/OBUF.vhd Line: 97
Info (12021): Found 4 design units, including 2 entities, in source file edac_sdram_controller_demo/synthesis/submodules/iobuf.vhd
    Info (12022): Found design unit 1: IOBUF_iobuf_bidir_30p-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/IOBUF.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/IOBUF.vhd Line: 134
    Info (12023): Found entity 1: IOBUF_iobuf_bidir_30p File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/IOBUF.vhd Line: 47
    Info (12023): Found entity 2: IOBUF File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/IOBUF.vhd Line: 123
Info (12021): Found 2 design units, including 0 entities, in source file edac_sdram_controller_demo/synthesis/submodules/utils_pack.vhd
    Info (12022): Found design unit 1: utils_pack (edac_sdram_controller_demo) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/utils_pack.vhd Line: 6
    Info (12022): Found design unit 2: utils_pack-body File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/utils_pack.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 78
    Info (12023): Found entity 1: sdram_ctrl_tmr File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd(37) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/tmr_voter.vhd
    Info (12022): Found design unit 1: tmr_voter-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd Line: 35
    Info (12023): Found entity 1: tmr_voter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/tmr_address_mask.vhd
    Info (12022): Found design unit 1: tmr_address_mask-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_address_mask.vhd Line: 23
    Info (12023): Found entity 1: tmr_address_mask File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_address_mask.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/tmr_error_generator.vhd
    Info (12022): Found design unit 1: tmr_random_generator-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_error_generator.vhd Line: 14
    Info (12023): Found entity 1: tmr_random_generator File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_error_generator.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_healer.vhd(52) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_healer.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr_healer.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_healer-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_healer.vhd Line: 50
    Info (12023): Found entity 1: sdram_ctrl_tmr_healer File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_healer.vhd Line: 19
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_scrubber.vhd(48) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_scrubber.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr_scrubber.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_scrubber-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_scrubber.vhd Line: 46
    Info (12023): Found entity 1: sdram_ctrl_tmr_scrubber File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_scrubber.vhd Line: 19
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd(87) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 87
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_top-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 85
    Info (12023): Found entity 1: sdram_ctrl_tmr_top File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_avs_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 81
    Info (12023): Found entity 1: sdram_ctrl_tmr_avs_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd
    Info (12022): Found design unit 1: avs_dualport_fixed_arbiter-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd Line: 60
    Info (12023): Found entity 1: avs_dualport_fixed_arbiter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file edac_sdram_controller_demo/synthesis/submodules/sdram_ctrl_tmr_avs_multiport_interface.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_avs_multiport_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 95
    Info (12023): Found entity 1: sdram_ctrl_tmr_avs_multiport_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/other_src/sevensegmentdecoder.vhd
    Info (12022): Found design unit 1: sevensegmentdecoder-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/other_src/sevensegmentdecoder.vhd Line: 15
    Info (12023): Found entity 1: sevensegmentdecoder File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/other_src/sevensegmentdecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/other_src/sevensegment_avalon_master_interface.vhd
    Info (12022): Found design unit 1: sevensegment_avalon_master_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/other_src/sevensegment_avalon_master_interface.vhd Line: 28
    Info (12023): Found entity 1: sevensegment_avalon_master_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/other_src/sevensegment_avalon_master_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/sdram_ctrl_tmr_avs_multiport_interface.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_avs_multiport_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 95
    Info (12023): Found entity 1: sdram_ctrl_tmr_avs_multiport_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/sdram_ctrl_tmr_avs_interface.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_avs_interface-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr_avs_interface.vhd Line: 81
    Info (12023): Found entity 1: sdram_ctrl_tmr_avs_interface File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr_avs_interface.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/sdram_ctrl_tmr.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr.vhd Line: 78
    Info (12023): Found entity 1: sdram_ctrl_tmr File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/sdram_ctrl_tmr.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at ../controller_src/tmr_voter.vhd(37) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_voter.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/tmr_voter.vhd
    Info (12022): Found design unit 1: tmr_voter-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_voter.vhd Line: 35
    Info (12023): Found entity 1: tmr_voter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_voter.vhd Line: 20
Warning (12019): Can't analyze file -- file ../controller_src/tmr_fsm_watchdog.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/tmr_error_generator.vhd
    Info (12022): Found design unit 1: tmr_random_generator-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_error_generator.vhd Line: 14
    Info (12023): Found entity 1: tmr_random_generator File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_error_generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/tmr_address_mask.vhd
    Info (12022): Found design unit 1: tmr_address_mask-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_address_mask.vhd Line: 23
    Info (12023): Found entity 1: tmr_address_mask File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/tmr_address_mask.vhd Line: 6
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at ../controller_src/sdram_ctrl_tmr_top.vhd(87) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_top.vhd Line: 87
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/sdram_ctrl_tmr_top.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_top-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_top.vhd Line: 85
    Info (12023): Found entity 1: sdram_ctrl_tmr_top File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_top.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at ../controller_src/sdram_ctrl_tmr_scrubber.vhd(48) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_scrubber.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/sdram_ctrl_tmr_scrubber.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_scrubber-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_scrubber.vhd Line: 46
    Info (12023): Found entity 1: sdram_ctrl_tmr_scrubber File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_scrubber.vhd Line: 19
Warning (10335): Unrecognized synthesis attribute "keep_hierarchy" at ../controller_src/sdram_ctrl_tmr_healer.vhd(52) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_healer.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/sdram_ctrl_tmr_healer.vhd
    Info (12022): Found design unit 1: sdram_ctrl_tmr_healer-behave File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_healer.vhd Line: 50
    Info (12023): Found entity 1: sdram_ctrl_tmr_healer File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/sdram_ctrl_tmr_healer.vhd Line: 19
Warning (12019): Can't analyze file -- file ../controller_src/sdram_ctrl_port_fixed_arbiter.vhd is missing
Info (12021): Found 2 design units, including 0 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/utils_pack.vhd
    Info (12022): Found design unit 1: utils_pack File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/utils_pack.vhd Line: 6
    Info (12022): Found design unit 2: utils_pack-body File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/utils_pack.vhd Line: 28
Info (12021): Found 4 design units, including 2 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/iobuf.vhd
    Info (12022): Found design unit 1: IOBUF_iobuf_bidir_30p-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/IOBUF.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/IOBUF.vhd Line: 134
    Info (12023): Found entity 1: IOBUF_iobuf_bidir_30p File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/IOBUF.vhd Line: 47
    Info (12023): Found entity 2: IOBUF File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/IOBUF.vhd Line: 123
Info (12021): Found 4 design units, including 2 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/obuf.vhd
    Info (12022): Found design unit 1: OBUF_iobuf_out_40t-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/OBUF.vhd Line: 55
    Info (12022): Found design unit 2: obuf-RTL File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/OBUF.vhd Line: 106
    Info (12023): Found entity 1: OBUF_iobuf_out_40t File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/OBUF.vhd Line: 47
    Info (12023): Found entity 2: OBUF File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/OBUF.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file /users/egk69/documents/development/edac_sdram_controller/controller_src/altera/pll_2out.vhd
    Info (12022): Found design unit 1: pll_2out-SYN File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/PLL_2OUT.vhd Line: 55
    Info (12023): Found entity 1: PLL_2OUT File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/PLL_2OUT.vhd Line: 43
Info (12127): Elaborating entity "EDAC_SDRAM_Controller_Demo_Top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at EDAC_SDRAM_Controller_Demo_Top.vhd(13): used implicit default value for signal "LCD_E" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at EDAC_SDRAM_Controller_Demo_Top.vhd(13): used implicit default value for signal "LCD_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 13
Warning (10541): VHDL Signal Declaration warning at EDAC_SDRAM_Controller_Demo_Top.vhd(13): used implicit default value for signal "LCD_RW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 13
Warning (10445): VHDL Subtype or Type Declaration warning at EDAC_SDRAM_Controller_Demo_Top.vhd(85): subtype or type has null range File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 85
Warning (10296): VHDL warning at EDAC_SDRAM_Controller_Demo_Top.vhd(85): ignored assignment of value to null range File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 85
Warning (10873): Using initial value X (don't care) for net "LEDR[17..15]" at EDAC_SDRAM_Controller_Demo_Top.vhd(11) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 11
Info (12128): Elaborating entity "PLL_2OUT" for hierarchy "PLL_2OUT:PLL_2OUT_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 94
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/PLL_2OUT.vhd Line: 149
Info (12130): Elaborated megafunction instantiation "PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/PLL_2OUT.vhd Line: 149
Info (12133): Instantiated megafunction "PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src/altera/PLL_2OUT.vhd Line: 149
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "-2500"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_2OUT"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_2out_altpll.v
    Info (12023): Found entity 1: PLL_2OUT_altpll File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/pll_2out_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_2OUT_altpll" for hierarchy "PLL_2OUT:PLL_2OUT_inst|altpll:altpll_component|PLL_2OUT_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo_Top.vhd Line: 102
Info (12128): Elaborating entity "sdram_ctrl_tmr_avs_multiport_interface" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 360
Info (12128): Elaborating entity "avs_dualport_fixed_arbiter" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|avs_dualport_fixed_arbiter:fixed_prio_arbiter_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 108
Warning (10540): VHDL Signal Declaration warning at avs_dualport_fixed_arbiter.vhd(50): used explicit default value for signal "ram_read" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at avs_dualport_fixed_arbiter.vhd(52): used explicit default value for signal "ram_write" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd Line: 52
Warning (10812): VHDL warning at avs_dualport_fixed_arbiter.vhd(79): sensitivity list already contains arb_portB_grant File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/avs_dualport_fixed_arbiter.vhd Line: 79
Info (12128): Elaborating entity "sdram_ctrl_tmr_avs_interface" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_multiport_interface.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl_tmr_avs_interface.vhd(88): object "wr_op_done_int" assigned a value but never read File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 88
Warning (10445): VHDL Subtype or Type Declaration warning at sdram_ctrl_tmr_avs_interface.vhd(166): subtype or type has null range File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 166
Warning (10443): VHDL warning at sdram_ctrl_tmr_avs_interface.vhd(166): ignored choice with illegal range bounds File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 166
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(172): signal "current_ctrl_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 172
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(177): signal "current_rd_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 177
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(185): signal "wr_req_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 185
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(187): signal "csi_clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 187
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(197): signal "wr_req_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 197
Warning (10631): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(181): inferring latch(es) for signal or variable "avs_waitrequest", which holds its previous value in one or more paths through the process File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 181
Warning (10631): VHDL Process Statement warning at sdram_ctrl_tmr_avs_interface.vhd(181): inferring latch(es) for signal or variable "avs_readdatavalid", which holds its previous value in one or more paths through the process File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 181
Warning (10445): VHDL Subtype or Type Declaration warning at sdram_ctrl_tmr_avs_interface.vhd(211): subtype or type has null range File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 211
Warning (10443): VHDL warning at sdram_ctrl_tmr_avs_interface.vhd(211): ignored choice with illegal range bounds File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 211
Info (10041): Inferred latch for "avs_readdatavalid" at sdram_ctrl_tmr_avs_interface.vhd(181) File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 181
Info (12128): Elaborating entity "sdram_ctrl_tmr_top" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_avs_interface.vhd Line: 219
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl_tmr_top.vhd(259): object "healing_state_int" assigned a value but never read File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 259
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl_tmr_top.vhd(259): object "scrubbing_state_int" assigned a value but never read File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 259
Info (12128): Elaborating entity "tmr_address_mask" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_address_mask:tmr_address_mask_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 314
Info (12128): Elaborating entity "sdram_ctrl_tmr_scrubber" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_scrubber:sdram_ctrl_tmr_scrubber_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 328
Info (12128): Elaborating entity "sdram_ctrl_tmr_healer" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr_healer:sdram_ctrl_tmr_healer_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 354
Info (12128): Elaborating entity "tmr_voter" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|tmr_voter:tmr_voter_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 384
Warning (10540): VHDL Signal Declaration warning at tmr_voter.vhd(47): used explicit default value for signal "rand_num" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at tmr_voter.vhd(48): used explicit default value for signal "rand_ind" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/tmr_voter.vhd Line: 48
Info (12128): Elaborating entity "sdram_ctrl_tmr" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr_top.vhd Line: 397
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr.vhd(771): signal "dataQ_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 771
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr.vhd(839): signal "dataQ_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 839
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr.vhd(849): signal "dataQ_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 849
Warning (10492): VHDL Process Statement warning at sdram_ctrl_tmr.vhd(859): signal "dataQ_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 859
Info (12128): Elaborating entity "OBUF" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|OBUF:cke_buf_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 968
Info (12128): Elaborating entity "OBUF_iobuf_out_40t" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|OBUF:cke_buf_inst|OBUF_iobuf_out_40t:OBUF_iobuf_out_40t_component" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/OBUF.vhd Line: 122
Info (12128): Elaborating entity "IOBUF" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|IOBUF:\dataQ:0:iobuf_inst" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sdram_ctrl_tmr.vhd Line: 993
Info (12128): Elaborating entity "IOBUF_iobuf_bidir_30p" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sdram_ctrl_tmr_avs_multiport_interface:edac_sdram_controller_0|sdram_ctrl_tmr_avs_interface:avs_interface_inst|sdram_ctrl_tmr_top:sdram_ctrl_tmr_inst|sdram_ctrl_tmr:sdram_ctrl_inst|IOBUF:\dataQ:0:iobuf_inst|IOBUF_iobuf_bidir_30p:IOBUF_iobuf_bidir_30p_component" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/IOBUF.vhd Line: 152
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 420
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_test_bench" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_break:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_dtrace|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_td_mode:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_im:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_avalon_reg:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/altsyncram_ac71.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_ocimem|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram_module:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_onchip_memory2_0" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 450
Info (12128): Elaborating entity "altsyncram" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_onchip_memory2_0.v Line: 97
Info (12130): Elaborated megafunction instantiation "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_onchip_memory2_0.v Line: 97
Info (12133): Instantiated megafunction "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_onchip_memory2_0.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "EDAC_SDRAM_Controller_Demo_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tr62.tdf
    Info (12023): Found entity 1: altsyncram_tr62 File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/altsyncram_tr62.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tr62" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_tr62:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sevensegment_avalon_master_interface" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 472
Warning (10540): VHDL Signal Declaration warning at sevensegment_avalon_master_interface.vhd(30): used explicit default value for signal "current_write" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at sevensegment_avalon_master_interface.vhd(31): used explicit default value for signal "current_writedata" because signal was never assigned a value File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd Line: 31
Info (12128): Elaborating entity "sevensegmentdecoder" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|sevensegment_avalon_master_interface:sevensegment_avalon_master_interface_0|sevensegmentdecoder:dig0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/sevensegment_avalon_master_interface.vhd Line: 69
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 498
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 410
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 470
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 534
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:edac_sdram_controller_0_porta_translator" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 598
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 662
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 807
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 888
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 972
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1013
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1404
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router:router|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router.sv Line: 181
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1420
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001:router_001|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_001.sv Line: 180
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1436
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002:router_002|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_002.sv Line: 178
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1452
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003:router_003|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003_default_decode:the_default_decode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_003.sv Line: 173
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1484
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005:router_005|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005_default_decode:the_default_decode" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_router_005.sv Line: 178
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1513
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_demux_001:cmd_demux_001" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1536
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1559
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_cmd_mux_001:cmd_mux_001" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1576
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_demux_001:rsp_demux_001" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1650
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1713
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1736
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1.v Line: 1765
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_mm_interconnect_1:mm_interconnect_1|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/EDAC_SDRAM_Controller_Demo_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "EDAC_SDRAM_Controller_Demo_irq_mapper" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_irq_mapper:irq_mapper" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 545
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/EDAC_SDRAM_Controller_Demo.vhd Line: 552
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "EDAC_SDRAM_Controller_Demo:demosys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/EDAC_SDRAM_Controller_Demo/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.10.05.11:26:55 Progress: Loading sld4b69abd7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b69abd7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/db/ip/sld4b69abd7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/output_files/EDAC_SDRAM_Controller_Demo.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 781 megabytes
    Info: Processing ended: Thu Oct 05 11:27:06 2017
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:12


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Altera/output_files/EDAC_SDRAM_Controller_Demo.map.smsg.


