

================================================================
== Vitis HLS Report for 'fmm_reduce_kernel'
================================================================
* Date:           Sun Sep  7 15:35:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |entry_proc_U0          |entry_proc          |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |Block_entry_proc_1_U0  |Block_entry_proc_1  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        |Block_entry_proc_U0    |Block_entry_proc    |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|     990|    680|    -|
|Instance         |      258|   39|   11856|  20764|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      258|   39|   12850|  21500|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       92|   17|      12|     40|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+------+-------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------+--------------------+---------+----+------+-------+-----+
    |Block_entry_proc_U0    |Block_entry_proc    |      256|  35|  9933|  18258|    0|
    |Block_entry_proc_1_U0  |Block_entry_proc_1  |        0|   4|    68|    259|    0|
    |control_r_s_axi_U      |control_r_s_axi     |        0|   0|   170|    296|    0|
    |control_s_axi_U        |control_s_axi       |        0|   0|   302|    488|    0|
    |entry_proc_U0          |entry_proc          |        0|   0|     2|     56|    0|
    |gmem2_m_axi_U          |gmem2_m_axi         |        0|   0|   611|    665|    0|
    |gmem_m_axi_U           |gmem_m_axi          |        2|   0|   770|    742|    0|
    +-----------------------+--------------------+---------+----+------+-------+-----+
    |Total                  |                    |      258|  39| 11856|  20764|    0|
    +-----------------------+--------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |A_dram_c_U                 |        0|  99|   0|    -|     3|   64|      192|
    |cols_c_U                   |        0|  99|   0|    -|     2|   32|       64|
    |debug_capacity_c_U         |        0|  99|   0|    -|     2|   32|       64|
    |debug_dram_c_U             |        0|  99|   0|    -|     3|   64|      192|
    |k1_c_U                     |        0|  99|   0|    -|     3|   32|       96|
    |k2_c_U                     |        0|  99|   0|    -|     3|   32|       96|
    |p_loc_channel_U            |        0|  99|   0|    -|     2|    1|        2|
    |rows_c_U                   |        0|  99|   0|    -|     2|   32|       64|
    |spec_select_loc_channel_U  |        0|  99|   0|    -|     2|    1|        2|
    |t_capacity_c_U             |        0|  99|   0|    -|     3|   32|       96|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0| 990|   0|    0|    25|  322|      868|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_proc_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |Block_entry_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_loc_channel           |       and|   0|  0|   2|           1|           1|
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_loc_channel     |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  20|          10|          10|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry_proc_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Block_entry_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_loc_channel     |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready          |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  36|          8|    4|          8|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry_proc_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Block_entry_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_loc_channel     |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready          |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  4|   0|    4|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR     |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR     |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|  fmm_reduce_kernel|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|               gmem|       pointer|
|m_axi_gmem2_AWVALID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREADY      |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWADDR       |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLEN        |  out|    8|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWSIZE       |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWBURST      |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLOCK       |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWCACHE      |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWPROT       |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWQOS        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREGION     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWUSER       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WVALID       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WREADY       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WDATA        |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WSTRB        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WLAST        |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WID          |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WUSER        |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARVALID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREADY      |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARADDR       |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARID         |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLEN        |  out|    8|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARSIZE       |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARBURST      |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLOCK       |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARCACHE      |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARPROT       |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARQOS        |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREGION     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARUSER       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RVALID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RREADY       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RDATA        |   in|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RLAST        |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RUSER        |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RRESP        |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BVALID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BREADY       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BRESP        |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BID          |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BUSER        |   in|    1|       m_axi|              gmem2|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

