vendor_name = ModelSim
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula15Exercicio1/project1.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula15Exercicio1/Codificador.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula15Exercicio1/Waveform.vwf
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula15Exercicio1/Decodificador.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula15Exercicio1/db/project1.cbx.xml
design_name = project1
instance = comp, \luzVerde~output , luzVerde~output, project1, 1
instance = comp, \luzVermelha~output , luzVermelha~output, project1, 1
instance = comp, \j3~input , j3~input, project1, 1
instance = comp, \j1~input , j1~input, project1, 1
instance = comp, \j0~input , j0~input, project1, 1
instance = comp, \j2~input , j2~input, project1, 1
instance = comp, \g1|s2~0 , g1|s2~0, project1, 1
instance = comp, \g1|s1~0 , g1|s1~0, project1, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
