library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 2
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (2 downto 0);
begin
  o <= n2012_o;
  -- vhdl_source/peres.vhdl:13:17
  n2003_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2004_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2005_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2006_o <= n2004_o xor n2005_o;
  -- vhdl_source/peres.vhdl:15:17
  n2007_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2008_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2009_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2010_o <= n2008_o and n2009_o;
  -- vhdl_source/peres.vhdl:15:21
  n2011_o <= n2007_o xor n2010_o;
  n2012_o <= n2003_o & n2006_o & n2011_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1499 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1507 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1515 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1523 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1531 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1539 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1547 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1555 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1563 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1575 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1583 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1591 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1599 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1607 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1615 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1623 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1631 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1634_o : std_logic;
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (1 downto 0);
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1643 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (1 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1654 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1665 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1676 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1687 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1698 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1709 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic_vector (1 downto 0);
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1720 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (1 downto 0);
  signal n1729_o : std_logic;
  signal n1730_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1731 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1742 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1752 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1763 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1774 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1785 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1796 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1807 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (1 downto 0);
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1818 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (1 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1829 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic_vector (1 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1840 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic_vector (1 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1851 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1859 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1867 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1875 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1883 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1891 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1899 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1907 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1919 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1927 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1935 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1943 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1951 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1959 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1967 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1975 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n1983 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (9 downto 0);
  signal n1989_o : std_logic_vector (9 downto 0);
  signal n1990_o : std_logic_vector (9 downto 0);
  signal n1991_o : std_logic_vector (9 downto 0);
  signal n1992_o : std_logic_vector (9 downto 0);
  signal n1993_o : std_logic_vector (9 downto 0);
  signal n1994_o : std_logic_vector (9 downto 0);
  signal n1995_o : std_logic_vector (9 downto 0);
  signal n1996_o : std_logic_vector (9 downto 0);
  signal n1997_o : std_logic_vector (9 downto 0);
  signal n1998_o : std_logic_vector (9 downto 0);
  signal n1999_o : std_logic_vector (9 downto 0);
  signal n2000_o : std_logic_vector (9 downto 0);
  signal n2001_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1988_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1989_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1990_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1991_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1992_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1993_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1994_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1995_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1996_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1997_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1998_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1999_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2000_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2001_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1496_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1497_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1499 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1498_o,
    o => gen1_n1_cnot1_j_o);
  n1502_o <= gen1_n1_cnot1_j_n1499 (1);
  n1503_o <= gen1_n1_cnot1_j_n1499 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1504_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1505_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1507 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1506_o,
    o => gen1_n2_cnot1_j_o);
  n1510_o <= gen1_n2_cnot1_j_n1507 (1);
  n1511_o <= gen1_n2_cnot1_j_n1507 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1512_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1513_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1515 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1514_o,
    o => gen1_n3_cnot1_j_o);
  n1518_o <= gen1_n3_cnot1_j_n1515 (1);
  n1519_o <= gen1_n3_cnot1_j_n1515 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1520_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1521_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1523 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1522_o,
    o => gen1_n4_cnot1_j_o);
  n1526_o <= gen1_n4_cnot1_j_n1523 (1);
  n1527_o <= gen1_n4_cnot1_j_n1523 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1528_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1529_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1531 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1530_o,
    o => gen1_n5_cnot1_j_o);
  n1534_o <= gen1_n5_cnot1_j_n1531 (1);
  n1535_o <= gen1_n5_cnot1_j_n1531 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1536_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1537_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1539 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1538_o,
    o => gen1_n6_cnot1_j_o);
  n1542_o <= gen1_n6_cnot1_j_n1539 (1);
  n1543_o <= gen1_n6_cnot1_j_n1539 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1544_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1545_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1547 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1546_o,
    o => gen1_n7_cnot1_j_o);
  n1550_o <= gen1_n7_cnot1_j_n1547 (1);
  n1551_o <= gen1_n7_cnot1_j_n1547 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1552_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1553_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1555 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1554_o,
    o => gen1_n8_cnot1_j_o);
  n1558_o <= gen1_n8_cnot1_j_n1555 (1);
  n1559_o <= gen1_n8_cnot1_j_n1555 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1560_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1561_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1562_o <= n1560_o & n1561_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1563 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1562_o,
    o => gen1_n9_cnot1_j_o);
  n1566_o <= gen1_n9_cnot1_j_n1563 (1);
  n1567_o <= gen1_n9_cnot1_j_n1563 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1568_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1569_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1570_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1571_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1572_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1573_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1575 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1574_o,
    o => gen2_n9_cnot2_j_o);
  n1578_o <= gen2_n9_cnot2_j_n1575 (1);
  n1579_o <= gen2_n9_cnot2_j_n1575 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1580_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1581_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1582_o <= n1580_o & n1581_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1583 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1582_o,
    o => gen2_n8_cnot2_j_o);
  n1586_o <= gen2_n8_cnot2_j_n1583 (1);
  n1587_o <= gen2_n8_cnot2_j_n1583 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1588_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1589_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1591 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1590_o,
    o => gen2_n7_cnot2_j_o);
  n1594_o <= gen2_n7_cnot2_j_n1591 (1);
  n1595_o <= gen2_n7_cnot2_j_n1591 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1596_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1597_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1599 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1598_o,
    o => gen2_n6_cnot2_j_o);
  n1602_o <= gen2_n6_cnot2_j_n1599 (1);
  n1603_o <= gen2_n6_cnot2_j_n1599 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1604_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1605_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1606_o <= n1604_o & n1605_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1607 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1606_o,
    o => gen2_n5_cnot2_j_o);
  n1610_o <= gen2_n5_cnot2_j_n1607 (1);
  n1611_o <= gen2_n5_cnot2_j_n1607 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1612_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1613_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1615 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1614_o,
    o => gen2_n4_cnot2_j_o);
  n1618_o <= gen2_n4_cnot2_j_n1615 (1);
  n1619_o <= gen2_n4_cnot2_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1620_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1621_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1623 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1622_o,
    o => gen2_n3_cnot2_j_o);
  n1626_o <= gen2_n3_cnot2_j_n1623 (1);
  n1627_o <= gen2_n3_cnot2_j_n1623 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1628_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1629_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1630_o <= n1628_o & n1629_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1631 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1630_o,
    o => gen2_n2_cnot2_j_o);
  n1634_o <= gen2_n2_cnot2_j_n1631 (1);
  n1635_o <= gen2_n2_cnot2_j_n1631 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1636_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1637_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1638_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1639_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1641_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1643 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1642_o,
    o => gen3_n1_ccnot3_j_o);
  n1646_o <= gen3_n1_ccnot3_j_n1643 (2);
  n1647_o <= gen3_n1_ccnot3_j_n1643 (1);
  n1648_o <= gen3_n1_ccnot3_j_n1643 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1649_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1650_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1651_o <= n1649_o & n1650_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1652_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1653_o <= n1651_o & n1652_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1654 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1653_o,
    o => gen3_n2_ccnot3_j_o);
  n1657_o <= gen3_n2_ccnot3_j_n1654 (2);
  n1658_o <= gen3_n2_ccnot3_j_n1654 (1);
  n1659_o <= gen3_n2_ccnot3_j_n1654 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1660_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1661_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1663_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1665 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1664_o,
    o => gen3_n3_ccnot3_j_o);
  n1668_o <= gen3_n3_ccnot3_j_n1665 (2);
  n1669_o <= gen3_n3_ccnot3_j_n1665 (1);
  n1670_o <= gen3_n3_ccnot3_j_n1665 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1671_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1672_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1673_o <= n1671_o & n1672_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1674_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1676 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1675_o,
    o => gen3_n4_ccnot3_j_o);
  n1679_o <= gen3_n4_ccnot3_j_n1676 (2);
  n1680_o <= gen3_n4_ccnot3_j_n1676 (1);
  n1681_o <= gen3_n4_ccnot3_j_n1676 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1682_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1683_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1685_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1687 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1686_o,
    o => gen3_n5_ccnot3_j_o);
  n1690_o <= gen3_n5_ccnot3_j_n1687 (2);
  n1691_o <= gen3_n5_ccnot3_j_n1687 (1);
  n1692_o <= gen3_n5_ccnot3_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1693_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1694_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1696_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1697_o <= n1695_o & n1696_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1698 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1697_o,
    o => gen3_n6_ccnot3_j_o);
  n1701_o <= gen3_n6_ccnot3_j_n1698 (2);
  n1702_o <= gen3_n6_ccnot3_j_n1698 (1);
  n1703_o <= gen3_n6_ccnot3_j_n1698 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1704_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1705_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1707_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1709 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1708_o,
    o => gen3_n7_ccnot3_j_o);
  n1712_o <= gen3_n7_ccnot3_j_n1709 (2);
  n1713_o <= gen3_n7_ccnot3_j_n1709 (1);
  n1714_o <= gen3_n7_ccnot3_j_n1709 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1715_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1716_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1717_o <= n1715_o & n1716_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1718_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1720 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1719_o,
    o => gen3_n8_ccnot3_j_o);
  n1723_o <= gen3_n8_ccnot3_j_n1720 (2);
  n1724_o <= gen3_n8_ccnot3_j_n1720 (1);
  n1725_o <= gen3_n8_ccnot3_j_n1720 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1726_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1727_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1729_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1730_o <= n1728_o & n1729_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1731 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1730_o,
    o => gen3_n9_ccnot3_j_o);
  n1734_o <= gen3_n9_ccnot3_j_n1731 (2);
  n1735_o <= gen3_n9_ccnot3_j_n1731 (1);
  n1736_o <= gen3_n9_ccnot3_j_n1731 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1737_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1738_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1739_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1740_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1741_o <= n1739_o & n1740_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1742 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1741_o,
    o => cnot_4_o);
  n1745_o <= cnot_4_n1742 (1);
  n1746_o <= cnot_4_n1742 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1747_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1748_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1750_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1752 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1751_o,
    o => gen4_n8_peres4_j_o);
  n1755_o <= gen4_n8_peres4_j_n1752 (2);
  n1756_o <= gen4_n8_peres4_j_n1752 (1);
  n1757_o <= gen4_n8_peres4_j_n1752 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1758_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1759_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1761_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1763 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1762_o,
    o => gen4_n7_peres4_j_o);
  n1766_o <= gen4_n7_peres4_j_n1763 (2);
  n1767_o <= gen4_n7_peres4_j_n1763 (1);
  n1768_o <= gen4_n7_peres4_j_n1763 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1769_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1770_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1772_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1774 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1773_o,
    o => gen4_n6_peres4_j_o);
  n1777_o <= gen4_n6_peres4_j_n1774 (2);
  n1778_o <= gen4_n6_peres4_j_n1774 (1);
  n1779_o <= gen4_n6_peres4_j_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1780_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1781_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1783_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1785 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1784_o,
    o => gen4_n5_peres4_j_o);
  n1788_o <= gen4_n5_peres4_j_n1785 (2);
  n1789_o <= gen4_n5_peres4_j_n1785 (1);
  n1790_o <= gen4_n5_peres4_j_n1785 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1791_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1792_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1794_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1796 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1795_o,
    o => gen4_n4_peres4_j_o);
  n1799_o <= gen4_n4_peres4_j_n1796 (2);
  n1800_o <= gen4_n4_peres4_j_n1796 (1);
  n1801_o <= gen4_n4_peres4_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1802_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1803_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1805_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1807 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1806_o,
    o => gen4_n3_peres4_j_o);
  n1810_o <= gen4_n3_peres4_j_n1807 (2);
  n1811_o <= gen4_n3_peres4_j_n1807 (1);
  n1812_o <= gen4_n3_peres4_j_n1807 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1813_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1814_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1815_o <= n1813_o & n1814_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1816_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1818 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1817_o,
    o => gen4_n2_peres4_j_o);
  n1821_o <= gen4_n2_peres4_j_n1818 (2);
  n1822_o <= gen4_n2_peres4_j_n1818 (1);
  n1823_o <= gen4_n2_peres4_j_n1818 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1824_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1825_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1827_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1829 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1828_o,
    o => gen4_n1_peres4_j_o);
  n1832_o <= gen4_n1_peres4_j_n1829 (2);
  n1833_o <= gen4_n1_peres4_j_n1829 (1);
  n1834_o <= gen4_n1_peres4_j_n1829 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1835_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1836_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1837_o <= n1835_o & n1836_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1838_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1839_o <= n1837_o & n1838_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1840 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1839_o,
    o => gen4_n0_peres4_j_o);
  n1843_o <= gen4_n0_peres4_j_n1840 (2);
  n1844_o <= gen4_n0_peres4_j_n1840 (1);
  n1845_o <= gen4_n0_peres4_j_n1840 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1846_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1847_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1848_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1849_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1851 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1850_o,
    o => gen5_n1_cnot5_j_o);
  n1854_o <= gen5_n1_cnot5_j_n1851 (1);
  n1855_o <= gen5_n1_cnot5_j_n1851 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1856_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1857_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1859 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1858_o,
    o => gen5_n2_cnot5_j_o);
  n1862_o <= gen5_n2_cnot5_j_n1859 (1);
  n1863_o <= gen5_n2_cnot5_j_n1859 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1864_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1865_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1867 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1866_o,
    o => gen5_n3_cnot5_j_o);
  n1870_o <= gen5_n3_cnot5_j_n1867 (1);
  n1871_o <= gen5_n3_cnot5_j_n1867 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1872_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1873_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1874_o <= n1872_o & n1873_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1875 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1874_o,
    o => gen5_n4_cnot5_j_o);
  n1878_o <= gen5_n4_cnot5_j_n1875 (1);
  n1879_o <= gen5_n4_cnot5_j_n1875 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1880_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1881_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1882_o <= n1880_o & n1881_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1883 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1882_o,
    o => gen5_n5_cnot5_j_o);
  n1886_o <= gen5_n5_cnot5_j_n1883 (1);
  n1887_o <= gen5_n5_cnot5_j_n1883 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1888_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1889_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1890_o <= n1888_o & n1889_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1891 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1890_o,
    o => gen5_n6_cnot5_j_o);
  n1894_o <= gen5_n6_cnot5_j_n1891 (1);
  n1895_o <= gen5_n6_cnot5_j_n1891 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1896_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1897_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1898_o <= n1896_o & n1897_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1899 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1898_o,
    o => gen5_n7_cnot5_j_o);
  n1902_o <= gen5_n7_cnot5_j_n1899 (1);
  n1903_o <= gen5_n7_cnot5_j_n1899 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1904_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1905_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1907 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1906_o,
    o => gen5_n8_cnot5_j_o);
  n1910_o <= gen5_n8_cnot5_j_n1907 (1);
  n1911_o <= gen5_n8_cnot5_j_n1907 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1912_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1913_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1914_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1915_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1916_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1917_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1918_o <= n1916_o & n1917_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1919 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1918_o,
    o => gen6_n1_cnot1_j_o);
  n1922_o <= gen6_n1_cnot1_j_n1919 (1);
  n1923_o <= gen6_n1_cnot1_j_n1919 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1924_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1925_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1927 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1926_o,
    o => gen6_n2_cnot1_j_o);
  n1930_o <= gen6_n2_cnot1_j_n1927 (1);
  n1931_o <= gen6_n2_cnot1_j_n1927 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1932_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1933_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1935 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1934_o,
    o => gen6_n3_cnot1_j_o);
  n1938_o <= gen6_n3_cnot1_j_n1935 (1);
  n1939_o <= gen6_n3_cnot1_j_n1935 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1940_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1941_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1942_o <= n1940_o & n1941_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1943 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1942_o,
    o => gen6_n4_cnot1_j_o);
  n1946_o <= gen6_n4_cnot1_j_n1943 (1);
  n1947_o <= gen6_n4_cnot1_j_n1943 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1948_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1949_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1951 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1950_o,
    o => gen6_n5_cnot1_j_o);
  n1954_o <= gen6_n5_cnot1_j_n1951 (1);
  n1955_o <= gen6_n5_cnot1_j_n1951 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1956_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1957_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1958_o <= n1956_o & n1957_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1959 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1958_o,
    o => gen6_n6_cnot1_j_o);
  n1962_o <= gen6_n6_cnot1_j_n1959 (1);
  n1963_o <= gen6_n6_cnot1_j_n1959 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1964_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1965_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1967 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1966_o,
    o => gen6_n7_cnot1_j_o);
  n1970_o <= gen6_n7_cnot1_j_n1967 (1);
  n1971_o <= gen6_n7_cnot1_j_n1967 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1972_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1973_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1975 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1974_o,
    o => gen6_n8_cnot1_j_o);
  n1978_o <= gen6_n8_cnot1_j_n1975 (1);
  n1979_o <= gen6_n8_cnot1_j_n1975 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1980_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1981_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n1983 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n1982_o,
    o => gen6_n9_cnot1_j_o);
  n1986_o <= gen6_n9_cnot1_j_n1983 (1);
  n1987_o <= gen6_n9_cnot1_j_n1983 (0);
  n1988_o <= n1566_o & n1558_o & n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1502_o & n1568_o;
  n1989_o <= n1567_o & n1559_o & n1551_o & n1543_o & n1535_o & n1527_o & n1519_o & n1511_o & n1503_o & n1569_o;
  n1990_o <= n1571_o & n1578_o & n1586_o & n1594_o & n1602_o & n1610_o & n1618_o & n1626_o & n1634_o & n1570_o;
  n1991_o <= n1579_o & n1587_o & n1595_o & n1603_o & n1611_o & n1619_o & n1627_o & n1635_o & n1636_o;
  n1992_o <= n1736_o & n1725_o & n1714_o & n1703_o & n1692_o & n1681_o & n1670_o & n1659_o & n1648_o & n1637_o;
  n1993_o <= n1737_o & n1735_o & n1724_o & n1713_o & n1702_o & n1691_o & n1680_o & n1669_o & n1658_o & n1647_o;
  n1994_o <= n1738_o & n1734_o & n1723_o & n1712_o & n1701_o & n1690_o & n1679_o & n1668_o & n1657_o & n1646_o;
  n1995_o <= n1745_o & n1755_o & n1766_o & n1777_o & n1788_o & n1799_o & n1810_o & n1821_o & n1832_o & n1843_o;
  n1996_o <= n1757_o & n1768_o & n1779_o & n1790_o & n1801_o & n1812_o & n1823_o & n1834_o & n1845_o & n1846_o;
  n1997_o <= n1746_o & n1756_o & n1767_o & n1778_o & n1789_o & n1800_o & n1811_o & n1822_o & n1833_o & n1844_o;
  n1998_o <= n1911_o & n1903_o & n1895_o & n1887_o & n1879_o & n1871_o & n1863_o & n1855_o & n1847_o;
  n1999_o <= n1913_o & n1910_o & n1902_o & n1894_o & n1886_o & n1878_o & n1870_o & n1862_o & n1854_o & n1912_o;
  n2000_o <= n1986_o & n1978_o & n1970_o & n1962_o & n1954_o & n1946_o & n1938_o & n1930_o & n1922_o & n1914_o;
  n2001_o <= n1987_o & n1979_o & n1971_o & n1963_o & n1955_o & n1947_o & n1939_o & n1931_o & n1923_o & n1915_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1487_o : std_logic_vector (1 downto 0);
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic_vector (2 downto 0);
begin
  o <= n1493_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1487_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1488_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1489_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1490_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1491_o <= n1489_o and n1490_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1492_o <= n1488_o xor n1491_o;
  n1493_o <= n1487_o & n1492_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic_vector (1 downto 0);
begin
  o <= n1485_o;
  -- vhdl_source/cnot.vhdl:24:17
  n1481_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n1482_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n1483_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n1484_o <= n1482_o xor n1483_o;
  n1485_o <= n1481_o & n1484_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic_vector (8 downto 0);
begin
  o <= n1479_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1468_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1469_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1470_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1471_o <= not n1470_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1472_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1473_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1474_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1475_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1476_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1477_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1478_o <= not n1477_o;
  n1479_o <= n1468_o & n1469_o & n1471_o & n1472_o & n1473_o & n1474_o & n1475_o & n1476_o & n1478_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1451 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1459 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1464_o;
  o <= n1465_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1466_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1448_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1449_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1451 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1450_o,
    o => gen1_n0_cnot0_o);
  n1454_o <= gen1_n0_cnot0_n1451 (1);
  n1455_o <= gen1_n0_cnot0_n1451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1456_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1457_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1458_o <= n1456_o & n1457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1459 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1458_o,
    o => gen1_n1_cnot0_o);
  n1462_o <= gen1_n1_cnot0_n1459 (1);
  n1463_o <= gen1_n1_cnot0_n1459 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1464_o <= ctrl_prop (2);
  n1465_o <= n1463_o & n1455_o;
  n1466_o <= n1462_o & n1454_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic_vector (8 downto 0);
begin
  o <= n1445_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1433_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1434_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1435_o <= not n1434_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1436_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1437_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1438_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1439_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1440_o <= not n1439_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1441_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1442_o <= not n1441_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1443_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1444_o <= i (0);
  n1445_o <= n1433_o & n1435_o & n1436_o & n1437_o & n1438_o & n1440_o & n1442_o & n1443_o & n1444_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1368 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1376 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1384 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1392 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1408 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1416 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1424 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic_vector (7 downto 0);
  signal n1431_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1429_o;
  o <= n1430_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1431_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1365_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1366_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1368 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1367_o,
    o => gen1_n0_cnot0_o);
  n1371_o <= gen1_n0_cnot0_n1368 (1);
  n1372_o <= gen1_n0_cnot0_n1368 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1373_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1374_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1376 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1375_o,
    o => gen1_n1_cnot0_o);
  n1379_o <= gen1_n1_cnot0_n1376 (1);
  n1380_o <= gen1_n1_cnot0_n1376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1381_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1382_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1384 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1383_o,
    o => gen1_n2_cnot0_o);
  n1387_o <= gen1_n2_cnot0_n1384 (1);
  n1388_o <= gen1_n2_cnot0_n1384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1389_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1390_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1392 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1391_o,
    o => gen1_n3_cnot0_o);
  n1395_o <= gen1_n3_cnot0_n1392 (1);
  n1396_o <= gen1_n3_cnot0_n1392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1397_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1398_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1400 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n4_cnot0_o);
  n1403_o <= gen1_n4_cnot0_n1400 (1);
  n1404_o <= gen1_n4_cnot0_n1400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1405_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1406_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1407_o <= n1405_o & n1406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1408 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1407_o,
    o => gen1_n5_cnot0_o);
  n1411_o <= gen1_n5_cnot0_n1408 (1);
  n1412_o <= gen1_n5_cnot0_n1408 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1413_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1414_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1416 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1415_o,
    o => gen1_n6_cnot0_o);
  n1419_o <= gen1_n6_cnot0_n1416 (1);
  n1420_o <= gen1_n6_cnot0_n1416 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1421_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1422_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1423_o <= n1421_o & n1422_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1424 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1423_o,
    o => gen1_n7_cnot0_o);
  n1427_o <= gen1_n7_cnot0_n1424 (1);
  n1428_o <= gen1_n7_cnot0_n1424 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1429_o <= ctrl_prop (8);
  n1430_o <= n1428_o & n1420_o & n1412_o & n1404_o & n1396_o & n1388_o & n1380_o & n1372_o;
  n1431_o <= n1427_o & n1419_o & n1411_o & n1403_o & n1395_o & n1387_o & n1379_o & n1371_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1291 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1299 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1307 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1315 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1323 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1331 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1339 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1347 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1355 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic_vector (8 downto 0);
  signal n1362_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1360_o;
  o <= n1361_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1362_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1288_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1289_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1291 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1290_o,
    o => gen1_n0_cnot0_o);
  n1294_o <= gen1_n0_cnot0_n1291 (1);
  n1295_o <= gen1_n0_cnot0_n1291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1296_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1297_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1298_o <= n1296_o & n1297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1299 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1298_o,
    o => gen1_n1_cnot0_o);
  n1302_o <= gen1_n1_cnot0_n1299 (1);
  n1303_o <= gen1_n1_cnot0_n1299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1304_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1305_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1306_o <= n1304_o & n1305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1307 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1306_o,
    o => gen1_n2_cnot0_o);
  n1310_o <= gen1_n2_cnot0_n1307 (1);
  n1311_o <= gen1_n2_cnot0_n1307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1312_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1313_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1314_o <= n1312_o & n1313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1315 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1314_o,
    o => gen1_n3_cnot0_o);
  n1318_o <= gen1_n3_cnot0_n1315 (1);
  n1319_o <= gen1_n3_cnot0_n1315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1320_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1321_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1323 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1322_o,
    o => gen1_n4_cnot0_o);
  n1326_o <= gen1_n4_cnot0_n1323 (1);
  n1327_o <= gen1_n4_cnot0_n1323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1328_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1329_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1330_o <= n1328_o & n1329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1331 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1330_o,
    o => gen1_n5_cnot0_o);
  n1334_o <= gen1_n5_cnot0_n1331 (1);
  n1335_o <= gen1_n5_cnot0_n1331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1336_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1337_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1338_o <= n1336_o & n1337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1339 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1338_o,
    o => gen1_n6_cnot0_o);
  n1342_o <= gen1_n6_cnot0_n1339 (1);
  n1343_o <= gen1_n6_cnot0_n1339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1344_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1345_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1347 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1346_o,
    o => gen1_n7_cnot0_o);
  n1350_o <= gen1_n7_cnot0_n1347 (1);
  n1351_o <= gen1_n7_cnot0_n1347 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1352_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1353_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1355 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1354_o,
    o => gen1_n8_cnot0_o);
  n1358_o <= gen1_n8_cnot0_n1355 (1);
  n1359_o <= gen1_n8_cnot0_n1355 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1360_o <= ctrl_prop (9);
  n1361_o <= n1359_o & n1351_o & n1343_o & n1335_o & n1327_o & n1319_o & n1311_o & n1303_o & n1295_o;
  n1362_o <= n1358_o & n1350_o & n1342_o & n1334_o & n1326_o & n1318_o & n1310_o & n1302_o & n1294_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n837 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n845 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n853 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n861 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n869 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n877 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n885 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n893 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n905 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n913 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n921 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n929 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n937 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n945 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n953 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic_vector (1 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n965 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n968_o : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (1 downto 0);
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n976 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n987 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n998 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic_vector (1 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1009 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1020 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1031 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1042 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1053 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic_vector (1 downto 0);
  signal n1061_o : std_logic;
  signal n1062_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1063 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic_vector (1 downto 0);
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1074 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic_vector (1 downto 0);
  signal n1083_o : std_logic;
  signal n1084_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1085 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (1 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1096 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (1 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1107 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (1 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1118 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (1 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1129 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1140 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (1 downto 0);
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1151 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1159 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1167 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1175 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1183 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1191 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1199 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1211 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1219 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1227 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1235 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1243 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1251 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1259 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1267 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (8 downto 0);
  signal n1273_o : std_logic_vector (8 downto 0);
  signal n1274_o : std_logic_vector (8 downto 0);
  signal n1275_o : std_logic_vector (8 downto 0);
  signal n1276_o : std_logic_vector (8 downto 0);
  signal n1277_o : std_logic_vector (8 downto 0);
  signal n1278_o : std_logic_vector (8 downto 0);
  signal n1279_o : std_logic_vector (8 downto 0);
  signal n1280_o : std_logic_vector (8 downto 0);
  signal n1281_o : std_logic_vector (8 downto 0);
  signal n1282_o : std_logic_vector (8 downto 0);
  signal n1283_o : std_logic_vector (8 downto 0);
  signal n1284_o : std_logic_vector (8 downto 0);
  signal n1285_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1272_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1273_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1274_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1275_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1276_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1277_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1278_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1279_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1280_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1281_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1282_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1283_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1284_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1285_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n834_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n835_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n836_o <= n834_o & n835_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n837 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n836_o,
    o => gen1_n1_cnot1_j_o);
  n840_o <= gen1_n1_cnot1_j_n837 (1);
  n841_o <= gen1_n1_cnot1_j_n837 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n842_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n843_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n845 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n844_o,
    o => gen1_n2_cnot1_j_o);
  n848_o <= gen1_n2_cnot1_j_n845 (1);
  n849_o <= gen1_n2_cnot1_j_n845 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n850_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n851_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n852_o <= n850_o & n851_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n853 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n852_o,
    o => gen1_n3_cnot1_j_o);
  n856_o <= gen1_n3_cnot1_j_n853 (1);
  n857_o <= gen1_n3_cnot1_j_n853 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n858_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n859_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n860_o <= n858_o & n859_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n861 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n860_o,
    o => gen1_n4_cnot1_j_o);
  n864_o <= gen1_n4_cnot1_j_n861 (1);
  n865_o <= gen1_n4_cnot1_j_n861 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n866_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n867_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n868_o <= n866_o & n867_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n869 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n868_o,
    o => gen1_n5_cnot1_j_o);
  n872_o <= gen1_n5_cnot1_j_n869 (1);
  n873_o <= gen1_n5_cnot1_j_n869 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n874_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n875_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n876_o <= n874_o & n875_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n877 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n876_o,
    o => gen1_n6_cnot1_j_o);
  n880_o <= gen1_n6_cnot1_j_n877 (1);
  n881_o <= gen1_n6_cnot1_j_n877 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n882_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n883_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n884_o <= n882_o & n883_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n885 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n884_o,
    o => gen1_n7_cnot1_j_o);
  n888_o <= gen1_n7_cnot1_j_n885 (1);
  n889_o <= gen1_n7_cnot1_j_n885 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n890_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n891_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n892_o <= n890_o & n891_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n893 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n892_o,
    o => gen1_n8_cnot1_j_o);
  n896_o <= gen1_n8_cnot1_j_n893 (1);
  n897_o <= gen1_n8_cnot1_j_n893 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n898_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n899_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n900_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n901_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n902_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n903_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n904_o <= n902_o & n903_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n905 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n904_o,
    o => gen2_n8_cnot2_j_o);
  n908_o <= gen2_n8_cnot2_j_n905 (1);
  n909_o <= gen2_n8_cnot2_j_n905 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n910_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n911_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n912_o <= n910_o & n911_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n913 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n912_o,
    o => gen2_n7_cnot2_j_o);
  n916_o <= gen2_n7_cnot2_j_n913 (1);
  n917_o <= gen2_n7_cnot2_j_n913 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n918_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n919_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n920_o <= n918_o & n919_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n921 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n920_o,
    o => gen2_n6_cnot2_j_o);
  n924_o <= gen2_n6_cnot2_j_n921 (1);
  n925_o <= gen2_n6_cnot2_j_n921 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n926_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n927_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n928_o <= n926_o & n927_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n929 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n928_o,
    o => gen2_n5_cnot2_j_o);
  n932_o <= gen2_n5_cnot2_j_n929 (1);
  n933_o <= gen2_n5_cnot2_j_n929 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n934_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n935_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n936_o <= n934_o & n935_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n937 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n936_o,
    o => gen2_n4_cnot2_j_o);
  n940_o <= gen2_n4_cnot2_j_n937 (1);
  n941_o <= gen2_n4_cnot2_j_n937 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n942_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n943_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n945 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n944_o,
    o => gen2_n3_cnot2_j_o);
  n948_o <= gen2_n3_cnot2_j_n945 (1);
  n949_o <= gen2_n3_cnot2_j_n945 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n950_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n951_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n952_o <= n950_o & n951_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n953 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n952_o,
    o => gen2_n2_cnot2_j_o);
  n956_o <= gen2_n2_cnot2_j_n953 (1);
  n957_o <= gen2_n2_cnot2_j_n953 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n958_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n959_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n960_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n961_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n962_o <= n960_o & n961_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n963_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n964_o <= n962_o & n963_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n965 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n964_o,
    o => gen3_n1_ccnot3_j_o);
  n968_o <= gen3_n1_ccnot3_j_n965 (2);
  n969_o <= gen3_n1_ccnot3_j_n965 (1);
  n970_o <= gen3_n1_ccnot3_j_n965 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n971_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n972_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n973_o <= n971_o & n972_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n974_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n976 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n975_o,
    o => gen3_n2_ccnot3_j_o);
  n979_o <= gen3_n2_ccnot3_j_n976 (2);
  n980_o <= gen3_n2_ccnot3_j_n976 (1);
  n981_o <= gen3_n2_ccnot3_j_n976 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n982_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n983_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n984_o <= n982_o & n983_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n985_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n987 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n986_o,
    o => gen3_n3_ccnot3_j_o);
  n990_o <= gen3_n3_ccnot3_j_n987 (2);
  n991_o <= gen3_n3_ccnot3_j_n987 (1);
  n992_o <= gen3_n3_ccnot3_j_n987 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n993_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n994_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n995_o <= n993_o & n994_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n996_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n998 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n997_o,
    o => gen3_n4_ccnot3_j_o);
  n1001_o <= gen3_n4_ccnot3_j_n998 (2);
  n1002_o <= gen3_n4_ccnot3_j_n998 (1);
  n1003_o <= gen3_n4_ccnot3_j_n998 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1004_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1005_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1006_o <= n1004_o & n1005_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1007_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1009 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1008_o,
    o => gen3_n5_ccnot3_j_o);
  n1012_o <= gen3_n5_ccnot3_j_n1009 (2);
  n1013_o <= gen3_n5_ccnot3_j_n1009 (1);
  n1014_o <= gen3_n5_ccnot3_j_n1009 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1015_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1016_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1018_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1020 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1019_o,
    o => gen3_n6_ccnot3_j_o);
  n1023_o <= gen3_n6_ccnot3_j_n1020 (2);
  n1024_o <= gen3_n6_ccnot3_j_n1020 (1);
  n1025_o <= gen3_n6_ccnot3_j_n1020 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1026_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1027_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1028_o <= n1026_o & n1027_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1029_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1030_o <= n1028_o & n1029_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1031 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1030_o,
    o => gen3_n7_ccnot3_j_o);
  n1034_o <= gen3_n7_ccnot3_j_n1031 (2);
  n1035_o <= gen3_n7_ccnot3_j_n1031 (1);
  n1036_o <= gen3_n7_ccnot3_j_n1031 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1037_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1038_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1040_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1042 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1041_o,
    o => gen3_n8_ccnot3_j_o);
  n1045_o <= gen3_n8_ccnot3_j_n1042 (2);
  n1046_o <= gen3_n8_ccnot3_j_n1042 (1);
  n1047_o <= gen3_n8_ccnot3_j_n1042 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1048_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1049_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1050_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1051_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1053 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1052_o,
    o => cnot_4_o);
  n1056_o <= cnot_4_n1053 (1);
  n1057_o <= cnot_4_n1053 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1058_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1059_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1060_o <= n1058_o & n1059_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1061_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1062_o <= n1060_o & n1061_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1063 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1062_o,
    o => gen4_n7_peres4_j_o);
  n1066_o <= gen4_n7_peres4_j_n1063 (2);
  n1067_o <= gen4_n7_peres4_j_n1063 (1);
  n1068_o <= gen4_n7_peres4_j_n1063 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1069_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1070_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1071_o <= n1069_o & n1070_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1072_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1074 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1073_o,
    o => gen4_n6_peres4_j_o);
  n1077_o <= gen4_n6_peres4_j_n1074 (2);
  n1078_o <= gen4_n6_peres4_j_n1074 (1);
  n1079_o <= gen4_n6_peres4_j_n1074 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1080_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1081_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1082_o <= n1080_o & n1081_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1083_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1084_o <= n1082_o & n1083_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1085 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1084_o,
    o => gen4_n5_peres4_j_o);
  n1088_o <= gen4_n5_peres4_j_n1085 (2);
  n1089_o <= gen4_n5_peres4_j_n1085 (1);
  n1090_o <= gen4_n5_peres4_j_n1085 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1091_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1092_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1093_o <= n1091_o & n1092_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1094_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1096 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1095_o,
    o => gen4_n4_peres4_j_o);
  n1099_o <= gen4_n4_peres4_j_n1096 (2);
  n1100_o <= gen4_n4_peres4_j_n1096 (1);
  n1101_o <= gen4_n4_peres4_j_n1096 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1102_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1103_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1105_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1106_o <= n1104_o & n1105_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1107 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1106_o,
    o => gen4_n3_peres4_j_o);
  n1110_o <= gen4_n3_peres4_j_n1107 (2);
  n1111_o <= gen4_n3_peres4_j_n1107 (1);
  n1112_o <= gen4_n3_peres4_j_n1107 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1113_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1114_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1116_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1118 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1117_o,
    o => gen4_n2_peres4_j_o);
  n1121_o <= gen4_n2_peres4_j_n1118 (2);
  n1122_o <= gen4_n2_peres4_j_n1118 (1);
  n1123_o <= gen4_n2_peres4_j_n1118 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1124_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1125_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1126_o <= n1124_o & n1125_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1127_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1128_o <= n1126_o & n1127_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1129 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1128_o,
    o => gen4_n1_peres4_j_o);
  n1132_o <= gen4_n1_peres4_j_n1129 (2);
  n1133_o <= gen4_n1_peres4_j_n1129 (1);
  n1134_o <= gen4_n1_peres4_j_n1129 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1135_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1136_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1138_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1140 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1139_o,
    o => gen4_n0_peres4_j_o);
  n1143_o <= gen4_n0_peres4_j_n1140 (2);
  n1144_o <= gen4_n0_peres4_j_n1140 (1);
  n1145_o <= gen4_n0_peres4_j_n1140 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1146_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1147_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1148_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1149_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1150_o <= n1148_o & n1149_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1151 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1150_o,
    o => gen5_n1_cnot5_j_o);
  n1154_o <= gen5_n1_cnot5_j_n1151 (1);
  n1155_o <= gen5_n1_cnot5_j_n1151 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1156_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1157_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1158_o <= n1156_o & n1157_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1159 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1158_o,
    o => gen5_n2_cnot5_j_o);
  n1162_o <= gen5_n2_cnot5_j_n1159 (1);
  n1163_o <= gen5_n2_cnot5_j_n1159 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1164_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1165_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1166_o <= n1164_o & n1165_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1167 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1166_o,
    o => gen5_n3_cnot5_j_o);
  n1170_o <= gen5_n3_cnot5_j_n1167 (1);
  n1171_o <= gen5_n3_cnot5_j_n1167 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1172_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1173_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1175 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1174_o,
    o => gen5_n4_cnot5_j_o);
  n1178_o <= gen5_n4_cnot5_j_n1175 (1);
  n1179_o <= gen5_n4_cnot5_j_n1175 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1180_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1181_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1183 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1182_o,
    o => gen5_n5_cnot5_j_o);
  n1186_o <= gen5_n5_cnot5_j_n1183 (1);
  n1187_o <= gen5_n5_cnot5_j_n1183 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1188_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1189_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1190_o <= n1188_o & n1189_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1191 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1190_o,
    o => gen5_n6_cnot5_j_o);
  n1194_o <= gen5_n6_cnot5_j_n1191 (1);
  n1195_o <= gen5_n6_cnot5_j_n1191 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1196_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1197_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1198_o <= n1196_o & n1197_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1199 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1198_o,
    o => gen5_n7_cnot5_j_o);
  n1202_o <= gen5_n7_cnot5_j_n1199 (1);
  n1203_o <= gen5_n7_cnot5_j_n1199 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1204_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1205_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1206_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1207_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1208_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1209_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1210_o <= n1208_o & n1209_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1211 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1210_o,
    o => gen6_n1_cnot1_j_o);
  n1214_o <= gen6_n1_cnot1_j_n1211 (1);
  n1215_o <= gen6_n1_cnot1_j_n1211 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1216_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1217_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1219 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1218_o,
    o => gen6_n2_cnot1_j_o);
  n1222_o <= gen6_n2_cnot1_j_n1219 (1);
  n1223_o <= gen6_n2_cnot1_j_n1219 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1224_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1225_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1226_o <= n1224_o & n1225_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1227 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1226_o,
    o => gen6_n3_cnot1_j_o);
  n1230_o <= gen6_n3_cnot1_j_n1227 (1);
  n1231_o <= gen6_n3_cnot1_j_n1227 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1232_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1233_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1234_o <= n1232_o & n1233_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1235 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1234_o,
    o => gen6_n4_cnot1_j_o);
  n1238_o <= gen6_n4_cnot1_j_n1235 (1);
  n1239_o <= gen6_n4_cnot1_j_n1235 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1240_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1241_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1243 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1242_o,
    o => gen6_n5_cnot1_j_o);
  n1246_o <= gen6_n5_cnot1_j_n1243 (1);
  n1247_o <= gen6_n5_cnot1_j_n1243 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1248_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1249_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1250_o <= n1248_o & n1249_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1251 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1250_o,
    o => gen6_n6_cnot1_j_o);
  n1254_o <= gen6_n6_cnot1_j_n1251 (1);
  n1255_o <= gen6_n6_cnot1_j_n1251 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1256_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1257_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1258_o <= n1256_o & n1257_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1259 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1258_o,
    o => gen6_n7_cnot1_j_o);
  n1262_o <= gen6_n7_cnot1_j_n1259 (1);
  n1263_o <= gen6_n7_cnot1_j_n1259 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1264_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1265_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1266_o <= n1264_o & n1265_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1267 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1266_o,
    o => gen6_n8_cnot1_j_o);
  n1270_o <= gen6_n8_cnot1_j_n1267 (1);
  n1271_o <= gen6_n8_cnot1_j_n1267 (0);
  n1272_o <= n896_o & n888_o & n880_o & n872_o & n864_o & n856_o & n848_o & n840_o & n898_o;
  n1273_o <= n897_o & n889_o & n881_o & n873_o & n865_o & n857_o & n849_o & n841_o & n899_o;
  n1274_o <= n901_o & n908_o & n916_o & n924_o & n932_o & n940_o & n948_o & n956_o & n900_o;
  n1275_o <= n909_o & n917_o & n925_o & n933_o & n941_o & n949_o & n957_o & n958_o;
  n1276_o <= n1047_o & n1036_o & n1025_o & n1014_o & n1003_o & n992_o & n981_o & n970_o & n959_o;
  n1277_o <= n1048_o & n1046_o & n1035_o & n1024_o & n1013_o & n1002_o & n991_o & n980_o & n969_o;
  n1278_o <= n1049_o & n1045_o & n1034_o & n1023_o & n1012_o & n1001_o & n990_o & n979_o & n968_o;
  n1279_o <= n1056_o & n1066_o & n1077_o & n1088_o & n1099_o & n1110_o & n1121_o & n1132_o & n1143_o;
  n1280_o <= n1068_o & n1079_o & n1090_o & n1101_o & n1112_o & n1123_o & n1134_o & n1145_o & n1146_o;
  n1281_o <= n1057_o & n1067_o & n1078_o & n1089_o & n1100_o & n1111_o & n1122_o & n1133_o & n1144_o;
  n1282_o <= n1203_o & n1195_o & n1187_o & n1179_o & n1171_o & n1163_o & n1155_o & n1147_o;
  n1283_o <= n1205_o & n1202_o & n1194_o & n1186_o & n1178_o & n1170_o & n1162_o & n1154_o & n1204_o;
  n1284_o <= n1270_o & n1262_o & n1254_o & n1246_o & n1238_o & n1230_o & n1222_o & n1214_o & n1206_o;
  n1285_o <= n1271_o & n1263_o & n1255_o & n1247_o & n1239_o & n1231_o & n1223_o & n1215_o & n1207_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n825 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n830_o;
  o <= n829_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n831_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n823_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n824_o <= n823_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n825 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n824_o,
    o => gen1_n0_cnot0_o);
  n828_o <= gen1_n0_cnot0_n825 (1);
  n829_o <= gen1_n0_cnot0_n825 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n830_o <= ctrl_prop (1);
  n831_o <= n828_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n738_o : std_logic;
  signal n739_o : std_logic;
  signal n740_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n741 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n749 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n757 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n765 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n773 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n781 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n789 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n797 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n805 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n813 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic_vector (9 downto 0);
  signal n820_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n818_o;
  o <= n819_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n820_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n738_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n739_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n740_o <= n738_o & n739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n741 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n740_o,
    o => gen1_n0_cnot0_o);
  n744_o <= gen1_n0_cnot0_n741 (1);
  n745_o <= gen1_n0_cnot0_n741 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n746_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n747_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n748_o <= n746_o & n747_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n749 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n748_o,
    o => gen1_n1_cnot0_o);
  n752_o <= gen1_n1_cnot0_n749 (1);
  n753_o <= gen1_n1_cnot0_n749 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n754_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n755_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n756_o <= n754_o & n755_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n757 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n756_o,
    o => gen1_n2_cnot0_o);
  n760_o <= gen1_n2_cnot0_n757 (1);
  n761_o <= gen1_n2_cnot0_n757 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n762_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n763_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n764_o <= n762_o & n763_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n765 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n764_o,
    o => gen1_n3_cnot0_o);
  n768_o <= gen1_n3_cnot0_n765 (1);
  n769_o <= gen1_n3_cnot0_n765 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n770_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n771_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n772_o <= n770_o & n771_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n773 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n772_o,
    o => gen1_n4_cnot0_o);
  n776_o <= gen1_n4_cnot0_n773 (1);
  n777_o <= gen1_n4_cnot0_n773 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n778_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n779_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n780_o <= n778_o & n779_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n781 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n780_o,
    o => gen1_n5_cnot0_o);
  n784_o <= gen1_n5_cnot0_n781 (1);
  n785_o <= gen1_n5_cnot0_n781 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n786_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n787_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n788_o <= n786_o & n787_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n789 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n788_o,
    o => gen1_n6_cnot0_o);
  n792_o <= gen1_n6_cnot0_n789 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n793_o <= gen1_n6_cnot0_n789 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n794_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n795_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n796_o <= n794_o & n795_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n797 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n796_o,
    o => gen1_n7_cnot0_o);
  n800_o <= gen1_n7_cnot0_n797 (1);
  n801_o <= gen1_n7_cnot0_n797 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n802_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n803_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n804_o <= n802_o & n803_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n805 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n804_o,
    o => gen1_n8_cnot0_o);
  n808_o <= gen1_n8_cnot0_n805 (1);
  n809_o <= gen1_n8_cnot0_n805 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n810_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n811_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n812_o <= n810_o & n811_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n813 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n812_o,
    o => gen1_n9_cnot0_o);
  n816_o <= gen1_n9_cnot0_n813 (1);
  n817_o <= gen1_n9_cnot0_n813 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n818_o <= ctrl_prop (10);
  n819_o <= n817_o & n809_o & n801_o & n793_o & n785_o & n777_o & n769_o & n761_o & n753_o & n745_o;
  n820_o <= n816_o & n808_o & n800_o & n792_o & n784_o & n776_o & n768_o & n760_o & n752_o & n744_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n724 : std_logic;
  signal cnotr_n725 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n730 : std_logic_vector (9 downto 0);
  signal add_n731 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n724;
  a_out <= add_n730;
  s <= add_n731;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n725; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n724 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n725 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n730 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n731 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic_vector (1 downto 0);
  signal cnota_n302 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic_vector (1 downto 0);
  signal cnotb_n309 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal n315_o : std_logic;
  signal n316_o : std_logic_vector (2 downto 0);
  signal ccnotc_n317 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n328 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n338 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic_vector (1 downto 0);
  signal n348_o : std_logic;
  signal n349_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n350 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n360 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (1 downto 0);
  signal n370_o : std_logic;
  signal n371_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n372 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n382 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic_vector (1 downto 0);
  signal n392_o : std_logic;
  signal n393_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n394 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n404 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic_vector (1 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n416 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n426 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n429_o : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic_vector (1 downto 0);
  signal n436_o : std_logic;
  signal n437_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n438 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n448 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic_vector (1 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n460 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n470 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal n479_o : std_logic_vector (1 downto 0);
  signal n480_o : std_logic;
  signal n481_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n482 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n485_o : std_logic;
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n492 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic_vector (1 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n504 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n514 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic_vector (1 downto 0);
  signal n524_o : std_logic;
  signal n525_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n526 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n529_o : std_logic;
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n536 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic_vector (1 downto 0);
  signal n546_o : std_logic;
  signal n547_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n548 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n558 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic_vector (1 downto 0);
  signal n568_o : std_logic;
  signal n569_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n570 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic;
  signal n579_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n580 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal n589_o : std_logic_vector (1 downto 0);
  signal n590_o : std_logic;
  signal n591_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n592 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n602 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic_vector (1 downto 0);
  signal n612_o : std_logic;
  signal n613_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n614 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n624 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic;
  signal n630_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic_vector (1 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n636 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n646 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic;
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic_vector (1 downto 0);
  signal n656_o : std_logic;
  signal n657_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n658 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n668 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic_vector (1 downto 0);
  signal cnoteb_n678 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic_vector (1 downto 0);
  signal cnotea_n685 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic_vector (9 downto 0);
  signal n691_o : std_logic_vector (9 downto 0);
  signal n692_o : std_logic_vector (9 downto 0);
  signal n693_o : std_logic_vector (8 downto 0);
  signal n694_o : std_logic_vector (8 downto 0);
  signal n695_o : std_logic_vector (8 downto 0);
  signal n696_o : std_logic_vector (8 downto 0);
  signal n697_o : std_logic_vector (3 downto 0);
  signal n698_o : std_logic_vector (3 downto 0);
  signal n699_o : std_logic_vector (3 downto 0);
  signal n700_o : std_logic_vector (3 downto 0);
  signal n701_o : std_logic_vector (3 downto 0);
  signal n702_o : std_logic_vector (3 downto 0);
  signal n703_o : std_logic_vector (3 downto 0);
  signal n704_o : std_logic_vector (3 downto 0);
  signal n705_o : std_logic_vector (3 downto 0);
  signal n706_o : std_logic_vector (3 downto 0);
  signal n707_o : std_logic_vector (3 downto 0);
  signal n708_o : std_logic_vector (3 downto 0);
  signal n709_o : std_logic_vector (3 downto 0);
  signal n710_o : std_logic_vector (3 downto 0);
  signal n711_o : std_logic_vector (3 downto 0);
  signal n712_o : std_logic_vector (3 downto 0);
  signal n713_o : std_logic_vector (3 downto 0);
  signal n714_o : std_logic_vector (3 downto 0);
  signal n715_o : std_logic_vector (3 downto 0);
  signal n716_o : std_logic_vector (3 downto 0);
  signal n717_o : std_logic_vector (3 downto 0);
  signal n718_o : std_logic_vector (3 downto 0);
  signal n719_o : std_logic_vector (3 downto 0);
  signal n720_o : std_logic_vector (3 downto 0);
begin
  a_out <= n690_o;
  b_out <= n691_o;
  s <= n692_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n693_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n694_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n695_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n696_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n305_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n312_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n306_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n682_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n299_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n300_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n301_o <= n299_o & n300_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n302 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n301_o,
    o => cnota_o);
  n305_o <= cnota_n302 (1);
  n306_o <= cnota_n302 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n307_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n308_o <= n307_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n309 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n308_o,
    o => cnotb_o);
  n312_o <= cnotb_n309 (1);
  n313_o <= cnotb_n309 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n314_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n315_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n316_o <= n314_o & n315_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n317 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n316_o,
    o => ccnotc_o);
  n320_o <= ccnotc_n317 (2);
  n321_o <= ccnotc_n317 (1);
  n322_o <= ccnotc_n317 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n697_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n698_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n699_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n323_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n324_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n325_o <= n323_o & n324_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n326_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n327_o <= n325_o & n326_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n328 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n327_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n331_o <= gen1_n1_ccnot1_n328 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n332_o <= gen1_n1_ccnot1_n328 (1);
  n333_o <= gen1_n1_ccnot1_n328 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n334_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n335_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n336_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n337_o <= n335_o & n336_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n338 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n337_o,
    o => gen1_n1_cnot1_o);
  n341_o <= gen1_n1_cnot1_n338 (1);
  n342_o <= gen1_n1_cnot1_n338 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n343_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n344_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n345_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n346_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n347_o <= n345_o & n346_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n348_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n349_o <= n347_o & n348_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n350 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n349_o,
    o => gen1_n1_ccnot2_o);
  n353_o <= gen1_n1_ccnot2_n350 (2);
  n354_o <= gen1_n1_ccnot2_n350 (1);
  n355_o <= gen1_n1_ccnot2_n350 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n356_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n357_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n358_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n359_o <= n357_o & n358_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n360 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n359_o,
    o => gen1_n1_cnot2_o);
  n363_o <= gen1_n1_cnot2_n360 (1);
  n364_o <= gen1_n1_cnot2_n360 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n365_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n366_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n700_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n701_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n702_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n367_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n368_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n369_o <= n367_o & n368_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n370_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n371_o <= n369_o & n370_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n372 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n371_o,
    o => gen1_n2_ccnot1_o);
  n375_o <= gen1_n2_ccnot1_n372 (2);
  n376_o <= gen1_n2_ccnot1_n372 (1);
  n377_o <= gen1_n2_ccnot1_n372 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n378_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n379_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n380_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n381_o <= n379_o & n380_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n382 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n381_o,
    o => gen1_n2_cnot1_o);
  n385_o <= gen1_n2_cnot1_n382 (1);
  n386_o <= gen1_n2_cnot1_n382 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n387_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n388_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n389_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n390_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n391_o <= n389_o & n390_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n392_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n393_o <= n391_o & n392_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n394 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n393_o,
    o => gen1_n2_ccnot2_o);
  n397_o <= gen1_n2_ccnot2_n394 (2);
  n398_o <= gen1_n2_ccnot2_n394 (1);
  n399_o <= gen1_n2_ccnot2_n394 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n400_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n401_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n402_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n403_o <= n401_o & n402_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n404 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n403_o,
    o => gen1_n2_cnot2_o);
  n407_o <= gen1_n2_cnot2_n404 (1);
  n408_o <= gen1_n2_cnot2_n404 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n409_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n410_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n703_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n704_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n705_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n411_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n412_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n413_o <= n411_o & n412_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n414_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n415_o <= n413_o & n414_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n416 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n415_o,
    o => gen1_n3_ccnot1_o);
  n419_o <= gen1_n3_ccnot1_n416 (2);
  n420_o <= gen1_n3_ccnot1_n416 (1);
  n421_o <= gen1_n3_ccnot1_n416 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n422_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n423_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n424_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n425_o <= n423_o & n424_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n426 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n425_o,
    o => gen1_n3_cnot1_o);
  n429_o <= gen1_n3_cnot1_n426 (1);
  n430_o <= gen1_n3_cnot1_n426 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n431_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n432_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n433_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n434_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n435_o <= n433_o & n434_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n436_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n437_o <= n435_o & n436_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n438 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n437_o,
    o => gen1_n3_ccnot2_o);
  n441_o <= gen1_n3_ccnot2_n438 (2);
  n442_o <= gen1_n3_ccnot2_n438 (1);
  n443_o <= gen1_n3_ccnot2_n438 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n444_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n445_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n446_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n447_o <= n445_o & n446_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n448 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n447_o,
    o => gen1_n3_cnot2_o);
  n451_o <= gen1_n3_cnot2_n448 (1);
  n452_o <= gen1_n3_cnot2_n448 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n453_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n454_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n706_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n707_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n708_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n455_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n456_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n457_o <= n455_o & n456_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n458_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n459_o <= n457_o & n458_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n460 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n459_o,
    o => gen1_n4_ccnot1_o);
  n463_o <= gen1_n4_ccnot1_n460 (2);
  n464_o <= gen1_n4_ccnot1_n460 (1);
  n465_o <= gen1_n4_ccnot1_n460 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n466_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n467_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n468_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n469_o <= n467_o & n468_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n470 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n469_o,
    o => gen1_n4_cnot1_o);
  n473_o <= gen1_n4_cnot1_n470 (1);
  n474_o <= gen1_n4_cnot1_n470 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n475_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n476_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n477_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n478_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n479_o <= n477_o & n478_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n480_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n481_o <= n479_o & n480_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n482 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n481_o,
    o => gen1_n4_ccnot2_o);
  n485_o <= gen1_n4_ccnot2_n482 (2);
  n486_o <= gen1_n4_ccnot2_n482 (1);
  n487_o <= gen1_n4_ccnot2_n482 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n488_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n489_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n490_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n491_o <= n489_o & n490_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n492 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n491_o,
    o => gen1_n4_cnot2_o);
  n495_o <= gen1_n4_cnot2_n492 (1);
  n496_o <= gen1_n4_cnot2_n492 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n497_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n498_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n709_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n711_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n499_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n500_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n501_o <= n499_o & n500_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n502_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n503_o <= n501_o & n502_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n504 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n503_o,
    o => gen1_n5_ccnot1_o);
  n507_o <= gen1_n5_ccnot1_n504 (2);
  n508_o <= gen1_n5_ccnot1_n504 (1);
  n509_o <= gen1_n5_ccnot1_n504 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n510_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n511_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n512_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n513_o <= n511_o & n512_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n514 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n513_o,
    o => gen1_n5_cnot1_o);
  n517_o <= gen1_n5_cnot1_n514 (1);
  n518_o <= gen1_n5_cnot1_n514 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n519_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n520_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n521_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n522_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n523_o <= n521_o & n522_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n524_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n525_o <= n523_o & n524_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n526 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n525_o,
    o => gen1_n5_ccnot2_o);
  n529_o <= gen1_n5_ccnot2_n526 (2);
  n530_o <= gen1_n5_ccnot2_n526 (1);
  n531_o <= gen1_n5_ccnot2_n526 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n532_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n533_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n534_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n535_o <= n533_o & n534_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n536 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n535_o,
    o => gen1_n5_cnot2_o);
  n539_o <= gen1_n5_cnot2_n536 (1);
  n540_o <= gen1_n5_cnot2_n536 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n541_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n542_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n712_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n713_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n714_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n543_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n544_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n545_o <= n543_o & n544_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n546_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n547_o <= n545_o & n546_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n548 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n547_o,
    o => gen1_n6_ccnot1_o);
  n551_o <= gen1_n6_ccnot1_n548 (2);
  n552_o <= gen1_n6_ccnot1_n548 (1);
  n553_o <= gen1_n6_ccnot1_n548 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n554_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n555_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n556_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n557_o <= n555_o & n556_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n558 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n557_o,
    o => gen1_n6_cnot1_o);
  n561_o <= gen1_n6_cnot1_n558 (1);
  n562_o <= gen1_n6_cnot1_n558 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n563_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n564_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n565_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n566_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n567_o <= n565_o & n566_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n568_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n569_o <= n567_o & n568_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n570 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n569_o,
    o => gen1_n6_ccnot2_o);
  n573_o <= gen1_n6_ccnot2_n570 (2);
  n574_o <= gen1_n6_ccnot2_n570 (1);
  n575_o <= gen1_n6_ccnot2_n570 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n576_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n577_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n578_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n579_o <= n577_o & n578_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n580 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n579_o,
    o => gen1_n6_cnot2_o);
  n583_o <= gen1_n6_cnot2_n580 (1);
  n584_o <= gen1_n6_cnot2_n580 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n585_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n586_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n716_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n717_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n587_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n588_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n589_o <= n587_o & n588_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n590_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n591_o <= n589_o & n590_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n592 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n591_o,
    o => gen1_n7_ccnot1_o);
  n595_o <= gen1_n7_ccnot1_n592 (2);
  n596_o <= gen1_n7_ccnot1_n592 (1);
  n597_o <= gen1_n7_ccnot1_n592 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n598_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n599_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n600_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n601_o <= n599_o & n600_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n602 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n601_o,
    o => gen1_n7_cnot1_o);
  n605_o <= gen1_n7_cnot1_n602 (1);
  n606_o <= gen1_n7_cnot1_n602 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n607_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n608_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n609_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n610_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n611_o <= n609_o & n610_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n612_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n613_o <= n611_o & n612_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n614 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n613_o,
    o => gen1_n7_ccnot2_o);
  n617_o <= gen1_n7_ccnot2_n614 (2);
  n618_o <= gen1_n7_ccnot2_n614 (1);
  n619_o <= gen1_n7_ccnot2_n614 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n620_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n621_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n622_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n623_o <= n621_o & n622_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n624 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n623_o,
    o => gen1_n7_cnot2_o);
  n627_o <= gen1_n7_cnot2_n624 (1);
  n628_o <= gen1_n7_cnot2_n624 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n629_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n630_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n718_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n719_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n720_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n631_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n632_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n633_o <= n631_o & n632_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n634_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n635_o <= n633_o & n634_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n636 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n635_o,
    o => gen1_n8_ccnot1_o);
  n639_o <= gen1_n8_ccnot1_n636 (2);
  n640_o <= gen1_n8_ccnot1_n636 (1);
  n641_o <= gen1_n8_ccnot1_n636 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n642_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n643_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n644_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n645_o <= n643_o & n644_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n646 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n645_o,
    o => gen1_n8_cnot1_o);
  n649_o <= gen1_n8_cnot1_n646 (1);
  n650_o <= gen1_n8_cnot1_n646 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n651_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n652_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n653_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n654_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n655_o <= n653_o & n654_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n656_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n657_o <= n655_o & n656_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n658 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n657_o,
    o => gen1_n8_ccnot2_o);
  n661_o <= gen1_n8_ccnot2_n658 (2);
  n662_o <= gen1_n8_ccnot2_n658 (1);
  n663_o <= gen1_n8_ccnot2_n658 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n664_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n665_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n666_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n667_o <= n665_o & n666_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n668 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n667_o,
    o => gen1_n8_cnot2_o);
  n671_o <= gen1_n8_cnot2_n668 (1);
  n672_o <= gen1_n8_cnot2_n668 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n673_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n674_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n675_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n676_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n677_o <= n675_o & n676_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n678 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n677_o,
    o => cnoteb_o);
  n681_o <= cnoteb_n678 (1);
  n682_o <= cnoteb_n678 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n683_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n684_o <= n683_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n685 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n684_o,
    o => cnotea_o);
  n688_o <= cnotea_n685 (1);
  n689_o <= cnotea_n685 (0);
  n690_o <= n688_o & a_s;
  n691_o <= n681_o & b_s;
  n692_o <= n689_o & s_s;
  n693_o <= n671_o & n627_o & n583_o & n539_o & n495_o & n451_o & n407_o & n363_o & n320_o;
  n694_o <= n673_o & n629_o & n585_o & n541_o & n497_o & n453_o & n409_o & n365_o & n321_o;
  n695_o <= n672_o & n628_o & n584_o & n540_o & n496_o & n452_o & n408_o & n364_o & n313_o;
  n696_o <= n674_o & n630_o & n586_o & n542_o & n498_o & n454_o & n410_o & n366_o & n322_o;
  n697_o <= n333_o & n332_o & n331_o & n334_o;
  n698_o <= n344_o & n342_o & n341_o & n343_o;
  n699_o <= n355_o & n354_o & n356_o & n353_o;
  n700_o <= n377_o & n376_o & n375_o & n378_o;
  n701_o <= n388_o & n386_o & n385_o & n387_o;
  n702_o <= n399_o & n398_o & n400_o & n397_o;
  n703_o <= n421_o & n420_o & n419_o & n422_o;
  n704_o <= n432_o & n430_o & n429_o & n431_o;
  n705_o <= n443_o & n442_o & n444_o & n441_o;
  n706_o <= n465_o & n464_o & n463_o & n466_o;
  n707_o <= n476_o & n474_o & n473_o & n475_o;
  n708_o <= n487_o & n486_o & n488_o & n485_o;
  n709_o <= n509_o & n508_o & n507_o & n510_o;
  n710_o <= n520_o & n518_o & n517_o & n519_o;
  n711_o <= n531_o & n530_o & n532_o & n529_o;
  n712_o <= n553_o & n552_o & n551_o & n554_o;
  n713_o <= n564_o & n562_o & n561_o & n563_o;
  n714_o <= n575_o & n574_o & n576_o & n573_o;
  n715_o <= n597_o & n596_o & n595_o & n598_o;
  n716_o <= n608_o & n606_o & n605_o & n607_o;
  n717_o <= n619_o & n618_o & n620_o & n617_o;
  n718_o <= n641_o & n640_o & n639_o & n642_o;
  n719_o <= n652_o & n650_o & n649_o & n651_o;
  n720_o <= n663_o & n662_o & n664_o & n661_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n191_o : std_logic_vector (9 downto 0);
  signal add1_n192 : std_logic_vector (9 downto 0);
  signal add1_n193 : std_logic_vector (9 downto 0);
  signal add1_n194 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n201_o : std_logic;
  signal addsub_n202 : std_logic;
  signal addsub_n203 : std_logic_vector (9 downto 0);
  signal addsub_n204 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n211_o : std_logic;
  signal cnotr1_n212 : std_logic;
  signal cnotr1_n213 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n218_o : std_logic;
  signal cnotr2_n219 : std_logic;
  signal cnotr2_n220 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n227 : std_logic;
  signal gen0_cnotr3_n228 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n233_o : std_logic_vector (6 downto 0);
  signal n234_o : std_logic;
  signal n235_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n236 : std_logic;
  signal gen0_cnotr4_n237 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n242_o : std_logic_vector (6 downto 0);
  signal n243_o : std_logic_vector (1 downto 0);
  signal n244_o : std_logic_vector (8 downto 0);
  signal n245_o : std_logic;
  signal gen0_cnotr5_n246 : std_logic;
  signal gen0_cnotr5_n247 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n252_o : std_logic_vector (6 downto 0);
  signal n253_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic_vector (7 downto 0);
  signal n256_o : std_logic_vector (8 downto 0);
  signal add2_n257 : std_logic_vector (8 downto 0);
  signal add2_n258 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal cnotr6_n268 : std_logic;
  signal cnotr6_n269 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic_vector (7 downto 0);
  signal cnotr7_n276 : std_logic;
  signal cnotr7_n277 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n282_o : std_logic;
  signal alut1_n283 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n286 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n289_o : std_logic_vector (12 downto 0);
  signal n290_o : std_logic_vector (8 downto 0);
  signal n291_o : std_logic_vector (9 downto 0);
  signal n292_o : std_logic_vector (9 downto 0);
  signal n293_o : std_logic_vector (9 downto 0);
  signal n294_o : std_logic_vector (5 downto 0);
begin
  g <= n289_o;
  a_out <= add2_n258;
  c_out <= n290_o;
  x_out <= add1_n194;
  y_out <= addsub_n204;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n192; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n291_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n292_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n193; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n220; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n293_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n294_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n283; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n269; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n257; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n286; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n237; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n256_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n191_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n192 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n193 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n194 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n191_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n201_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n202 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n203 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n204 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n201_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n211_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n212 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n213 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n211_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n218_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n219 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n220 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n218_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n225_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n226_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n227 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n228 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n225_o,
    i => n226_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n233_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n234_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n235_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n236 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n237 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n234_o,
    i => n235_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n242_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n243_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n244_o <= n242_o & n243_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n245_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n246 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n247 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n245_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n252_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n253_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n254_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n255_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n256_o <= n254_o & n255_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n257 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n258 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n263_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n264_o <= not n263_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n265_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n266_o <= not n265_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n267_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n268 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n269 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n267_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n274_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n275_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n276 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n277 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n274_o,
    i => n275_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n282_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n283 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n286 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n289_o <= n253_o & addsub_n203 & cnotr7_n276;
  n290_o <= cnotr7_n277 & n282_o;
  n291_o <= gen0_cnotr5_n247 & gen0_cnotr5_n246 & n252_o;
  n292_o <= gen0_cnotr3_n228 & gen0_cnotr3_n227 & n233_o;
  n293_o <= gen0_cnotr4_n236 & n244_o;
  n294_o <= n266_o & addsub_n202 & cnotr6_n268 & cnotr2_n219 & cnotr1_n212 & n264_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n81_o : std_logic_vector (9 downto 0);
  signal add1_n82 : std_logic_vector (9 downto 0);
  signal add1_n83 : std_logic_vector (9 downto 0);
  signal add1_n84 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n91_o : std_logic;
  signal addsub_n92 : std_logic;
  signal addsub_n93 : std_logic_vector (9 downto 0);
  signal addsub_n94 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n101_o : std_logic;
  signal cnotr1_n102 : std_logic;
  signal cnotr1_n103 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n108_o : std_logic;
  signal cnotr2_n109 : std_logic;
  signal cnotr2_n110 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal gen0_cnotr3_n117 : std_logic;
  signal gen0_cnotr3_n118 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n123_o : std_logic_vector (7 downto 0);
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal gen0_cnotr4_n126 : std_logic;
  signal gen0_cnotr4_n127 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n132_o : std_logic_vector (7 downto 0);
  signal n133_o : std_logic;
  signal n134_o : std_logic_vector (8 downto 0);
  signal n135_o : std_logic;
  signal gen0_cnotr5_n136 : std_logic;
  signal gen0_cnotr5_n137 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n142_o : std_logic_vector (7 downto 0);
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic_vector (7 downto 0);
  signal n146_o : std_logic_vector (8 downto 0);
  signal add2_n147 : std_logic_vector (8 downto 0);
  signal add2_n148 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal cnotr6_n158 : std_logic;
  signal cnotr6_n159 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic_vector (7 downto 0);
  signal cnotr7_n166 : std_logic;
  signal cnotr7_n167 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n172_o : std_logic;
  signal alut1_n173 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n176 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n179_o : std_logic_vector (11 downto 0);
  signal n180_o : std_logic_vector (8 downto 0);
  signal n181_o : std_logic_vector (9 downto 0);
  signal n182_o : std_logic_vector (9 downto 0);
  signal n183_o : std_logic_vector (9 downto 0);
  signal n184_o : std_logic_vector (5 downto 0);
begin
  g <= n179_o;
  a_out <= add2_n148;
  c_out <= n180_o;
  x_out <= add1_n84;
  y_out <= addsub_n94;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n82; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n181_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n182_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n83; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n110; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n183_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n184_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n173; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n159; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n147; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n176; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n127; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n146_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n81_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n82 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n83 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n84 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n81_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n91_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n92 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n93 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n94 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n91_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n101_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n102 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n103 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n101_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n108_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n109 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n110 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n108_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n115_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n116_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n117 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n118 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n115_o,
    i => n116_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n123_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n124_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n125_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n126 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n127 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n124_o,
    i => n125_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n132_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n133_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n134_o <= n132_o & n133_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n135_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n136 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n137 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n135_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n142_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n143_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n144_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n145_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n146_o <= n144_o & n145_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n147 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n148 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n153_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n154_o <= not n153_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n155_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n156_o <= not n155_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n157_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n158 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n159 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n157_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n164_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n165_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n166 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n167 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n164_o,
    i => n165_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n172_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n173 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n176 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n179_o <= n143_o & addsub_n93 & cnotr7_n166;
  n180_o <= cnotr7_n167 & n172_o;
  n181_o <= gen0_cnotr5_n137 & gen0_cnotr5_n136 & n142_o;
  n182_o <= gen0_cnotr3_n118 & gen0_cnotr3_n117 & n123_o;
  n183_o <= gen0_cnotr4_n126 & n134_o;
  n184_o <= n156_o & addsub_n92 & cnotr6_n158 & cnotr2_n109 & cnotr1_n102 & n154_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_2;

architecture rtl of inith_lookup_9_2 is
  signal n62_o : std_logic;
  signal n63_o : std_logic;
  signal n64_o : std_logic;
  signal n65_o : std_logic;
  signal n66_o : std_logic;
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic;
  signal n71_o : std_logic;
  signal n72_o : std_logic;
  signal n73_o : std_logic;
  signal n74_o : std_logic;
  signal n75_o : std_logic_vector (8 downto 0);
begin
  o <= n75_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n62_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n63_o <= not n62_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n64_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n65_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n66_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n67_o <= not n66_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n68_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n69_o <= not n68_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n70_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n71_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n72_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n73_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n74_o <= not n73_o;
  n75_o <= n63_o & n64_o & n65_o & n67_o & n69_o & n70_o & n71_o & n72_o & n74_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (36 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (36 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (26 downto 0);
  signal as : std_logic_vector (26 downto 0);
  signal xs : std_logic_vector (29 downto 0);
  signal ys : std_logic_vector (29 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n56_o : std_logic_vector (36 downto 0);
  signal n57_o : std_logic_vector (26 downto 0);
  signal n58_o : std_logic_vector (26 downto 0);
  signal n59_o : std_logic_vector (29 downto 0);
  signal n60_o : std_logic_vector (29 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n56_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n57_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n58_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n59_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n60_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_2 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  n56_o <= (11 downto 0 => 'Z') & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n57_o <= gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n58_o <= gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n59_o <= gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n60_o <= gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
