{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410489207168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410489207168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 12:33:27 2014 " "Processing started: Fri Sep 12 12:33:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410489207168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410489207168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410489207168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410489207388 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS32 EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"MIPS32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1410489207438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410489207478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410489207478 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1410489207598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1410489208638 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1410489208638 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1410489208638 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6781 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410489208648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6782 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410489208648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6783 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1410489208648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1410489208648 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410489208678 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[0\] " "Pin Instruction_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[1\] " "Pin Instruction_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[2\] " "Pin Instruction_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[3\] " "Pin Instruction_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[4\] " "Pin Instruction_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[5\] " "Pin Instruction_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[6\] " "Pin Instruction_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[7\] " "Pin Instruction_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[8\] " "Pin Instruction_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[9\] " "Pin Instruction_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[10\] " "Pin Instruction_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[11\] " "Pin Instruction_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[12\] " "Pin Instruction_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[13\] " "Pin Instruction_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[14\] " "Pin Instruction_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[15\] " "Pin Instruction_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[16\] " "Pin Instruction_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[17\] " "Pin Instruction_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[18\] " "Pin Instruction_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[19\] " "Pin Instruction_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[20\] " "Pin Instruction_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[21\] " "Pin Instruction_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[22\] " "Pin Instruction_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[23\] " "Pin Instruction_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[24\] " "Pin Instruction_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[25\] " "Pin Instruction_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[26\] " "Pin Instruction_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[27\] " "Pin Instruction_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[28\] " "Pin Instruction_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[29\] " "Pin Instruction_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[30\] " "Pin Instruction_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_IF\[31\] " "Pin Instruction_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Instruction_IF[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 20 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[0\] " "Pin Next_PC_IF\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[0] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[0\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[1\] " "Pin Next_PC_IF\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[1] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[1\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[2\] " "Pin Next_PC_IF\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[2] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[2\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[3\] " "Pin Next_PC_IF\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[3] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[3\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[4\] " "Pin Next_PC_IF\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[4] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[4\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[5\] " "Pin Next_PC_IF\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[5] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[5\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[6\] " "Pin Next_PC_IF\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[6] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[6\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[7\] " "Pin Next_PC_IF\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[7] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[7\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[8\] " "Pin Next_PC_IF\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[8] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[8\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[9\] " "Pin Next_PC_IF\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[9] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[9\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[10\] " "Pin Next_PC_IF\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[10] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[10\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[11\] " "Pin Next_PC_IF\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[11] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[11\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[12\] " "Pin Next_PC_IF\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[12] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[12\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[13\] " "Pin Next_PC_IF\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[13] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[13\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[14\] " "Pin Next_PC_IF\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[14] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[14\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[15\] " "Pin Next_PC_IF\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[15] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[15\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[16\] " "Pin Next_PC_IF\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[16] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[16\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 82 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[17\] " "Pin Next_PC_IF\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[17] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[17\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 83 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[18\] " "Pin Next_PC_IF\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[18] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[18\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 84 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[19\] " "Pin Next_PC_IF\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[19] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[19\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 85 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[20\] " "Pin Next_PC_IF\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[20] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[20\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 86 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[21\] " "Pin Next_PC_IF\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[21] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[21\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 87 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[22\] " "Pin Next_PC_IF\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[22] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[22\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 88 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[23\] " "Pin Next_PC_IF\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[23] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[23\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 89 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[24\] " "Pin Next_PC_IF\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[24] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[24\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 90 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[25\] " "Pin Next_PC_IF\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[25] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[25\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 91 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[26\] " "Pin Next_PC_IF\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[26] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[26\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 92 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[27\] " "Pin Next_PC_IF\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[27] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[27\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 93 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[28\] " "Pin Next_PC_IF\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[28] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[28\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 94 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[29\] " "Pin Next_PC_IF\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[29] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[29\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 95 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[30\] " "Pin Next_PC_IF\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[30] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[30\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 96 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_PC_IF\[31\] " "Pin Next_PC_IF\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Next_PC_IF[31] } } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Next_PC_IF\[31\]" } } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 21 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Next_PC_IF[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 97 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[0\] " "Pin ALU_Result_EX\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 98 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[1\] " "Pin ALU_Result_EX\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 99 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[2\] " "Pin ALU_Result_EX\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 100 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[3\] " "Pin ALU_Result_EX\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 101 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[4\] " "Pin ALU_Result_EX\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 102 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[5\] " "Pin ALU_Result_EX\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 103 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[6\] " "Pin ALU_Result_EX\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 104 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[7\] " "Pin ALU_Result_EX\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 105 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[8\] " "Pin ALU_Result_EX\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 106 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[9\] " "Pin ALU_Result_EX\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 107 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[10\] " "Pin ALU_Result_EX\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 108 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[11\] " "Pin ALU_Result_EX\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 109 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[12\] " "Pin ALU_Result_EX\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 110 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[13\] " "Pin ALU_Result_EX\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 111 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[14\] " "Pin ALU_Result_EX\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 112 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[15\] " "Pin ALU_Result_EX\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 113 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[16\] " "Pin ALU_Result_EX\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 114 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[17\] " "Pin ALU_Result_EX\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 115 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[18\] " "Pin ALU_Result_EX\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 116 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[19\] " "Pin ALU_Result_EX\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 117 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[20\] " "Pin ALU_Result_EX\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 118 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[21\] " "Pin ALU_Result_EX\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 119 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[22\] " "Pin ALU_Result_EX\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 120 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[23\] " "Pin ALU_Result_EX\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 121 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[24\] " "Pin ALU_Result_EX\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 122 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[25\] " "Pin ALU_Result_EX\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 123 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[26\] " "Pin ALU_Result_EX\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 124 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[27\] " "Pin ALU_Result_EX\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 125 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[28\] " "Pin ALU_Result_EX\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 126 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[29\] " "Pin ALU_Result_EX\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 127 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[30\] " "Pin ALU_Result_EX\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 128 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_Result_EX\[31\] " "Pin ALU_Result_EX\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ALU_Result_EX[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 49 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_Result_EX[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 129 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWrite_MEM " "Pin MemWrite_MEM not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { MemWrite_MEM } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 58 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWrite_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[0\] " "Pin Write_Data_MUX_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[0] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 130 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[1\] " "Pin Write_Data_MUX_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[1] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 131 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[2\] " "Pin Write_Data_MUX_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[2] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 132 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[3\] " "Pin Write_Data_MUX_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[3] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 133 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[4\] " "Pin Write_Data_MUX_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[4] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 134 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[5\] " "Pin Write_Data_MUX_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[5] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[6\] " "Pin Write_Data_MUX_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[6] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[7\] " "Pin Write_Data_MUX_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[7] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[8\] " "Pin Write_Data_MUX_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[8] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[9\] " "Pin Write_Data_MUX_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[9] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[10\] " "Pin Write_Data_MUX_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[10] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[11\] " "Pin Write_Data_MUX_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[11] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[12\] " "Pin Write_Data_MUX_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[12] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[13\] " "Pin Write_Data_MUX_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[13] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[14\] " "Pin Write_Data_MUX_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[14] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[15\] " "Pin Write_Data_MUX_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[15] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[16\] " "Pin Write_Data_MUX_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[16] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[17\] " "Pin Write_Data_MUX_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[17] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[18\] " "Pin Write_Data_MUX_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[18] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[19\] " "Pin Write_Data_MUX_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[19] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[20\] " "Pin Write_Data_MUX_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[20] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[21\] " "Pin Write_Data_MUX_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[21] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[22\] " "Pin Write_Data_MUX_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[22] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[23\] " "Pin Write_Data_MUX_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[23] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[24\] " "Pin Write_Data_MUX_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[24] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[25\] " "Pin Write_Data_MUX_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[25] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[26\] " "Pin Write_Data_MUX_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[26] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[27\] " "Pin Write_Data_MUX_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[27] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[28\] " "Pin Write_Data_MUX_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[28] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[29\] " "Pin Write_Data_MUX_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[29] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[30\] " "Pin Write_Data_MUX_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[30] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Data_MUX_MEM\[31\] " "Pin Write_Data_MUX_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Write_Data_MUX_MEM[31] } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 66 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Data_MUX_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1410489208948 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1410489208948 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410489209238 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410489209238 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410489209238 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410489209238 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410489209238 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410489209258 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410489209278 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1410489209298 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489209298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489209298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489209298 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  80.000       clock1 " "  80.000       clock1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489209298 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1410489209298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Destination node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 23 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 513 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489209488 ""}  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "MIPS32.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MIPS32.v" 16 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""}  } { { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4542 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM  " "Automatically promoted node EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB " "Destination node MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|MemtoReg_WB" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 15 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 359 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489209488 ""}  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 23 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 513 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~1" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 6018 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4995 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489209488 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5558 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4810 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 5903 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489209488 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4666 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4734 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4735 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4811 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1410489209488 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1410489209488 ""}  } { { "sld_hub.vhd" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 0 { 0 ""} 0 4566 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1410489209488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1410489209868 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410489209868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1410489209868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410489209878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1410489209878 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1410489209888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1410489210008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1410489210018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1410489210018 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 3.3V 0 129 0 " "Number of I/O pins in group: 129 (unused VREF, 3.3V VCCIO, 0 input, 129 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1410489210018 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1410489210018 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410489210018 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1410489210028 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1410489210028 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1410489210028 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489210198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1410489212434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489213264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1410489213294 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1410489219814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489219814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1410489221114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1410489224254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1410489224254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1410489227464 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410489227574 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[0\] 0 " "Pin \"Instruction_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[1\] 0 " "Pin \"Instruction_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[2\] 0 " "Pin \"Instruction_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[3\] 0 " "Pin \"Instruction_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[4\] 0 " "Pin \"Instruction_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[5\] 0 " "Pin \"Instruction_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[6\] 0 " "Pin \"Instruction_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[7\] 0 " "Pin \"Instruction_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[8\] 0 " "Pin \"Instruction_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[9\] 0 " "Pin \"Instruction_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[10\] 0 " "Pin \"Instruction_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[11\] 0 " "Pin \"Instruction_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[12\] 0 " "Pin \"Instruction_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[13\] 0 " "Pin \"Instruction_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[14\] 0 " "Pin \"Instruction_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[15\] 0 " "Pin \"Instruction_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[16\] 0 " "Pin \"Instruction_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[17\] 0 " "Pin \"Instruction_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[18\] 0 " "Pin \"Instruction_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[19\] 0 " "Pin \"Instruction_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[20\] 0 " "Pin \"Instruction_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[21\] 0 " "Pin \"Instruction_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[22\] 0 " "Pin \"Instruction_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[23\] 0 " "Pin \"Instruction_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[24\] 0 " "Pin \"Instruction_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[25\] 0 " "Pin \"Instruction_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[26\] 0 " "Pin \"Instruction_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[27\] 0 " "Pin \"Instruction_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[28\] 0 " "Pin \"Instruction_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[29\] 0 " "Pin \"Instruction_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[30\] 0 " "Pin \"Instruction_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_IF\[31\] 0 " "Pin \"Instruction_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[0\] 0 " "Pin \"Next_PC_IF\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[1\] 0 " "Pin \"Next_PC_IF\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[2\] 0 " "Pin \"Next_PC_IF\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[3\] 0 " "Pin \"Next_PC_IF\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[4\] 0 " "Pin \"Next_PC_IF\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[5\] 0 " "Pin \"Next_PC_IF\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[6\] 0 " "Pin \"Next_PC_IF\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[7\] 0 " "Pin \"Next_PC_IF\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[8\] 0 " "Pin \"Next_PC_IF\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[9\] 0 " "Pin \"Next_PC_IF\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[10\] 0 " "Pin \"Next_PC_IF\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[11\] 0 " "Pin \"Next_PC_IF\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[12\] 0 " "Pin \"Next_PC_IF\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[13\] 0 " "Pin \"Next_PC_IF\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[14\] 0 " "Pin \"Next_PC_IF\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[15\] 0 " "Pin \"Next_PC_IF\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[16\] 0 " "Pin \"Next_PC_IF\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[17\] 0 " "Pin \"Next_PC_IF\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[18\] 0 " "Pin \"Next_PC_IF\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[19\] 0 " "Pin \"Next_PC_IF\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[20\] 0 " "Pin \"Next_PC_IF\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[21\] 0 " "Pin \"Next_PC_IF\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[22\] 0 " "Pin \"Next_PC_IF\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[23\] 0 " "Pin \"Next_PC_IF\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[24\] 0 " "Pin \"Next_PC_IF\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[25\] 0 " "Pin \"Next_PC_IF\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[26\] 0 " "Pin \"Next_PC_IF\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[27\] 0 " "Pin \"Next_PC_IF\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[28\] 0 " "Pin \"Next_PC_IF\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[29\] 0 " "Pin \"Next_PC_IF\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[30\] 0 " "Pin \"Next_PC_IF\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Next_PC_IF\[31\] 0 " "Pin \"Next_PC_IF\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[0\] 0 " "Pin \"ALU_Result_EX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[1\] 0 " "Pin \"ALU_Result_EX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[2\] 0 " "Pin \"ALU_Result_EX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[3\] 0 " "Pin \"ALU_Result_EX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[4\] 0 " "Pin \"ALU_Result_EX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[5\] 0 " "Pin \"ALU_Result_EX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[6\] 0 " "Pin \"ALU_Result_EX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[7\] 0 " "Pin \"ALU_Result_EX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[8\] 0 " "Pin \"ALU_Result_EX\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[9\] 0 " "Pin \"ALU_Result_EX\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[10\] 0 " "Pin \"ALU_Result_EX\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[11\] 0 " "Pin \"ALU_Result_EX\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[12\] 0 " "Pin \"ALU_Result_EX\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[13\] 0 " "Pin \"ALU_Result_EX\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[14\] 0 " "Pin \"ALU_Result_EX\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[15\] 0 " "Pin \"ALU_Result_EX\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[16\] 0 " "Pin \"ALU_Result_EX\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[17\] 0 " "Pin \"ALU_Result_EX\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[18\] 0 " "Pin \"ALU_Result_EX\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[19\] 0 " "Pin \"ALU_Result_EX\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[20\] 0 " "Pin \"ALU_Result_EX\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[21\] 0 " "Pin \"ALU_Result_EX\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[22\] 0 " "Pin \"ALU_Result_EX\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[23\] 0 " "Pin \"ALU_Result_EX\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[24\] 0 " "Pin \"ALU_Result_EX\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[25\] 0 " "Pin \"ALU_Result_EX\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[26\] 0 " "Pin \"ALU_Result_EX\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[27\] 0 " "Pin \"ALU_Result_EX\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[28\] 0 " "Pin \"ALU_Result_EX\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[29\] 0 " "Pin \"ALU_Result_EX\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[30\] 0 " "Pin \"ALU_Result_EX\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_Result_EX\[31\] 0 " "Pin \"ALU_Result_EX\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemWrite_MEM 0 " "Pin \"MemWrite_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[0\] 0 " "Pin \"Write_Data_MUX_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[1\] 0 " "Pin \"Write_Data_MUX_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[2\] 0 " "Pin \"Write_Data_MUX_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[3\] 0 " "Pin \"Write_Data_MUX_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[4\] 0 " "Pin \"Write_Data_MUX_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[5\] 0 " "Pin \"Write_Data_MUX_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[6\] 0 " "Pin \"Write_Data_MUX_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[7\] 0 " "Pin \"Write_Data_MUX_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[8\] 0 " "Pin \"Write_Data_MUX_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[9\] 0 " "Pin \"Write_Data_MUX_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[10\] 0 " "Pin \"Write_Data_MUX_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[11\] 0 " "Pin \"Write_Data_MUX_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[12\] 0 " "Pin \"Write_Data_MUX_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[13\] 0 " "Pin \"Write_Data_MUX_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[14\] 0 " "Pin \"Write_Data_MUX_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[15\] 0 " "Pin \"Write_Data_MUX_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[16\] 0 " "Pin \"Write_Data_MUX_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[17\] 0 " "Pin \"Write_Data_MUX_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[18\] 0 " "Pin \"Write_Data_MUX_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[19\] 0 " "Pin \"Write_Data_MUX_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[20\] 0 " "Pin \"Write_Data_MUX_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[21\] 0 " "Pin \"Write_Data_MUX_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[22\] 0 " "Pin \"Write_Data_MUX_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[23\] 0 " "Pin \"Write_Data_MUX_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[24\] 0 " "Pin \"Write_Data_MUX_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[25\] 0 " "Pin \"Write_Data_MUX_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[26\] 0 " "Pin \"Write_Data_MUX_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[27\] 0 " "Pin \"Write_Data_MUX_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[28\] 0 " "Pin \"Write_Data_MUX_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[29\] 0 " "Pin \"Write_Data_MUX_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[30\] 0 " "Pin \"Write_Data_MUX_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Data_MUX_MEM\[31\] 0 " "Pin \"Write_Data_MUX_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1410489227644 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1410489227644 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410489228144 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1410489228364 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1410489228936 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1410489229806 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1410489230086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg " "Generated suppressed messages file C:/Users/Frank-Laptop/Documents/MIPS32_verilog/output_files/MIPS32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1410489230416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410489231086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 12:33:51 2014 " "Processing ended: Fri Sep 12 12:33:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410489231086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410489231086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410489231086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410489231086 ""}
