/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "qemu/module.h"
#include "trace-hw_pci.h"

uint16_t _TRACE_PCI_PM_BAD_TRANSITION_DSTATE;
uint16_t _TRACE_PCI_PM_TRANSITION_DSTATE;
uint16_t _TRACE_PCI_UPDATE_MAPPINGS_DEL_DSTATE;
uint16_t _TRACE_PCI_UPDATE_MAPPINGS_ADD_DSTATE;
uint16_t _TRACE_PCI_ROUTE_IRQ_DSTATE;
uint16_t _TRACE_PCI_BAD_ROM_MAGIC_DSTATE;
uint16_t _TRACE_PCI_BAD_PCIR_OFFSET_DSTATE;
uint16_t _TRACE_PCI_ROM_AND_PCI_IDS_DSTATE;
uint16_t _TRACE_PCI_ROM_CHECKSUM_CHANGE_DSTATE;
uint16_t _TRACE_PCI_CFG_READ_DSTATE;
uint16_t _TRACE_PCI_CFG_WRITE_DSTATE;
uint16_t _TRACE_MSIX_WRITE_CONFIG_DSTATE;
uint16_t _TRACE_SRIOV_REGISTER_VFS_DSTATE;
uint16_t _TRACE_SRIOV_UNREGISTER_VFS_DSTATE;
uint16_t _TRACE_SRIOV_CONFIG_WRITE_DSTATE;
uint16_t _TRACE_PCIE_CAP_SLOT_WRITE_CONFIG_DSTATE;
uint16_t _TRACE_SHPC_SLOT_COMMAND_DSTATE;
TraceEvent _TRACE_PCI_PM_BAD_TRANSITION_EVENT = {
    .id = 0,
    .name = "pci_pm_bad_transition",
    .sstate = TRACE_PCI_PM_BAD_TRANSITION_ENABLED,
    .dstate = &_TRACE_PCI_PM_BAD_TRANSITION_DSTATE 
};
TraceEvent _TRACE_PCI_PM_TRANSITION_EVENT = {
    .id = 0,
    .name = "pci_pm_transition",
    .sstate = TRACE_PCI_PM_TRANSITION_ENABLED,
    .dstate = &_TRACE_PCI_PM_TRANSITION_DSTATE 
};
TraceEvent _TRACE_PCI_UPDATE_MAPPINGS_DEL_EVENT = {
    .id = 0,
    .name = "pci_update_mappings_del",
    .sstate = TRACE_PCI_UPDATE_MAPPINGS_DEL_ENABLED,
    .dstate = &_TRACE_PCI_UPDATE_MAPPINGS_DEL_DSTATE 
};
TraceEvent _TRACE_PCI_UPDATE_MAPPINGS_ADD_EVENT = {
    .id = 0,
    .name = "pci_update_mappings_add",
    .sstate = TRACE_PCI_UPDATE_MAPPINGS_ADD_ENABLED,
    .dstate = &_TRACE_PCI_UPDATE_MAPPINGS_ADD_DSTATE 
};
TraceEvent _TRACE_PCI_ROUTE_IRQ_EVENT = {
    .id = 0,
    .name = "pci_route_irq",
    .sstate = TRACE_PCI_ROUTE_IRQ_ENABLED,
    .dstate = &_TRACE_PCI_ROUTE_IRQ_DSTATE 
};
TraceEvent _TRACE_PCI_BAD_ROM_MAGIC_EVENT = {
    .id = 0,
    .name = "pci_bad_rom_magic",
    .sstate = TRACE_PCI_BAD_ROM_MAGIC_ENABLED,
    .dstate = &_TRACE_PCI_BAD_ROM_MAGIC_DSTATE 
};
TraceEvent _TRACE_PCI_BAD_PCIR_OFFSET_EVENT = {
    .id = 0,
    .name = "pci_bad_pcir_offset",
    .sstate = TRACE_PCI_BAD_PCIR_OFFSET_ENABLED,
    .dstate = &_TRACE_PCI_BAD_PCIR_OFFSET_DSTATE 
};
TraceEvent _TRACE_PCI_ROM_AND_PCI_IDS_EVENT = {
    .id = 0,
    .name = "pci_rom_and_pci_ids",
    .sstate = TRACE_PCI_ROM_AND_PCI_IDS_ENABLED,
    .dstate = &_TRACE_PCI_ROM_AND_PCI_IDS_DSTATE 
};
TraceEvent _TRACE_PCI_ROM_CHECKSUM_CHANGE_EVENT = {
    .id = 0,
    .name = "pci_rom_checksum_change",
    .sstate = TRACE_PCI_ROM_CHECKSUM_CHANGE_ENABLED,
    .dstate = &_TRACE_PCI_ROM_CHECKSUM_CHANGE_DSTATE 
};
TraceEvent _TRACE_PCI_CFG_READ_EVENT = {
    .id = 0,
    .name = "pci_cfg_read",
    .sstate = TRACE_PCI_CFG_READ_ENABLED,
    .dstate = &_TRACE_PCI_CFG_READ_DSTATE 
};
TraceEvent _TRACE_PCI_CFG_WRITE_EVENT = {
    .id = 0,
    .name = "pci_cfg_write",
    .sstate = TRACE_PCI_CFG_WRITE_ENABLED,
    .dstate = &_TRACE_PCI_CFG_WRITE_DSTATE 
};
TraceEvent _TRACE_MSIX_WRITE_CONFIG_EVENT = {
    .id = 0,
    .name = "msix_write_config",
    .sstate = TRACE_MSIX_WRITE_CONFIG_ENABLED,
    .dstate = &_TRACE_MSIX_WRITE_CONFIG_DSTATE 
};
TraceEvent _TRACE_SRIOV_REGISTER_VFS_EVENT = {
    .id = 0,
    .name = "sriov_register_vfs",
    .sstate = TRACE_SRIOV_REGISTER_VFS_ENABLED,
    .dstate = &_TRACE_SRIOV_REGISTER_VFS_DSTATE 
};
TraceEvent _TRACE_SRIOV_UNREGISTER_VFS_EVENT = {
    .id = 0,
    .name = "sriov_unregister_vfs",
    .sstate = TRACE_SRIOV_UNREGISTER_VFS_ENABLED,
    .dstate = &_TRACE_SRIOV_UNREGISTER_VFS_DSTATE 
};
TraceEvent _TRACE_SRIOV_CONFIG_WRITE_EVENT = {
    .id = 0,
    .name = "sriov_config_write",
    .sstate = TRACE_SRIOV_CONFIG_WRITE_ENABLED,
    .dstate = &_TRACE_SRIOV_CONFIG_WRITE_DSTATE 
};
TraceEvent _TRACE_PCIE_CAP_SLOT_WRITE_CONFIG_EVENT = {
    .id = 0,
    .name = "pcie_cap_slot_write_config",
    .sstate = TRACE_PCIE_CAP_SLOT_WRITE_CONFIG_ENABLED,
    .dstate = &_TRACE_PCIE_CAP_SLOT_WRITE_CONFIG_DSTATE 
};
TraceEvent _TRACE_SHPC_SLOT_COMMAND_EVENT = {
    .id = 0,
    .name = "shpc_slot_command",
    .sstate = TRACE_SHPC_SLOT_COMMAND_ENABLED,
    .dstate = &_TRACE_SHPC_SLOT_COMMAND_DSTATE 
};
TraceEvent *hw_pci_trace_events[] = {
    &_TRACE_PCI_PM_BAD_TRANSITION_EVENT,
    &_TRACE_PCI_PM_TRANSITION_EVENT,
    &_TRACE_PCI_UPDATE_MAPPINGS_DEL_EVENT,
    &_TRACE_PCI_UPDATE_MAPPINGS_ADD_EVENT,
    &_TRACE_PCI_ROUTE_IRQ_EVENT,
    &_TRACE_PCI_BAD_ROM_MAGIC_EVENT,
    &_TRACE_PCI_BAD_PCIR_OFFSET_EVENT,
    &_TRACE_PCI_ROM_AND_PCI_IDS_EVENT,
    &_TRACE_PCI_ROM_CHECKSUM_CHANGE_EVENT,
    &_TRACE_PCI_CFG_READ_EVENT,
    &_TRACE_PCI_CFG_WRITE_EVENT,
    &_TRACE_MSIX_WRITE_CONFIG_EVENT,
    &_TRACE_SRIOV_REGISTER_VFS_EVENT,
    &_TRACE_SRIOV_UNREGISTER_VFS_EVENT,
    &_TRACE_SRIOV_CONFIG_WRITE_EVENT,
    &_TRACE_PCIE_CAP_SLOT_WRITE_CONFIG_EVENT,
    &_TRACE_SHPC_SLOT_COMMAND_EVENT,
  NULL,
};

static void trace_hw_pci_register_events(void)
{
    trace_event_register_group(hw_pci_trace_events);
}
trace_init(trace_hw_pci_register_events)
