// SPDX-License-Identifier: Apache-2.0
// SPDX-FileCopyrightText: 2022 Jiuyang Liu <liu@jiuyang.me>

package org.chipsalliance.t1.rtl.lane

import chisel3._
import chisel3.experimental.hierarchy._
import chisel3.util._
import chisel3.util.experimental.decode.DecodeBundle
import org.chipsalliance.t1.rtl._
import org.chipsalliance.t1.rtl.decoder.Decoder
import org.chipsalliance.dwbb.stdlib.queue.Queue

class EnqReportBundle(parameter: LaneParameter) extends Bundle {
  val decodeResult:     DecodeBundle = Decoder.bundle(parameter.decoderParam)
  val instructionIndex: UInt         = UInt(parameter.instructionIndexBits.W)
  val sSendResponse:    Bool         = Bool()
  val maskPipe:         Bool         = Bool()
  val mask:             UInt         = UInt(4.W)
  val groupCounter:     UInt         = UInt(parameter.groupNumberBits.W)
}

class SlideWriteState(parameter: LaneParameter) extends Bundle {
  val pendingSlideWrite: Bool = Bool()
  val slideIndex:        UInt = UInt(parameter.instructionIndexBits.W)
  val getCountReport:    Bool = Bool()
  val needSlideWrite:    UInt = UInt(log2Ceil(parameter.vLen).W)
  val finishSlideWrite:  UInt = UInt(log2Ceil(parameter.vLen).W)
}

/** For each slot, it has 4 stages:
  * {{{
  * stage0.enq             <-> [[enqReports]]         <-> slot token start
  *   - handle mask
  *   - choose next datapath group
  *
  * stage1:
  *   - read VRF
  *     - send VRFRead(vs1,vs2,vd,crossread0,crossread1) task to each pre-queue.
  *     - pre-queue to post-queue need chaining check.
  *       @todo @Lucas-Wye add crossreadzk{0,1,2,3} here.
  *       @note think about using register as L1VRF$, using a wider VRF SRAM for better SRAM Physical design(larger datawidth, less port)
  *             this take an assumption that most of Lane are synchronized, and can use the larger memory width.
  *     - task dequeue from post-queue will access VRF read port, then data to read data queue
  *       - data will go to send cross read port if cross read
  *       - cross read data from other lane will enqueue to data queue
  *     - wait all data from the task arrived
  *     - @todo: ECC check here. if 1-bit recover for datapathï¼Œif 2-bit, exception.(TODO: feed to mbist and mrecovery)
  *
  * stage2(executionUnit)
  *   - exec
  *
  *
  * stage3
  *                        <-> [[responseReport]]: - report exec result to Sequencer(Top will exec it later);
  *                                                - send index load store offset to LSU
  *                        <-> [[responseFeedbackReport]]
  *                                                - wait for ack from Sequencer(only slot 0 will wait)
  *                                                  @todo if don't no wait for data from Sequencer use token to speed up the free speed.
  *                                                        this can make new instruction enter slot0 faster to increase the bandwidth usage ratio of VRF&EXEC
  * }}}
  * VrfWritePipe:
  *   - vrfWrite + cross write rx + lsu write + Sequencer write -> allVrfWrite
  *   - do {waw, war} check for allVrfWrite, go to allVrfWriteAfterCheck
  *   - allVrfWriteAfterCheck -> [[slotWriteReport]] -> [[crossWrite2Reports]]: cross lane write
  *   - allVrfWriteAfterCheck -> Arbiter -> [[writePipeEnqReport]] -> write pipe token acquire
  *   - VRF write
  *     - queueBeforeMaskWrite
  *     - maskedWriteUnit
  *     - \@todo @qinjun-li ECC encode and write
  *
  * vrf -> [[writePipeDeqReport]] -> write pipe token release
  */
@instantiable
class SlotTokenManager(parameter: LaneParameter) extends Module {
  // todo: param
  val tokenWith = 5
  @public
  val enqReports: Seq[ValidIO[EnqReportBundle]] = Seq.tabulate(parameter.chainingSize) { _ =>
    IO(Flipped(Valid(new EnqReportBundle(parameter))))
  }

  @public
  val issueSlide: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val crossWrite2Reports: Vec[ValidIO[UInt]] = IO(Vec(2, Flipped(Valid(UInt(parameter.instructionIndexBits.W)))))

  @public
  val crossWrite4Reports: Vec[ValidIO[UInt]] = IO(Vec(4, Flipped(Valid(UInt(parameter.instructionIndexBits.W)))))

  @public
  val maskStageToken = IO(Flipped(new MaskStageToken(parameter)))

  @public
  val responseReport: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val responseFeedbackReport: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val slotWriteReport: Seq[ValidIO[UInt]] = Seq.tabulate(parameter.chainingSize) { _ =>
    IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))
  }

  @public
  val writePipeEnqReport: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val writePipeDeqReport: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val topWriteEnq: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val topWriteDeq: ValidIO[UInt] = IO(Flipped(Valid(UInt(parameter.instructionIndexBits.W))))

  @public
  val instructionValid: UInt = IO(Output(UInt(parameter.chaining1HBits.W)))

  @public
  val dataInWritePipe: UInt = IO(Output(UInt(parameter.chaining1HBits.W)))

  @public
  val maskUnitLastReport: UInt = IO(Input(UInt(parameter.chaining1HBits.W)))

  @public
  val laneIndex: UInt = IO(Input(UInt(parameter.laneNumberBits.W)))

  @public
  val writeCountForToken: DecoupledIO[UInt] = IO(
    Flipped(Decoupled(UInt(log2Ceil(parameter.vLen / parameter.laneNumber).W)))
  )

  def tokenUpdate(tokenData: Seq[UInt], enqWire: UInt, deqWire: UInt): UInt = {
    tokenData.zipWithIndex.foreach { case (t, i) =>
      val e      = enqWire(i)
      val d      = deqWire(i)
      val change = Mux(e, 1.U(tokenWith.W), -1.S(tokenWith.W).asUInt)
      when(e ^ d) {
        t := t + change
      }
    }
    VecInit(tokenData.map(_ =/= 0.U)).asUInt
  }

  def tokenUpdate(tokenData: Seq[UInt], enqWire: Seq[UInt], deqWire: UInt): UInt = {
    tokenData.zipWithIndex.foreach { case (t, i) =>
      val e      = PopCount(VecInit(enqWire.map(d => d(i))).asUInt)
      val d      = deqWire(i)
      val change = changeUIntSize(e, tokenWith) - changeUIntSize(d.asUInt, tokenWith)
      when(e.orR || d) {
        t := t + change
      }
    }
    VecInit(tokenData.map(_ =/= 0.U)).asUInt
  }

  // todo: Precise feedback
  def feedbackUpdate(tokenData: Seq[UInt], enqWire: UInt, deqWire: UInt, clear: UInt): UInt = {
    tokenData.zipWithIndex.foreach { case (t, i) =>
      val e      = enqWire(i)
      val d      = deqWire(i)
      val c      = clear(i)
      val change = Mux(e, 1.U(tokenWith.W), -1.S(tokenWith.W).asUInt)
      when(c) {
        t := 0.U
      }.elsewhen((e ^ d) && (e || t =/= 0.U)) {
        t := t + change
      }
    }
    VecInit(tokenData.map(_ =/= 0.U)).asUInt
  }

  val instructionInSlot: UInt = enqReports.zipWithIndex.map { case (enqReport, slotIndex) =>
    val writeToken: Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))

    val enqOH = indexToOH(enqReport.bits.instructionIndex, parameter.chainingSize)

    val writeDoEnq: UInt =
      maskAnd(
        enqReport.valid && !enqReport.bits.decodeResult(Decoder.sWrite) &&
          !enqReport.bits.decodeResult(Decoder.maskUnit) && !enqReport.bits.decodeResult(Decoder.maskPipeType),
        enqOH
      ).asUInt

    val writeDoDeq: UInt =
      maskAnd(
        slotWriteReport(slotIndex).valid,
        indexToOH(slotWriteReport(slotIndex).bits, parameter.chainingSize)
      ).asUInt

    if (slotIndex == 0) {
      val responseToken:      Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))
      val feedbackToken:      Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))
      val crossWriteTokenLSB: Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))
      val crossWriteTokenMSB: Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))

      // for mask stage
      val pendingMaskStage = Wire(UInt(parameter.chaining1HBits.W))
      if (true) {
        val slideWriteState = RegInit(0.U.asTypeOf(new SlideWriteState(parameter)))
        when(issueSlide.valid) {
          slideWriteState                   := 0.U.asTypeOf(slideWriteState)
          slideWriteState.pendingSlideWrite := true.B
          slideWriteState.slideIndex        := issueSlide.bits
        }

        writeCountForToken.ready := slideWriteState.pendingSlideWrite
        when(writeCountForToken.valid) {
          slideWriteState.getCountReport := true.B
          slideWriteState.needSlideWrite := writeCountForToken.bits
        }

        when(writePipeDeqReport.fire && slideWriteState.slideIndex === writePipeDeqReport.bits) {
          slideWriteState.finishSlideWrite := slideWriteState.finishSlideWrite + 1.U
        }

        val slideWriteClear = slideWriteState.pendingSlideWrite && slideWriteState.getCountReport &&
          (slideWriteState.finishSlideWrite === slideWriteState.needSlideWrite)

        when(slideWriteClear) {
          slideWriteState.pendingSlideWrite := false.B
        }

        val maskStageTokenReg = RegInit(0.U(tokenWith.W))
        val maskStageIndex    = RegInit(0.U(parameter.instructionIndexBits.W))
        val waitForStageClear = RegInit(false.B)
        val maskStageEnq      = enqReport.valid && enqReport.bits.decodeResult(Decoder.maskPipeType)
        val maskStageDeq      = maskStageToken.maskStageRequestRelease
        val change            = Mux(maskStageEnq, 1.U(tokenWith.W), -1.S(tokenWith.W).asUInt)
        when(maskStageEnq ^ maskStageDeq) {
          maskStageTokenReg := maskStageTokenReg + change
        }
        when(maskStageEnq) {
          maskStageIndex    := enqReport.bits.instructionIndex
          waitForStageClear := true.B
        }
        when(maskStageTokenReg === 0.U && maskStageToken.maskStageClear) {
          waitForStageClear := false.B
        }
        pendingMaskStage := maskAnd(waitForStageClear, indexToOH(maskStageIndex, parameter.chainingSize)).asUInt |
          maskAnd(
            slideWriteState.pendingSlideWrite,
            indexToOH(slideWriteState.slideIndex, parameter.chainingSize)
          ).asUInt
      }

      // cross write update
      val crossWriteDoEnq: UInt =
        maskAnd(enqReport.valid && enqReport.bits.decodeResult(Decoder.crossWrite), enqOH).asUInt

      val crossWriteDeqLSB =
        maskAnd(crossWrite2Reports.head.valid, indexToOH(crossWrite2Reports.head.bits, parameter.chainingSize)).asUInt

      val crossWriteDeqMSB =
        maskAnd(crossWrite2Reports.last.valid, indexToOH(crossWrite2Reports.last.bits, parameter.chainingSize)).asUInt

      val pendingCrossWriteLSB = tokenUpdate(crossWriteTokenLSB, crossWriteDoEnq, crossWriteDeqLSB)
      val pendingCrossWriteMSB = tokenUpdate(crossWriteTokenMSB, crossWriteDoEnq, crossWriteDeqMSB)

      // response & feedback update
      val responseDoEnq: UInt =
        maskAnd(enqReport.valid && !enqReport.bits.sSendResponse && !enqReport.bits.maskPipe, enqOH).asUInt

      val responseDoDeq: UInt =
        maskAnd(responseReport.valid, indexToOH(responseReport.bits, parameter.chainingSize)).asUInt

      val feedbackDoDeq: UInt =
        maskAnd(responseFeedbackReport.valid, indexToOH(responseFeedbackReport.bits, parameter.chainingSize)).asUInt

      val slot0WriteEnq    =
        crossWrite2Reports.map(req => maskAnd(req.valid, indexToOH(req.bits, parameter.chainingSize)).asUInt) ++
          crossWrite4Reports.map(req => maskAnd(req.valid, indexToOH(req.bits, parameter.chainingSize)).asUInt) :+
          maskAnd(
            maskStageToken.freeCrossWrite.valid,
            indexToOH(maskStageToken.freeCrossWrite.bits, parameter.chainingSize)
          ).asUInt :+
          writeDoEnq
      val pendingSlotWrite = tokenUpdate(writeToken, slot0WriteEnq, writeDoDeq)
      val pendingResponse  = tokenUpdate(responseToken, responseDoEnq, responseDoDeq)
      // todo: Precise feedback
      val pendingFeedback  = feedbackUpdate(feedbackToken, responseDoEnq, feedbackDoDeq, maskUnitLastReport)
      pendingSlotWrite | pendingCrossWriteLSB | pendingCrossWriteMSB | pendingResponse | pendingFeedback | pendingMaskStage
    } else {
      val pendingSlotWrite = tokenUpdate(writeToken, writeDoEnq, writeDoDeq)
      pendingSlotWrite
    }
  }.reduce(_ | _)

  // write pipe token
  val writePipeToken: Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))
  val writePipeEnq:   UInt      =
    maskAnd(writePipeEnqReport.valid, indexToOH(writePipeEnqReport.bits, parameter.chainingSize)).asUInt
  val writePipeDeq:   UInt      =
    maskAnd(writePipeDeqReport.valid, indexToOH(writePipeDeqReport.bits, parameter.chainingSize)).asUInt

  val instructionInWritePipe: UInt = tokenUpdate(writePipeToken, writePipeEnq, writePipeDeq)

  // lsu & mask write token
  val topWriteToken: Seq[UInt] = Seq.tabulate(parameter.chaining1HBits)(_ => RegInit(0.U(tokenWith.W)))

  val topWriteDoEnq: UInt =
    maskAnd(topWriteEnq.valid, indexToOH(topWriteEnq.bits, parameter.chainingSize)).asUInt

  val topWriteDoDeq: UInt =
    maskAnd(topWriteDeq.valid, indexToOH(topWriteDeq.bits, parameter.chainingSize)).asUInt

  val topWrite: UInt = tokenUpdate(topWriteToken, topWriteDoEnq, topWriteDoDeq)

  dataInWritePipe  := instructionInWritePipe | topWrite
  instructionValid := dataInWritePipe | instructionInSlot
}
