# system info ProjectFile_tb on 2021.04.25.20:23:53
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1619403824
#
#
# Files generated for ProjectFile_tb on 2021.04.25.20:23:53
files:
filepath,kind,attributes,module,is_top
ProjectFile/testbench/ProjectFile_tb/simulation/ProjectFile_tb.v,VERILOG,,ProjectFile_tb,true
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile.v,VERILOG,,ProjectFile,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU.v,VERILOG,,ProjectFile_CPU,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_JTAG.v,VERILOG,,ProjectFile_JTAG,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_RAM.hex,HEX,,ProjectFile_RAM,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_RAM.v,VERILOG,,ProjectFile_RAM,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_REG.v,VERILOG,,ProjectFile_REG,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0.v,VERILOG,,ProjectFile_mm_interconnect_0,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_irq_mapper.sv,SYSTEM_VERILOG,,ProjectFile_irq_mapper,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu.sdc,SDC,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu.v,VERILOG,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_sysclk.v,VERILOG,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_tck.v,VERILOG,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_debug_slave_wrapper.v,VERILOG,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_nios2_waves.do,OTHER,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.dat,DAT,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.hex,HEX,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_ociram_default_contents.mif,MIF,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.dat,DAT,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.hex,HEX,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_a.mif,MIF,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.dat,DAT,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.hex,HEX,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_rf_ram_b.mif,MIF,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_CPU_cpu_test_bench.v,VERILOG,,ProjectFile_CPU_cpu,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_router,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_router_001,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_router_002,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_router_005,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_demux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_demux_001,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_mux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_mux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_mux_003,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_cmd_mux_003,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_demux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_demux_003,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_mux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_mux,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_mux_001,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_rsp_mux_001,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,ProjectFile_mm_interconnect_0_avalon_st_adapter,false
ProjectFile/testbench/ProjectFile_tb/simulation/submodules/ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ProjectFile_tb.ProjectFile_inst,ProjectFile
ProjectFile_tb.ProjectFile_inst.CPU,ProjectFile_CPU
ProjectFile_tb.ProjectFile_inst.CPU.cpu,ProjectFile_CPU_cpu
ProjectFile_tb.ProjectFile_inst.JTAG,ProjectFile_JTAG
ProjectFile_tb.ProjectFile_inst.RAM,ProjectFile_RAM
ProjectFile_tb.ProjectFile_inst.REG,ProjectFile_REG
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0,ProjectFile_mm_interconnect_0
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_debug_mem_slave_translator,altera_merlin_slave_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.REG_s1_translator,altera_merlin_slave_translator
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_data_master_agent,altera_merlin_master_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_instruction_master_agent,altera_merlin_master_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_debug_mem_slave_agent,altera_merlin_slave_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.REG_s1_agent,altera_merlin_slave_agent
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.CPU_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.REG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router,ProjectFile_mm_interconnect_0_router
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router_001,ProjectFile_mm_interconnect_0_router_001
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router_002,ProjectFile_mm_interconnect_0_router_002
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router_003,ProjectFile_mm_interconnect_0_router_002
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router_004,ProjectFile_mm_interconnect_0_router_002
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.router_005,ProjectFile_mm_interconnect_0_router_005
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_demux,ProjectFile_mm_interconnect_0_cmd_demux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_demux_001,ProjectFile_mm_interconnect_0_cmd_demux_001
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_mux,ProjectFile_mm_interconnect_0_cmd_mux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_mux_001,ProjectFile_mm_interconnect_0_cmd_mux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_mux_002,ProjectFile_mm_interconnect_0_cmd_mux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.cmd_mux_003,ProjectFile_mm_interconnect_0_cmd_mux_003
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_demux,ProjectFile_mm_interconnect_0_rsp_demux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_demux_001,ProjectFile_mm_interconnect_0_rsp_demux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_demux_002,ProjectFile_mm_interconnect_0_rsp_demux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_demux_003,ProjectFile_mm_interconnect_0_rsp_demux_003
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_mux,ProjectFile_mm_interconnect_0_rsp_mux
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.rsp_mux_001,ProjectFile_mm_interconnect_0_rsp_mux_001
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter,ProjectFile_mm_interconnect_0_avalon_st_adapter
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_001,ProjectFile_mm_interconnect_0_avalon_st_adapter
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_002,ProjectFile_mm_interconnect_0_avalon_st_adapter
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_003,ProjectFile_mm_interconnect_0_avalon_st_adapter
ProjectFile_tb.ProjectFile_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,ProjectFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ProjectFile_tb.ProjectFile_inst.irq_mapper,ProjectFile_irq_mapper
ProjectFile_tb.ProjectFile_inst.rst_controller,altera_reset_controller
ProjectFile_tb.ProjectFile_inst_clk_bfm,altera_avalon_clock_source
ProjectFile_tb.ProjectFile_inst_regs_bfm,altera_conduit_bfm
ProjectFile_tb.ProjectFile_inst_reset_bfm,altera_avalon_reset_source
