{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664988457962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664988457963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  6 00:47:37 2022 " "Processing started: Thu Oct  6 00:47:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664988457963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988457963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fix_mult -c fix_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off fix_mult -c fix_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988457963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664988458355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664988458355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/fix_mult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/fix_mult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fix_mult_tb " "Found entity 1: fix_mult_tb" {  } { { "simulation/modelsim/fix_mult_tb.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/quartus_prj/simulation/modelsim/fix_mult_tb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664988468293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988468293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/competition/fix_mult/rtl/qtwoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/competition/fix_mult/rtl/qtwoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 qtwosComp " "Found entity 1: qtwosComp" {  } { { "../rtl/qtwosComp.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/qtwosComp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664988468296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988468296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/forest/desktop/quartus_prj/competition/fix_mult/rtl/fix_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/forest/desktop/quartus_prj/competition/fix_mult/rtl/fix_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fix_mult " "Found entity 1: fix_mult" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664988468299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988468299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fix_mult " "Elaborating entity \"fix_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664988468345 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a fix_mult.v(52) " "Verilog HDL Always Construct warning at fix_mult.v(52): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a fix_mult.v(55) " "Verilog HDL Always Construct warning at fix_mult.v(55): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b fix_mult.v(57) " "Verilog HDL Always Construct warning at fix_mult.v(57): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b fix_mult.v(60) " "Verilog HDL Always Construct warning at fix_mult.v(60): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a fix_mult.v(69) " "Verilog HDL Always Construct warning at fix_mult.v(69): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b fix_mult.v(69) " "Verilog HDL Always Construct warning at fix_mult.v(69): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468346 "|fix_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qtwosComp qtwosComp:comp_a " "Elaborating entity \"qtwosComp\" for hierarchy \"qtwosComp:comp_a\"" {  } { { "../rtl/fix_mult.v" "comp_a" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664988468347 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a qtwosComp.v(42) " "Verilog HDL Always Construct warning at qtwosComp.v(42): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/qtwosComp.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/qtwosComp.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664988468348 "|fix_mult|qtwosComp:comp_a"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/fix_mult.v" "Mult0" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664988468526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664988468526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664988468572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664988468573 ""}  } { { "../rtl/fix_mult.v" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/rtl/fix_mult.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664988468573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/forest/Desktop/Quartus_prj/Competition/fix_mult/quartus_prj/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664988468621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988468621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664988468841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664988469190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664988469190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664988469231 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664988469231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664988469231 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1664988469231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664988469231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664988469246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  6 00:47:49 2022 " "Processing ended: Thu Oct  6 00:47:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664988469246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664988469246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664988469246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664988469246 ""}
