|Top_tb


|Top_tb|Top:DUT
clock => clock.IN1
rst => reset.IN9
enable => enable.IN1
button1_raw => button1.IN1
button2_raw => button2.IN1
button3_raw => button3.IN1
switch_array[0] => switch_array[0].IN1
switch_array[1] => switch_array[1].IN1
switch_array[2] => switch_array[2].IN1
switch_array[3] => switch_array[3].IN1
switch_array[4] => switch_array[4].IN1
switch_array[5] => switch_array[5].IN1
switch_array[6] => switch_array[6].IN1
switch_array[7] => switch_array[7].IN1
switch_array[8] => switch_array[8].IN1
switch_array[9] => switch_array[9].IN1
switch_array[10] => switch_array[10].IN1
switch_array[11] => switch_array[11].IN1
mode_switch => mode_switch.IN1
rw_switch1 => rw_switch1.IN1
rw_switch2 => rw_switch2.IN1
scaled_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
m1_busy <= master_module:MASTER1.busy
m2_busy <= master_module:MASTER2.busy


|Top_tb|Top:DUT|scaledclock:CLK_DIV
inclk => count[0].CLK
inclk => count[1].CLK
inclk => count[2].CLK
inclk => count[3].CLK
inclk => count[4].CLK
inclk => count[5].CLK
inclk => count[6].CLK
inclk => count[7].CLK
inclk => count[8].CLK
inclk => count[9].CLK
inclk => count[10].CLK
inclk => count[11].CLK
inclk => count[12].CLK
inclk => count[13].CLK
inclk => count[14].CLK
inclk => count[15].CLK
inclk => count[16].CLK
inclk => count[17].CLK
inclk => count[18].CLK
inclk => count[19].CLK
inclk => count[20].CLK
inclk => count[21].CLK
inclk => count[22].CLK
inclk => count[23].CLK
inclk => count[24].CLK
inclk => count[25].CLK
inclk => count[26].CLK
inclk => count[27].CLK
inclk => count[28].CLK
inclk => count[29].CLK
inclk => count[30].CLK
inclk => count[31].CLK
inclk => clk~reg0.CLK
ena => clk.OUTPUTSELECT
ena => count[0].ENA
ena => count[1].ENA
ena => count[2].ENA
ena => count[3].ENA
ena => count[4].ENA
ena => count[5].ENA
ena => count[6].ENA
ena => count[7].ENA
ena => count[8].ENA
ena => count[9].ENA
ena => count[10].ENA
ena => count[11].ENA
ena => count[12].ENA
ena => count[13].ENA
ena => count[14].ENA
ena => count[15].ENA
ena => count[16].ENA
ena => count[17].ENA
ena => count[18].ENA
ena => count[19].ENA
ena => count[20].ENA
ena => count[21].ENA
ena => count[22].ENA
ena => count[23].ENA
ena => count[24].ENA
ena => count[25].ENA
ena => count[26].ENA
ena => count[27].ENA
ena => count[28].ENA
ena => count[29].ENA
ena => count[30].ENA
ena => count[31].ENA
clk <= clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|input_commands:C_INPUTS
clk => burst_num2[0]~reg0.CLK
clk => burst_num2[1]~reg0.CLK
clk => burst_num2[2]~reg0.CLK
clk => burst_num2[3]~reg0.CLK
clk => burst_num2[4]~reg0.CLK
clk => burst_num2[5]~reg0.CLK
clk => burst_num2[6]~reg0.CLK
clk => burst_num2[7]~reg0.CLK
clk => burst_num2[8]~reg0.CLK
clk => burst_num2[9]~reg0.CLK
clk => burst_num2[10]~reg0.CLK
clk => burst_num2[11]~reg0.CLK
clk => burst_num2[12]~reg0.CLK
clk => data2[0]~reg0.CLK
clk => data2[1]~reg0.CLK
clk => data2[2]~reg0.CLK
clk => data2[3]~reg0.CLK
clk => data2[4]~reg0.CLK
clk => data2[5]~reg0.CLK
clk => data2[6]~reg0.CLK
clk => data2[7]~reg0.CLK
clk => address2[0]~reg0.CLK
clk => address2[1]~reg0.CLK
clk => address2[2]~reg0.CLK
clk => address2[3]~reg0.CLK
clk => address2[4]~reg0.CLK
clk => address2[5]~reg0.CLK
clk => address2[6]~reg0.CLK
clk => address2[7]~reg0.CLK
clk => address2[8]~reg0.CLK
clk => address2[9]~reg0.CLK
clk => address2[10]~reg0.CLK
clk => address2[11]~reg0.CLK
clk => address2[12]~reg0.CLK
clk => slave2[0]~reg0.CLK
clk => slave2[1]~reg0.CLK
clk => burst_num1[0]~reg0.CLK
clk => burst_num1[1]~reg0.CLK
clk => burst_num1[2]~reg0.CLK
clk => burst_num1[3]~reg0.CLK
clk => burst_num1[4]~reg0.CLK
clk => burst_num1[5]~reg0.CLK
clk => burst_num1[6]~reg0.CLK
clk => burst_num1[7]~reg0.CLK
clk => burst_num1[8]~reg0.CLK
clk => burst_num1[9]~reg0.CLK
clk => burst_num1[10]~reg0.CLK
clk => burst_num1[11]~reg0.CLK
clk => burst_num1[12]~reg0.CLK
clk => data1[0]~reg0.CLK
clk => data1[1]~reg0.CLK
clk => data1[2]~reg0.CLK
clk => data1[3]~reg0.CLK
clk => data1[4]~reg0.CLK
clk => data1[5]~reg0.CLK
clk => data1[6]~reg0.CLK
clk => data1[7]~reg0.CLK
clk => address1[0]~reg0.CLK
clk => address1[1]~reg0.CLK
clk => address1[2]~reg0.CLK
clk => address1[3]~reg0.CLK
clk => address1[4]~reg0.CLK
clk => address1[5]~reg0.CLK
clk => address1[6]~reg0.CLK
clk => address1[7]~reg0.CLK
clk => address1[8]~reg0.CLK
clk => address1[9]~reg0.CLK
clk => address1[10]~reg0.CLK
clk => address1[11]~reg0.CLK
clk => address1[12]~reg0.CLK
clk => slave1[0]~reg0.CLK
clk => slave1[1]~reg0.CLK
clk => burst_num[0].CLK
clk => burst_num[1].CLK
clk => burst_num[2].CLK
clk => burst_num[3].CLK
clk => burst_num[4].CLK
clk => burst_num[5].CLK
clk => burst_num[6].CLK
clk => burst_num[7].CLK
clk => burst_num[8].CLK
clk => burst_num[9].CLK
clk => burst_num[10].CLK
clk => burst_num[11].CLK
clk => burst_num[12].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => address[9].CLK
clk => address[10].CLK
clk => address[11].CLK
clk => address[12].CLK
clk => slave[0].CLK
clk => slave[1].CLK
clk => button3_old.CLK
clk => button2_old.CLK
clk => button1_old.CLK
clk => master~3.DATAIN
clk => config_state~1.DATAIN
reset => burst_num2[0]~reg0.PRESET
reset => burst_num2[1]~reg0.ACLR
reset => burst_num2[2]~reg0.ACLR
reset => burst_num2[3]~reg0.ACLR
reset => burst_num2[4]~reg0.ACLR
reset => burst_num2[5]~reg0.ACLR
reset => burst_num2[6]~reg0.ACLR
reset => burst_num2[7]~reg0.ACLR
reset => burst_num2[8]~reg0.ACLR
reset => burst_num2[9]~reg0.ACLR
reset => burst_num2[10]~reg0.ACLR
reset => burst_num2[11]~reg0.ACLR
reset => burst_num2[12]~reg0.ACLR
reset => data2[0]~reg0.ACLR
reset => data2[1]~reg0.ACLR
reset => data2[2]~reg0.ACLR
reset => data2[3]~reg0.ACLR
reset => data2[4]~reg0.ACLR
reset => data2[5]~reg0.ACLR
reset => data2[6]~reg0.ACLR
reset => data2[7]~reg0.ACLR
reset => address2[0]~reg0.ACLR
reset => address2[1]~reg0.ACLR
reset => address2[2]~reg0.ACLR
reset => address2[3]~reg0.ACLR
reset => address2[4]~reg0.ACLR
reset => address2[5]~reg0.ACLR
reset => address2[6]~reg0.ACLR
reset => address2[7]~reg0.ACLR
reset => address2[8]~reg0.ACLR
reset => address2[9]~reg0.ACLR
reset => address2[10]~reg0.ACLR
reset => address2[11]~reg0.ACLR
reset => address2[12]~reg0.ACLR
reset => slave2[0]~reg0.PRESET
reset => slave2[1]~reg0.ACLR
reset => burst_num1[0]~reg0.PRESET
reset => burst_num1[1]~reg0.ACLR
reset => burst_num1[2]~reg0.ACLR
reset => burst_num1[3]~reg0.ACLR
reset => burst_num1[4]~reg0.ACLR
reset => burst_num1[5]~reg0.ACLR
reset => burst_num1[6]~reg0.ACLR
reset => burst_num1[7]~reg0.ACLR
reset => burst_num1[8]~reg0.ACLR
reset => burst_num1[9]~reg0.ACLR
reset => burst_num1[10]~reg0.ACLR
reset => burst_num1[11]~reg0.ACLR
reset => burst_num1[12]~reg0.ACLR
reset => data1[0]~reg0.ACLR
reset => data1[1]~reg0.ACLR
reset => data1[2]~reg0.ACLR
reset => data1[3]~reg0.ACLR
reset => data1[4]~reg0.ACLR
reset => data1[5]~reg0.ACLR
reset => data1[6]~reg0.ACLR
reset => data1[7]~reg0.ACLR
reset => address1[0]~reg0.ACLR
reset => address1[1]~reg0.ACLR
reset => address1[2]~reg0.ACLR
reset => address1[3]~reg0.ACLR
reset => address1[4]~reg0.ACLR
reset => address1[5]~reg0.ACLR
reset => address1[6]~reg0.ACLR
reset => address1[7]~reg0.ACLR
reset => address1[8]~reg0.ACLR
reset => address1[9]~reg0.ACLR
reset => address1[10]~reg0.ACLR
reset => address1[11]~reg0.ACLR
reset => address1[12]~reg0.ACLR
reset => slave1[0]~reg0.PRESET
reset => slave1[1]~reg0.ACLR
reset => burst_num[0].PRESET
reset => burst_num[1].ACLR
reset => burst_num[2].ACLR
reset => burst_num[3].ACLR
reset => burst_num[4].ACLR
reset => burst_num[5].ACLR
reset => burst_num[6].ACLR
reset => burst_num[7].ACLR
reset => burst_num[8].ACLR
reset => burst_num[9].ACLR
reset => burst_num[10].ACLR
reset => burst_num[11].ACLR
reset => burst_num[12].ACLR
reset => data[0].ACLR
reset => data[1].ACLR
reset => data[2].ACLR
reset => data[3].ACLR
reset => data[4].ACLR
reset => data[5].ACLR
reset => data[6].ACLR
reset => data[7].ACLR
reset => address[0].ACLR
reset => address[1].ACLR
reset => address[2].ACLR
reset => address[3].ACLR
reset => address[4].ACLR
reset => address[5].ACLR
reset => address[6].ACLR
reset => address[7].ACLR
reset => address[8].ACLR
reset => address[9].ACLR
reset => address[10].ACLR
reset => address[11].ACLR
reset => address[12].ACLR
reset => slave[0].PRESET
reset => slave[1].ACLR
reset => master~5.DATAIN
reset => config_state~3.DATAIN
button1 => button1_edge.IN1
button1 => read1.DATAB
button1 => write1.DATAB
button1 => button1_old.DATAIN
button2 => button2_edge.IN1
button2 => read2.DATAB
button2 => write2.DATAB
button2 => button2_old.DATAIN
button3 => button3_edge.IN1
button3 => button3_old.DATAIN
switch_array[0] => address.DATAB
switch_array[0] => data.DATAB
switch_array[0] => LessThan1.IN24
switch_array[0] => burst_num.DATAA
switch_array[1] => address.DATAB
switch_array[1] => data.DATAB
switch_array[1] => LessThan1.IN23
switch_array[1] => burst_num.DATAA
switch_array[2] => address.DATAB
switch_array[2] => data.DATAB
switch_array[2] => LessThan1.IN22
switch_array[2] => burst_num.DATAA
switch_array[3] => address.DATAB
switch_array[3] => data.DATAB
switch_array[3] => LessThan1.IN21
switch_array[3] => burst_num.DATAA
switch_array[4] => address.DATAB
switch_array[4] => data.DATAB
switch_array[4] => LessThan1.IN20
switch_array[4] => burst_num.DATAA
switch_array[5] => address.DATAB
switch_array[5] => data.DATAB
switch_array[5] => LessThan1.IN19
switch_array[5] => burst_num.DATAA
switch_array[6] => address.DATAB
switch_array[6] => data.DATAB
switch_array[6] => LessThan1.IN18
switch_array[6] => burst_num.DATAA
switch_array[7] => address.DATAB
switch_array[7] => data.DATAB
switch_array[7] => LessThan1.IN17
switch_array[7] => burst_num.DATAA
switch_array[8] => address.DATAB
switch_array[8] => LessThan1.IN16
switch_array[8] => burst_num.DATAA
switch_array[9] => address.DATAB
switch_array[9] => LessThan1.IN15
switch_array[9] => burst_num.DATAA
switch_array[10] => address.DATAB
switch_array[10] => LessThan1.IN14
switch_array[10] => burst_num.DATAA
switch_array[11] => address.DATAB
switch_array[11] => LessThan1.IN13
switch_array[11] => burst_num.DATAA
mode_switch => read1.IN0
mode_switch => write1.IN0
mode_switch => read2.IN0
mode_switch => write2.IN0
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => config_state.OUTPUTSELECT
mode_switch => master.OUTPUTSELECT
mode_switch => master.OUTPUTSELECT
mode_switch => slave.OUTPUTSELECT
mode_switch => slave.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => address.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => data.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num.OUTPUTSELECT
mode_switch => burst_num2[0]~reg0.ENA
mode_switch => slave1[1]~reg0.ENA
mode_switch => slave1[0]~reg0.ENA
mode_switch => address1[12]~reg0.ENA
mode_switch => address1[11]~reg0.ENA
mode_switch => address1[10]~reg0.ENA
mode_switch => address1[9]~reg0.ENA
mode_switch => address1[8]~reg0.ENA
mode_switch => address1[7]~reg0.ENA
mode_switch => address1[6]~reg0.ENA
mode_switch => address1[5]~reg0.ENA
mode_switch => address1[4]~reg0.ENA
mode_switch => address1[3]~reg0.ENA
mode_switch => address1[2]~reg0.ENA
mode_switch => address1[1]~reg0.ENA
mode_switch => address1[0]~reg0.ENA
mode_switch => data1[7]~reg0.ENA
mode_switch => data1[6]~reg0.ENA
mode_switch => data1[5]~reg0.ENA
mode_switch => data1[4]~reg0.ENA
mode_switch => data1[3]~reg0.ENA
mode_switch => data1[2]~reg0.ENA
mode_switch => data1[1]~reg0.ENA
mode_switch => data1[0]~reg0.ENA
mode_switch => burst_num1[12]~reg0.ENA
mode_switch => burst_num1[11]~reg0.ENA
mode_switch => burst_num1[10]~reg0.ENA
mode_switch => burst_num1[9]~reg0.ENA
mode_switch => burst_num1[8]~reg0.ENA
mode_switch => burst_num1[7]~reg0.ENA
mode_switch => burst_num1[6]~reg0.ENA
mode_switch => burst_num1[5]~reg0.ENA
mode_switch => burst_num1[4]~reg0.ENA
mode_switch => burst_num1[3]~reg0.ENA
mode_switch => burst_num1[2]~reg0.ENA
mode_switch => burst_num1[1]~reg0.ENA
mode_switch => burst_num1[0]~reg0.ENA
mode_switch => slave2[1]~reg0.ENA
mode_switch => slave2[0]~reg0.ENA
mode_switch => address2[12]~reg0.ENA
mode_switch => address2[11]~reg0.ENA
mode_switch => address2[10]~reg0.ENA
mode_switch => address2[9]~reg0.ENA
mode_switch => address2[8]~reg0.ENA
mode_switch => address2[7]~reg0.ENA
mode_switch => address2[6]~reg0.ENA
mode_switch => address2[5]~reg0.ENA
mode_switch => address2[4]~reg0.ENA
mode_switch => address2[3]~reg0.ENA
mode_switch => address2[2]~reg0.ENA
mode_switch => address2[1]~reg0.ENA
mode_switch => address2[0]~reg0.ENA
mode_switch => data2[7]~reg0.ENA
mode_switch => data2[6]~reg0.ENA
mode_switch => data2[5]~reg0.ENA
mode_switch => data2[4]~reg0.ENA
mode_switch => data2[3]~reg0.ENA
mode_switch => data2[2]~reg0.ENA
mode_switch => data2[1]~reg0.ENA
mode_switch => data2[0]~reg0.ENA
mode_switch => burst_num2[12]~reg0.ENA
mode_switch => burst_num2[11]~reg0.ENA
mode_switch => burst_num2[10]~reg0.ENA
mode_switch => burst_num2[9]~reg0.ENA
mode_switch => burst_num2[8]~reg0.ENA
mode_switch => burst_num2[7]~reg0.ENA
mode_switch => burst_num2[6]~reg0.ENA
mode_switch => burst_num2[5]~reg0.ENA
mode_switch => burst_num2[4]~reg0.ENA
mode_switch => burst_num2[3]~reg0.ENA
mode_switch => burst_num2[2]~reg0.ENA
mode_switch => burst_num2[1]~reg0.ENA
rw_switch1 => read1.IN1
rw_switch1 => write1.IN1
rw_switch2 => read2.IN1
rw_switch2 => write2.IN1
read1 <= read1.DB_MAX_OUTPUT_PORT_TYPE
write1 <= write1.DB_MAX_OUTPUT_PORT_TYPE
data1[0] <= data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[0] <= address1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[1] <= address1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[2] <= address1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[3] <= address1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[4] <= address1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[5] <= address1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[6] <= address1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[7] <= address1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[8] <= address1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[9] <= address1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[10] <= address1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[11] <= address1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address1[12] <= address1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave1[0] <= slave1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave1[1] <= slave1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[0] <= burst_num1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[1] <= burst_num1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[2] <= burst_num1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[3] <= burst_num1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[4] <= burst_num1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[5] <= burst_num1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[6] <= burst_num1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[7] <= burst_num1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[8] <= burst_num1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[9] <= burst_num1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[10] <= burst_num1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[11] <= burst_num1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num1[12] <= burst_num1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read2 <= read2.DB_MAX_OUTPUT_PORT_TYPE
write2 <= write2.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= data2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= data2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[6] <= data2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[7] <= data2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[0] <= address2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[1] <= address2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[2] <= address2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[3] <= address2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[4] <= address2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[5] <= address2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[6] <= address2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[7] <= address2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[8] <= address2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[9] <= address2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[10] <= address2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[11] <= address2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address2[12] <= address2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave2[0] <= slave2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave2[1] <= slave2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[0] <= burst_num2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[1] <= burst_num2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[2] <= burst_num2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[3] <= burst_num2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[4] <= burst_num2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[5] <= burst_num2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[6] <= burst_num2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[7] <= burst_num2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[8] <= burst_num2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[9] <= burst_num2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[10] <= burst_num2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[11] <= burst_num2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num2[12] <= burst_num2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER1
clk => clk.IN2
reset => reset.IN2
busy <= event_handler:event_handle.busy
read => read.IN1
write => write.IN1
data_load[0] => data_load[0].IN1
data_load[1] => data_load[1].IN1
data_load[2] => data_load[2].IN1
data_load[3] => data_load[3].IN1
data_load[4] => data_load[4].IN1
data_load[5] => data_load[5].IN1
data_load[6] => data_load[6].IN1
data_load[7] => data_load[7].IN1
address_load[0] => address_load[0].IN1
address_load[1] => address_load[1].IN1
address_load[2] => address_load[2].IN1
address_load[3] => address_load[3].IN1
address_load[4] => address_load[4].IN1
address_load[5] => address_load[5].IN1
address_load[6] => address_load[6].IN1
address_load[7] => address_load[7].IN1
address_load[8] => address_load[8].IN1
address_load[9] => address_load[9].IN1
address_load[10] => address_load[10].IN1
address_load[11] => address_load[11].IN1
address_load[12] => address_load[12].IN1
slave_select_load[0] => slave_select_load[0].IN1
slave_select_load[1] => slave_select_load[1].IN1
burst_num_load[0] => burst_num_load[0].IN1
burst_num_load[1] => burst_num_load[1].IN1
burst_num_load[2] => burst_num_load[2].IN1
burst_num_load[3] => burst_num_load[3].IN1
burst_num_load[4] => burst_num_load[4].IN1
burst_num_load[5] => burst_num_load[5].IN1
burst_num_load[6] => burst_num_load[6].IN1
burst_num_load[7] => burst_num_load[7].IN1
burst_num_load[8] => burst_num_load[8].IN1
burst_num_load[9] => burst_num_load[9].IN1
burst_num_load[10] => burst_num_load[10].IN1
burst_num_load[11] => burst_num_load[11].IN1
burst_num_load[12] => burst_num_load[12].IN1
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
approval_grant => approval_grant.IN1
approval_request <= master_port:MASTER_PORT.approval_request
tx_slave_select <= master_port:MASTER_PORT.tx_slave_select
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
rx_data => rx_data.IN1
tx_address <= master_port:MASTER_PORT.tx_address
tx_data <= master_port:MASTER_PORT.tx_data
tx_burst_num <= master_port:MASTER_PORT.tx_burst_num
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_port:MASTER_PORT.master_valid
master_ready <= master_port:MASTER_PORT.master_ready
write_en <= master_port:MASTER_PORT.write_en
read_en <= master_port:MASTER_PORT.read_en


|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT
clk => clk.IN2
reset => reset.IN2
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
slave_select[0] => slave_select[0].IN1
slave_select[1] => slave_select[1].IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
data_out[0] => data_out[0].IN1
data_out[1] => data_out[1].IN1
data_out[2] => data_out[2].IN1
data_out[3] => data_out[3].IN1
data_out[4] => data_out[4].IN1
data_out[5] => data_out[5].IN1
data_out[6] => data_out[6].IN1
data_out[7] => data_out[7].IN1
burst_num[0] => burst_num[0].IN2
burst_num[1] => burst_num[1].IN2
burst_num[2] => burst_num[2].IN2
burst_num[3] => burst_num[3].IN2
burst_num[4] => burst_num[4].IN2
burst_num[5] => burst_num[5].IN2
burst_num[6] => burst_num[6].IN2
burst_num[7] => burst_num[7].IN2
burst_num[8] => burst_num[8].IN2
burst_num[9] => burst_num[9].IN2
burst_num[10] => burst_num[10].IN2
burst_num[11] => burst_num[11].IN2
data_in[0] <= master_in_port:MASTER_IN_PORT.data
data_in[1] <= master_in_port:MASTER_IN_PORT.data
data_in[2] <= master_in_port:MASTER_IN_PORT.data
data_in[3] <= master_in_port:MASTER_IN_PORT.data
data_in[4] <= master_in_port:MASTER_IN_PORT.data
data_in[5] <= master_in_port:MASTER_IN_PORT.data
data_in[6] <= master_in_port:MASTER_IN_PORT.data
data_in[7] <= master_in_port:MASTER_IN_PORT.data
rx_done <= rx_done.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done.DB_MAX_OUTPUT_PORT_TYPE
new_rx <= master_in_port:MASTER_IN_PORT.new_rx
tx_slave_select <= master_out_port:MASTER_OUT_PORT.tx_slave_select
rx_data => rx_data.IN1
tx_address <= master_out_port:MASTER_OUT_PORT.tx_address
tx_data <= master_out_port:MASTER_OUT_PORT.tx_data
tx_burst_num <= master_out_port:MASTER_OUT_PORT.tx_burst_num
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_out_port:MASTER_OUT_PORT.master_valid
master_ready <= master_ready.DB_MAX_OUTPUT_PORT_TYPE
write_en <= master_out_port:MASTER_OUT_PORT.write_en
read_en <= master_out_port:MASTER_OUT_PORT.read_en
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
approval_grant => approval_grant.IN1
approval_request <= master_out_port:MASTER_OUT_PORT.approval_request


|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
clk => burst_count[0].CLK
clk => burst_count[1].CLK
clk => burst_count[2].CLK
clk => burst_count[3].CLK
clk => burst_count[4].CLK
clk => burst_count[5].CLK
clk => burst_count[6].CLK
clk => burst_count[7].CLK
clk => burst_count[8].CLK
clk => burst_count[9].CLK
clk => burst_count[10].CLK
clk => burst_count[11].CLK
clk => burst_count[12].CLK
clk => burst_count[13].CLK
clk => burst_count[14].CLK
clk => burst_count[15].CLK
clk => burst_count[16].CLK
clk => burst_count[17].CLK
clk => burst_count[18].CLK
clk => burst_count[19].CLK
clk => burst_count[20].CLK
clk => burst_count[21].CLK
clk => burst_count[22].CLK
clk => burst_count[23].CLK
clk => burst_count[24].CLK
clk => burst_count[25].CLK
clk => burst_count[26].CLK
clk => burst_count[27].CLK
clk => burst_count[28].CLK
clk => burst_count[29].CLK
clk => burst_count[30].CLK
clk => burst_count[31].CLK
clk => master_ready~reg0.CLK
clk => new_rx~reg0.CLK
clk => rx_done~reg0.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => state~1.DATAIN
reset => burst_count[0].ACLR
reset => burst_count[1].ACLR
reset => burst_count[2].ACLR
reset => burst_count[3].ACLR
reset => burst_count[4].ACLR
reset => burst_count[5].ACLR
reset => burst_count[6].ACLR
reset => burst_count[7].ACLR
reset => burst_count[8].ACLR
reset => burst_count[9].ACLR
reset => burst_count[10].ACLR
reset => burst_count[11].ACLR
reset => burst_count[12].ACLR
reset => burst_count[13].ACLR
reset => burst_count[14].ACLR
reset => burst_count[15].ACLR
reset => burst_count[16].ACLR
reset => burst_count[17].ACLR
reset => burst_count[18].ACLR
reset => burst_count[19].ACLR
reset => burst_count[20].ACLR
reset => burst_count[21].ACLR
reset => burst_count[22].ACLR
reset => burst_count[23].ACLR
reset => burst_count[24].ACLR
reset => burst_count[25].ACLR
reset => burst_count[26].ACLR
reset => burst_count[27].ACLR
reset => burst_count[28].ACLR
reset => burst_count[29].ACLR
reset => burst_count[30].ACLR
reset => burst_count[31].ACLR
reset => master_ready~reg0.PRESET
reset => new_rx~reg0.ACLR
reset => rx_done~reg0.ACLR
reset => temp_data[0].ACLR
reset => temp_data[1].ACLR
reset => temp_data[2].ACLR
reset => temp_data[3].ACLR
reset => temp_data[4].ACLR
reset => temp_data[5].ACLR
reset => temp_data[6].ACLR
reset => data[0]~reg0.ACLR
reset => data[1]~reg0.ACLR
reset => data[2]~reg0.ACLR
reset => data[3]~reg0.ACLR
reset => data[4]~reg0.ACLR
reset => data[5]~reg0.ACLR
reset => data[6]~reg0.ACLR
reset => data[7]~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => state~3.DATAIN
tx_done => always0.IN1
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => data.DATAB
slave_valid => always0.IN1
instruction[0] => Equal0.IN1
instruction[1] => Equal0.IN0
burst_num[0] => LessThan1.IN32
burst_num[1] => LessThan1.IN31
burst_num[2] => LessThan1.IN30
burst_num[3] => LessThan1.IN29
burst_num[4] => LessThan1.IN28
burst_num[5] => LessThan1.IN27
burst_num[6] => LessThan1.IN26
burst_num[7] => LessThan1.IN25
burst_num[8] => LessThan1.IN24
burst_num[9] => LessThan1.IN23
burst_num[10] => LessThan1.IN22
burst_num[11] => LessThan1.IN21
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_rx <= new_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
clk => B_COUNT[0].CLK
clk => B_COUNT[1].CLK
clk => B_COUNT[2].CLK
clk => B_COUNT[3].CLK
clk => B_COUNT[4].CLK
clk => B_COUNT[5].CLK
clk => B_COUNT[6].CLK
clk => B_COUNT[7].CLK
clk => B_COUNT[8].CLK
clk => B_COUNT[9].CLK
clk => B_COUNT[10].CLK
clk => B_COUNT[11].CLK
clk => B_COUNT[12].CLK
clk => B_COUNT[13].CLK
clk => B_COUNT[14].CLK
clk => B_COUNT[15].CLK
clk => B_COUNT[16].CLK
clk => B_COUNT[17].CLK
clk => B_COUNT[18].CLK
clk => B_COUNT[19].CLK
clk => B_COUNT[20].CLK
clk => B_COUNT[21].CLK
clk => B_COUNT[22].CLK
clk => B_COUNT[23].CLK
clk => B_COUNT[24].CLK
clk => B_COUNT[25].CLK
clk => B_COUNT[26].CLK
clk => B_COUNT[27].CLK
clk => B_COUNT[28].CLK
clk => B_COUNT[29].CLK
clk => B_COUNT[30].CLK
clk => B_COUNT[31].CLK
clk => tx_burst_num~reg0.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => burst_count[0].CLK
clk => burst_count[1].CLK
clk => burst_count[2].CLK
clk => burst_count[3].CLK
clk => burst_count[4].CLK
clk => burst_count[5].CLK
clk => burst_count[6].CLK
clk => burst_count[7].CLK
clk => burst_count[8].CLK
clk => burst_count[9].CLK
clk => burst_count[10].CLK
clk => burst_count[11].CLK
clk => burst_count[12].CLK
clk => burst_count[13].CLK
clk => burst_count[14].CLK
clk => burst_count[15].CLK
clk => burst_count[16].CLK
clk => burst_count[17].CLK
clk => burst_count[18].CLK
clk => burst_count[19].CLK
clk => burst_count[20].CLK
clk => burst_count[21].CLK
clk => burst_count[22].CLK
clk => burst_count[23].CLK
clk => burst_count[24].CLK
clk => burst_count[25].CLK
clk => burst_count[26].CLK
clk => burst_count[27].CLK
clk => burst_count[28].CLK
clk => burst_count[29].CLK
clk => burst_count[30].CLK
clk => burst_count[31].CLK
clk => tx_done~reg0.CLK
clk => tx_data~reg0.CLK
clk => tx_address~reg0.CLK
clk => read_en~reg0.CLK
clk => write_en~reg0.CLK
clk => master_valid~reg0.CLK
clk => tx_slave_select~reg0.CLK
clk => approval_request~reg0.CLK
clk => master_ready~reg0.CLK
clk => ADR_DATA_COUNT[0].CLK
clk => ADR_DATA_COUNT[1].CLK
clk => ADR_DATA_COUNT[2].CLK
clk => ADR_DATA_COUNT[3].CLK
clk => ADR_DATA_COUNT[4].CLK
clk => ADR_DATA_COUNT[5].CLK
clk => ADR_DATA_COUNT[6].CLK
clk => ADR_DATA_COUNT[7].CLK
clk => ADR_DATA_COUNT[8].CLK
clk => ADR_DATA_COUNT[9].CLK
clk => ADR_DATA_COUNT[10].CLK
clk => ADR_DATA_COUNT[11].CLK
clk => ADR_DATA_COUNT[12].CLK
clk => ADR_DATA_COUNT[13].CLK
clk => ADR_DATA_COUNT[14].CLK
clk => ADR_DATA_COUNT[15].CLK
clk => ADR_DATA_COUNT[16].CLK
clk => ADR_DATA_COUNT[17].CLK
clk => ADR_DATA_COUNT[18].CLK
clk => ADR_DATA_COUNT[19].CLK
clk => ADR_DATA_COUNT[20].CLK
clk => ADR_DATA_COUNT[21].CLK
clk => ADR_DATA_COUNT[22].CLK
clk => ADR_DATA_COUNT[23].CLK
clk => ADR_DATA_COUNT[24].CLK
clk => ADR_DATA_COUNT[25].CLK
clk => ADR_DATA_COUNT[26].CLK
clk => ADR_DATA_COUNT[27].CLK
clk => ADR_DATA_COUNT[28].CLK
clk => ADR_DATA_COUNT[29].CLK
clk => ADR_DATA_COUNT[30].CLK
clk => ADR_DATA_COUNT[31].CLK
clk => state~1.DATAIN
reset => B_COUNT[0].ACLR
reset => B_COUNT[1].ACLR
reset => B_COUNT[2].ACLR
reset => B_COUNT[3].ACLR
reset => B_COUNT[4].ACLR
reset => B_COUNT[5].ACLR
reset => B_COUNT[6].ACLR
reset => B_COUNT[7].ACLR
reset => B_COUNT[8].ACLR
reset => B_COUNT[9].ACLR
reset => B_COUNT[10].ACLR
reset => B_COUNT[11].ACLR
reset => B_COUNT[12].ACLR
reset => B_COUNT[13].ACLR
reset => B_COUNT[14].ACLR
reset => B_COUNT[15].ACLR
reset => B_COUNT[16].ACLR
reset => B_COUNT[17].ACLR
reset => B_COUNT[18].ACLR
reset => B_COUNT[19].ACLR
reset => B_COUNT[20].ACLR
reset => B_COUNT[21].ACLR
reset => B_COUNT[22].ACLR
reset => B_COUNT[23].ACLR
reset => B_COUNT[24].ACLR
reset => B_COUNT[25].ACLR
reset => B_COUNT[26].ACLR
reset => B_COUNT[27].ACLR
reset => B_COUNT[28].ACLR
reset => B_COUNT[29].ACLR
reset => B_COUNT[30].ACLR
reset => B_COUNT[31].ACLR
reset => tx_burst_num~reg0.ACLR
reset => temp_data[0].ACLR
reset => temp_data[1].ACLR
reset => temp_data[2].ACLR
reset => temp_data[3].ACLR
reset => temp_data[4].ACLR
reset => temp_data[5].ACLR
reset => temp_data[6].ACLR
reset => temp_data[7].ACLR
reset => burst_count[0].ACLR
reset => burst_count[1].ACLR
reset => burst_count[2].ACLR
reset => burst_count[3].ACLR
reset => burst_count[4].ACLR
reset => burst_count[5].ACLR
reset => burst_count[6].ACLR
reset => burst_count[7].ACLR
reset => burst_count[8].ACLR
reset => burst_count[9].ACLR
reset => burst_count[10].ACLR
reset => burst_count[11].ACLR
reset => burst_count[12].ACLR
reset => burst_count[13].ACLR
reset => burst_count[14].ACLR
reset => burst_count[15].ACLR
reset => burst_count[16].ACLR
reset => burst_count[17].ACLR
reset => burst_count[18].ACLR
reset => burst_count[19].ACLR
reset => burst_count[20].ACLR
reset => burst_count[21].ACLR
reset => burst_count[22].ACLR
reset => burst_count[23].ACLR
reset => burst_count[24].ACLR
reset => burst_count[25].ACLR
reset => burst_count[26].ACLR
reset => burst_count[27].ACLR
reset => burst_count[28].ACLR
reset => burst_count[29].ACLR
reset => burst_count[30].ACLR
reset => burst_count[31].ACLR
reset => tx_done~reg0.ACLR
reset => tx_data~reg0.ACLR
reset => tx_address~reg0.ACLR
reset => read_en~reg0.ACLR
reset => write_en~reg0.ACLR
reset => master_valid~reg0.ACLR
reset => tx_slave_select~reg0.ACLR
reset => approval_request~reg0.ACLR
reset => master_ready~reg0.PRESET
reset => ADR_DATA_COUNT[0].ACLR
reset => ADR_DATA_COUNT[1].ACLR
reset => ADR_DATA_COUNT[2].ACLR
reset => ADR_DATA_COUNT[3].ACLR
reset => ADR_DATA_COUNT[4].ACLR
reset => ADR_DATA_COUNT[5].ACLR
reset => ADR_DATA_COUNT[6].ACLR
reset => ADR_DATA_COUNT[7].ACLR
reset => ADR_DATA_COUNT[8].ACLR
reset => ADR_DATA_COUNT[9].ACLR
reset => ADR_DATA_COUNT[10].ACLR
reset => ADR_DATA_COUNT[11].ACLR
reset => ADR_DATA_COUNT[12].ACLR
reset => ADR_DATA_COUNT[13].ACLR
reset => ADR_DATA_COUNT[14].ACLR
reset => ADR_DATA_COUNT[15].ACLR
reset => ADR_DATA_COUNT[16].ACLR
reset => ADR_DATA_COUNT[17].ACLR
reset => ADR_DATA_COUNT[18].ACLR
reset => ADR_DATA_COUNT[19].ACLR
reset => ADR_DATA_COUNT[20].ACLR
reset => ADR_DATA_COUNT[21].ACLR
reset => ADR_DATA_COUNT[22].ACLR
reset => ADR_DATA_COUNT[23].ACLR
reset => ADR_DATA_COUNT[24].ACLR
reset => ADR_DATA_COUNT[25].ACLR
reset => ADR_DATA_COUNT[26].ACLR
reset => ADR_DATA_COUNT[27].ACLR
reset => ADR_DATA_COUNT[28].ACLR
reset => ADR_DATA_COUNT[29].ACLR
reset => ADR_DATA_COUNT[30].ACLR
reset => ADR_DATA_COUNT[31].ACLR
reset => state~3.DATAIN
slave_select[0] => tx_slave_select.DATAA
slave_select[1] => tx_slave_select.DATAB
instruction[0] => read_en.DATAB
instruction[0] => state.DATAB
instruction[0] => state.DATAB
instruction[0] => tx_done.DATAB
instruction[0] => state.OUTPUTSELECT
instruction[0] => state.OUTPUTSELECT
instruction[0] => state.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => tx_done.OUTPUTSELECT
instruction[0] => write_en.DATAB
instruction[0] => state.DATAB
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => state.OUTPUTSELECT
instruction[1] => approval_request.OUTPUTSELECT
instruction[1] => tx_slave_select.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => Selector46.IN2
instruction[1] => Selector32.IN2
address[0] => Mux0.IN15
address[1] => Mux0.IN14
address[2] => Mux0.IN13
address[3] => Mux0.IN12
address[4] => Mux0.IN11
address[5] => Mux0.IN10
address[6] => Mux0.IN9
address[7] => Mux0.IN8
address[8] => Mux0.IN7
address[9] => Mux0.IN6
address[10] => Mux0.IN5
address[11] => Mux0.IN4
data[0] => temp_data.DATAB
data[1] => temp_data.DATAB
data[2] => temp_data.DATAB
data[3] => temp_data.DATAB
data[4] => temp_data.DATAB
data[5] => temp_data.DATAB
data[6] => temp_data.DATAB
data[7] => temp_data.DATAB
burst_num[0] => Mux2.IN15
burst_num[0] => LessThan6.IN32
burst_num[0] => Equal0.IN31
burst_num[1] => Mux2.IN14
burst_num[1] => LessThan6.IN31
burst_num[1] => Equal0.IN30
burst_num[2] => Mux2.IN13
burst_num[2] => LessThan6.IN30
burst_num[2] => Equal0.IN29
burst_num[3] => Mux2.IN12
burst_num[3] => LessThan6.IN29
burst_num[3] => Equal0.IN28
burst_num[4] => Mux2.IN11
burst_num[4] => LessThan6.IN28
burst_num[4] => Equal0.IN27
burst_num[5] => Mux2.IN10
burst_num[5] => LessThan6.IN27
burst_num[5] => Equal0.IN26
burst_num[6] => Mux2.IN9
burst_num[6] => LessThan6.IN26
burst_num[6] => Equal0.IN25
burst_num[7] => Mux2.IN8
burst_num[7] => LessThan6.IN25
burst_num[7] => Equal0.IN24
burst_num[8] => Mux2.IN7
burst_num[8] => LessThan6.IN24
burst_num[8] => Equal0.IN23
burst_num[9] => Mux2.IN6
burst_num[9] => LessThan6.IN23
burst_num[9] => Equal0.IN22
burst_num[10] => Mux2.IN5
burst_num[10] => LessThan6.IN22
burst_num[10] => Equal0.IN21
burst_num[11] => Mux2.IN4
burst_num[11] => LessThan6.IN21
burst_num[11] => Equal0.IN20
rx_done => Selector32.IN4
rx_done => Selector45.IN4
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready => always0.IN1
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => tx_slave_select.OUTPUTSELECT
bus_busy => state.DATAB
bus_busy => Selector40.IN3
bus_busy => approval_request.DATAA
bus_busy => always0.IN0
bus_busy => state.DATAB
bus_busy => Selector35.IN1
bus_busy => state.DATAA
tx_slave_select <= tx_slave_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_valid <= master_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en <= read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_address <= tx_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_burst_num <= tx_burst_num~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitor_busy => always0.IN1
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => state.OUTPUTSELECT
approval_grant => approval_request.OUTPUTSELECT
approval_grant => tx_slave_select.OUTPUTSELECT
approval_grant => write_en.OUTPUTSELECT
approval_grant => read_en.OUTPUTSELECT
approval_grant => tx_address.OUTPUTSELECT
approval_grant => tx_data.OUTPUTSELECT
approval_grant => tx_burst_num.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => Selector36.IN3
approval_grant => Selector49.IN4
approval_request <= approval_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER1|event_handler:event_handle
clk => busy~reg0.CLK
clk => burst_num[0]~reg0.CLK
clk => burst_num[1]~reg0.CLK
clk => burst_num[2]~reg0.CLK
clk => burst_num[3]~reg0.CLK
clk => burst_num[4]~reg0.CLK
clk => burst_num[5]~reg0.CLK
clk => burst_num[6]~reg0.CLK
clk => burst_num[7]~reg0.CLK
clk => burst_num[8]~reg0.CLK
clk => burst_num[9]~reg0.CLK
clk => burst_num[10]~reg0.CLK
clk => burst_num[11]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => slave_select[0]~reg0.CLK
clk => slave_select[1]~reg0.CLK
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => state~1.DATAIN
reset => busy~reg0.ACLR
reset => burst_num[0]~reg0.ACLR
reset => burst_num[1]~reg0.ACLR
reset => burst_num[2]~reg0.ACLR
reset => burst_num[3]~reg0.ACLR
reset => burst_num[4]~reg0.ACLR
reset => burst_num[5]~reg0.ACLR
reset => burst_num[6]~reg0.ACLR
reset => burst_num[7]~reg0.ACLR
reset => burst_num[8]~reg0.ACLR
reset => burst_num[9]~reg0.ACLR
reset => burst_num[10]~reg0.ACLR
reset => burst_num[11]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => address[0]~reg0.ACLR
reset => address[1]~reg0.ACLR
reset => address[2]~reg0.ACLR
reset => address[3]~reg0.ACLR
reset => address[4]~reg0.ACLR
reset => address[5]~reg0.ACLR
reset => address[6]~reg0.ACLR
reset => address[7]~reg0.ACLR
reset => address[8]~reg0.ACLR
reset => address[9]~reg0.ACLR
reset => address[10]~reg0.ACLR
reset => address[11]~reg0.ACLR
reset => slave_select[0]~reg0.PRESET
reset => slave_select[1]~reg0.ACLR
reset => instruction[0]~reg0.ACLR
reset => instruction[1]~reg0.ACLR
reset => state~3.DATAIN
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
read => slave_select.OUTPUTSELECT
read => slave_select.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => instruction.DATAA
read => busy.DATAA
read => state.DATAA
write => state.OUTPUTSELECT
write => instruction.OUTPUTSELECT
write => slave_select.OUTPUTSELECT
write => slave_select.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => busy.OUTPUTSELECT
write => Selector1.IN2
data_load[0] => data_out.DATAB
data_load[0] => data_out.DATAB
data_load[1] => data_out.DATAB
data_load[1] => data_out.DATAB
data_load[2] => data_out.DATAB
data_load[2] => data_out.DATAB
data_load[3] => data_out.DATAB
data_load[3] => data_out.DATAB
data_load[4] => data_out.DATAB
data_load[4] => data_out.DATAB
data_load[5] => data_out.DATAB
data_load[5] => data_out.DATAB
data_load[6] => data_out.DATAB
data_load[6] => data_out.DATAB
data_load[7] => data_out.DATAB
data_load[7] => data_out.DATAB
address_load[0] => address.DATAB
address_load[0] => address.DATAB
address_load[1] => address.DATAB
address_load[1] => address.DATAB
address_load[2] => address.DATAB
address_load[2] => address.DATAB
address_load[3] => address.DATAB
address_load[3] => address.DATAB
address_load[4] => address.DATAB
address_load[4] => address.DATAB
address_load[5] => address.DATAB
address_load[5] => address.DATAB
address_load[6] => address.DATAB
address_load[6] => address.DATAB
address_load[7] => address.DATAB
address_load[7] => address.DATAB
address_load[8] => address.DATAB
address_load[8] => address.DATAB
address_load[9] => address.DATAB
address_load[9] => address.DATAB
address_load[10] => address.DATAB
address_load[10] => address.DATAB
address_load[11] => address.DATAB
address_load[11] => address.DATAB
address_load[12] => ~NO_FANOUT~
slave_select_load[0] => slave_select.DATAB
slave_select_load[0] => slave_select.DATAB
slave_select_load[1] => slave_select.DATAB
slave_select_load[1] => slave_select.DATAB
burst_num_load[0] => burst_num.DATAB
burst_num_load[0] => burst_num.DATAB
burst_num_load[1] => burst_num.DATAB
burst_num_load[1] => burst_num.DATAB
burst_num_load[2] => burst_num.DATAB
burst_num_load[2] => burst_num.DATAB
burst_num_load[3] => burst_num.DATAB
burst_num_load[3] => burst_num.DATAB
burst_num_load[4] => burst_num.DATAB
burst_num_load[4] => burst_num.DATAB
burst_num_load[5] => burst_num.DATAB
burst_num_load[5] => burst_num.DATAB
burst_num_load[6] => burst_num.DATAB
burst_num_load[6] => burst_num.DATAB
burst_num_load[7] => burst_num.DATAB
burst_num_load[7] => burst_num.DATAB
burst_num_load[8] => burst_num.DATAB
burst_num_load[8] => burst_num.DATAB
burst_num_load[9] => burst_num.DATAB
burst_num_load[9] => burst_num.DATAB
burst_num_load[10] => burst_num.DATAB
burst_num_load[10] => burst_num.DATAB
burst_num_load[11] => burst_num.DATAB
burst_num_load[11] => burst_num.DATAB
burst_num_load[12] => ~NO_FANOUT~
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
rx_done => ~NO_FANOUT~
tx_done => ~NO_FANOUT~
trans_done => instruction.OUTPUTSELECT
trans_done => instruction.OUTPUTSELECT
trans_done => Selector0.IN2
trans_done => state.DATAB
trans_done => Selector5.IN1
trans_done => busy.DATAB
trans_done => Selector1.IN1
new_rx => state.OUTPUTSELECT
new_rx => instruction.OUTPUTSELECT
new_rx => instruction.OUTPUTSELECT
new_rx => busy.OUTPUTSELECT
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[0] <= slave_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[1] <= slave_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[0] <= burst_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[1] <= burst_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[2] <= burst_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[3] <= burst_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[4] <= burst_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[5] <= burst_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[6] <= burst_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[7] <= burst_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[8] <= burst_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[9] <= burst_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[10] <= burst_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[11] <= burst_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER2
clk => clk.IN2
reset => reset.IN2
busy <= event_handler:event_handle.busy
read => read.IN1
write => write.IN1
data_load[0] => data_load[0].IN1
data_load[1] => data_load[1].IN1
data_load[2] => data_load[2].IN1
data_load[3] => data_load[3].IN1
data_load[4] => data_load[4].IN1
data_load[5] => data_load[5].IN1
data_load[6] => data_load[6].IN1
data_load[7] => data_load[7].IN1
address_load[0] => address_load[0].IN1
address_load[1] => address_load[1].IN1
address_load[2] => address_load[2].IN1
address_load[3] => address_load[3].IN1
address_load[4] => address_load[4].IN1
address_load[5] => address_load[5].IN1
address_load[6] => address_load[6].IN1
address_load[7] => address_load[7].IN1
address_load[8] => address_load[8].IN1
address_load[9] => address_load[9].IN1
address_load[10] => address_load[10].IN1
address_load[11] => address_load[11].IN1
address_load[12] => address_load[12].IN1
slave_select_load[0] => slave_select_load[0].IN1
slave_select_load[1] => slave_select_load[1].IN1
burst_num_load[0] => burst_num_load[0].IN1
burst_num_load[1] => burst_num_load[1].IN1
burst_num_load[2] => burst_num_load[2].IN1
burst_num_load[3] => burst_num_load[3].IN1
burst_num_load[4] => burst_num_load[4].IN1
burst_num_load[5] => burst_num_load[5].IN1
burst_num_load[6] => burst_num_load[6].IN1
burst_num_load[7] => burst_num_load[7].IN1
burst_num_load[8] => burst_num_load[8].IN1
burst_num_load[9] => burst_num_load[9].IN1
burst_num_load[10] => burst_num_load[10].IN1
burst_num_load[11] => burst_num_load[11].IN1
burst_num_load[12] => burst_num_load[12].IN1
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
approval_grant => approval_grant.IN1
approval_request <= master_port:MASTER_PORT.approval_request
tx_slave_select <= master_port:MASTER_PORT.tx_slave_select
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
rx_data => rx_data.IN1
tx_address <= master_port:MASTER_PORT.tx_address
tx_data <= master_port:MASTER_PORT.tx_data
tx_burst_num <= master_port:MASTER_PORT.tx_burst_num
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_port:MASTER_PORT.master_valid
master_ready <= master_port:MASTER_PORT.master_ready
write_en <= master_port:MASTER_PORT.write_en
read_en <= master_port:MASTER_PORT.read_en


|Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT
clk => clk.IN2
reset => reset.IN2
instruction[0] => instruction[0].IN2
instruction[1] => instruction[1].IN2
slave_select[0] => slave_select[0].IN1
slave_select[1] => slave_select[1].IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
data_out[0] => data_out[0].IN1
data_out[1] => data_out[1].IN1
data_out[2] => data_out[2].IN1
data_out[3] => data_out[3].IN1
data_out[4] => data_out[4].IN1
data_out[5] => data_out[5].IN1
data_out[6] => data_out[6].IN1
data_out[7] => data_out[7].IN1
burst_num[0] => burst_num[0].IN2
burst_num[1] => burst_num[1].IN2
burst_num[2] => burst_num[2].IN2
burst_num[3] => burst_num[3].IN2
burst_num[4] => burst_num[4].IN2
burst_num[5] => burst_num[5].IN2
burst_num[6] => burst_num[6].IN2
burst_num[7] => burst_num[7].IN2
burst_num[8] => burst_num[8].IN2
burst_num[9] => burst_num[9].IN2
burst_num[10] => burst_num[10].IN2
burst_num[11] => burst_num[11].IN2
data_in[0] <= master_in_port:MASTER_IN_PORT.data
data_in[1] <= master_in_port:MASTER_IN_PORT.data
data_in[2] <= master_in_port:MASTER_IN_PORT.data
data_in[3] <= master_in_port:MASTER_IN_PORT.data
data_in[4] <= master_in_port:MASTER_IN_PORT.data
data_in[5] <= master_in_port:MASTER_IN_PORT.data
data_in[6] <= master_in_port:MASTER_IN_PORT.data
data_in[7] <= master_in_port:MASTER_IN_PORT.data
rx_done <= rx_done.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done.DB_MAX_OUTPUT_PORT_TYPE
new_rx <= master_in_port:MASTER_IN_PORT.new_rx
tx_slave_select <= master_out_port:MASTER_OUT_PORT.tx_slave_select
rx_data => rx_data.IN1
tx_address <= master_out_port:MASTER_OUT_PORT.tx_address
tx_data <= master_out_port:MASTER_OUT_PORT.tx_data
tx_burst_num <= master_out_port:MASTER_OUT_PORT.tx_burst_num
slave_valid => slave_valid.IN1
slave_ready => slave_ready.IN1
master_valid <= master_out_port:MASTER_OUT_PORT.master_valid
master_ready <= master_ready.DB_MAX_OUTPUT_PORT_TYPE
write_en <= master_out_port:MASTER_OUT_PORT.write_en
read_en <= master_out_port:MASTER_OUT_PORT.read_en
arbitor_busy => arbitor_busy.IN1
bus_busy => bus_busy.IN1
trans_done <= trans_done.DB_MAX_OUTPUT_PORT_TYPE
approval_grant => approval_grant.IN1
approval_request <= master_out_port:MASTER_OUT_PORT.approval_request


|Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_in_port:MASTER_IN_PORT
clk => burst_count[0].CLK
clk => burst_count[1].CLK
clk => burst_count[2].CLK
clk => burst_count[3].CLK
clk => burst_count[4].CLK
clk => burst_count[5].CLK
clk => burst_count[6].CLK
clk => burst_count[7].CLK
clk => burst_count[8].CLK
clk => burst_count[9].CLK
clk => burst_count[10].CLK
clk => burst_count[11].CLK
clk => burst_count[12].CLK
clk => burst_count[13].CLK
clk => burst_count[14].CLK
clk => burst_count[15].CLK
clk => burst_count[16].CLK
clk => burst_count[17].CLK
clk => burst_count[18].CLK
clk => burst_count[19].CLK
clk => burst_count[20].CLK
clk => burst_count[21].CLK
clk => burst_count[22].CLK
clk => burst_count[23].CLK
clk => burst_count[24].CLK
clk => burst_count[25].CLK
clk => burst_count[26].CLK
clk => burst_count[27].CLK
clk => burst_count[28].CLK
clk => burst_count[29].CLK
clk => burst_count[30].CLK
clk => burst_count[31].CLK
clk => master_ready~reg0.CLK
clk => new_rx~reg0.CLK
clk => rx_done~reg0.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
clk => state~1.DATAIN
reset => burst_count[0].ACLR
reset => burst_count[1].ACLR
reset => burst_count[2].ACLR
reset => burst_count[3].ACLR
reset => burst_count[4].ACLR
reset => burst_count[5].ACLR
reset => burst_count[6].ACLR
reset => burst_count[7].ACLR
reset => burst_count[8].ACLR
reset => burst_count[9].ACLR
reset => burst_count[10].ACLR
reset => burst_count[11].ACLR
reset => burst_count[12].ACLR
reset => burst_count[13].ACLR
reset => burst_count[14].ACLR
reset => burst_count[15].ACLR
reset => burst_count[16].ACLR
reset => burst_count[17].ACLR
reset => burst_count[18].ACLR
reset => burst_count[19].ACLR
reset => burst_count[20].ACLR
reset => burst_count[21].ACLR
reset => burst_count[22].ACLR
reset => burst_count[23].ACLR
reset => burst_count[24].ACLR
reset => burst_count[25].ACLR
reset => burst_count[26].ACLR
reset => burst_count[27].ACLR
reset => burst_count[28].ACLR
reset => burst_count[29].ACLR
reset => burst_count[30].ACLR
reset => burst_count[31].ACLR
reset => master_ready~reg0.PRESET
reset => new_rx~reg0.ACLR
reset => rx_done~reg0.ACLR
reset => temp_data[0].ACLR
reset => temp_data[1].ACLR
reset => temp_data[2].ACLR
reset => temp_data[3].ACLR
reset => temp_data[4].ACLR
reset => temp_data[5].ACLR
reset => temp_data[6].ACLR
reset => data[0]~reg0.ACLR
reset => data[1]~reg0.ACLR
reset => data[2]~reg0.ACLR
reset => data[3]~reg0.ACLR
reset => data[4]~reg0.ACLR
reset => data[5]~reg0.ACLR
reset => data[6]~reg0.ACLR
reset => data[7]~reg0.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => state~3.DATAIN
tx_done => always0.IN1
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => temp_data.DATAB
rx_data => data.DATAB
slave_valid => always0.IN1
instruction[0] => Equal0.IN1
instruction[1] => Equal0.IN0
burst_num[0] => LessThan1.IN32
burst_num[1] => LessThan1.IN31
burst_num[2] => LessThan1.IN30
burst_num[3] => LessThan1.IN29
burst_num[4] => LessThan1.IN28
burst_num[5] => LessThan1.IN27
burst_num[6] => LessThan1.IN26
burst_num[7] => LessThan1.IN25
burst_num[8] => LessThan1.IN24
burst_num[9] => LessThan1.IN23
burst_num[10] => LessThan1.IN22
burst_num[11] => LessThan1.IN21
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_rx <= new_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER2|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT
clk => B_COUNT[0].CLK
clk => B_COUNT[1].CLK
clk => B_COUNT[2].CLK
clk => B_COUNT[3].CLK
clk => B_COUNT[4].CLK
clk => B_COUNT[5].CLK
clk => B_COUNT[6].CLK
clk => B_COUNT[7].CLK
clk => B_COUNT[8].CLK
clk => B_COUNT[9].CLK
clk => B_COUNT[10].CLK
clk => B_COUNT[11].CLK
clk => B_COUNT[12].CLK
clk => B_COUNT[13].CLK
clk => B_COUNT[14].CLK
clk => B_COUNT[15].CLK
clk => B_COUNT[16].CLK
clk => B_COUNT[17].CLK
clk => B_COUNT[18].CLK
clk => B_COUNT[19].CLK
clk => B_COUNT[20].CLK
clk => B_COUNT[21].CLK
clk => B_COUNT[22].CLK
clk => B_COUNT[23].CLK
clk => B_COUNT[24].CLK
clk => B_COUNT[25].CLK
clk => B_COUNT[26].CLK
clk => B_COUNT[27].CLK
clk => B_COUNT[28].CLK
clk => B_COUNT[29].CLK
clk => B_COUNT[30].CLK
clk => B_COUNT[31].CLK
clk => tx_burst_num~reg0.CLK
clk => temp_data[0].CLK
clk => temp_data[1].CLK
clk => temp_data[2].CLK
clk => temp_data[3].CLK
clk => temp_data[4].CLK
clk => temp_data[5].CLK
clk => temp_data[6].CLK
clk => temp_data[7].CLK
clk => burst_count[0].CLK
clk => burst_count[1].CLK
clk => burst_count[2].CLK
clk => burst_count[3].CLK
clk => burst_count[4].CLK
clk => burst_count[5].CLK
clk => burst_count[6].CLK
clk => burst_count[7].CLK
clk => burst_count[8].CLK
clk => burst_count[9].CLK
clk => burst_count[10].CLK
clk => burst_count[11].CLK
clk => burst_count[12].CLK
clk => burst_count[13].CLK
clk => burst_count[14].CLK
clk => burst_count[15].CLK
clk => burst_count[16].CLK
clk => burst_count[17].CLK
clk => burst_count[18].CLK
clk => burst_count[19].CLK
clk => burst_count[20].CLK
clk => burst_count[21].CLK
clk => burst_count[22].CLK
clk => burst_count[23].CLK
clk => burst_count[24].CLK
clk => burst_count[25].CLK
clk => burst_count[26].CLK
clk => burst_count[27].CLK
clk => burst_count[28].CLK
clk => burst_count[29].CLK
clk => burst_count[30].CLK
clk => burst_count[31].CLK
clk => tx_done~reg0.CLK
clk => tx_data~reg0.CLK
clk => tx_address~reg0.CLK
clk => read_en~reg0.CLK
clk => write_en~reg0.CLK
clk => master_valid~reg0.CLK
clk => tx_slave_select~reg0.CLK
clk => approval_request~reg0.CLK
clk => master_ready~reg0.CLK
clk => ADR_DATA_COUNT[0].CLK
clk => ADR_DATA_COUNT[1].CLK
clk => ADR_DATA_COUNT[2].CLK
clk => ADR_DATA_COUNT[3].CLK
clk => ADR_DATA_COUNT[4].CLK
clk => ADR_DATA_COUNT[5].CLK
clk => ADR_DATA_COUNT[6].CLK
clk => ADR_DATA_COUNT[7].CLK
clk => ADR_DATA_COUNT[8].CLK
clk => ADR_DATA_COUNT[9].CLK
clk => ADR_DATA_COUNT[10].CLK
clk => ADR_DATA_COUNT[11].CLK
clk => ADR_DATA_COUNT[12].CLK
clk => ADR_DATA_COUNT[13].CLK
clk => ADR_DATA_COUNT[14].CLK
clk => ADR_DATA_COUNT[15].CLK
clk => ADR_DATA_COUNT[16].CLK
clk => ADR_DATA_COUNT[17].CLK
clk => ADR_DATA_COUNT[18].CLK
clk => ADR_DATA_COUNT[19].CLK
clk => ADR_DATA_COUNT[20].CLK
clk => ADR_DATA_COUNT[21].CLK
clk => ADR_DATA_COUNT[22].CLK
clk => ADR_DATA_COUNT[23].CLK
clk => ADR_DATA_COUNT[24].CLK
clk => ADR_DATA_COUNT[25].CLK
clk => ADR_DATA_COUNT[26].CLK
clk => ADR_DATA_COUNT[27].CLK
clk => ADR_DATA_COUNT[28].CLK
clk => ADR_DATA_COUNT[29].CLK
clk => ADR_DATA_COUNT[30].CLK
clk => ADR_DATA_COUNT[31].CLK
clk => state~1.DATAIN
reset => B_COUNT[0].ACLR
reset => B_COUNT[1].ACLR
reset => B_COUNT[2].ACLR
reset => B_COUNT[3].ACLR
reset => B_COUNT[4].ACLR
reset => B_COUNT[5].ACLR
reset => B_COUNT[6].ACLR
reset => B_COUNT[7].ACLR
reset => B_COUNT[8].ACLR
reset => B_COUNT[9].ACLR
reset => B_COUNT[10].ACLR
reset => B_COUNT[11].ACLR
reset => B_COUNT[12].ACLR
reset => B_COUNT[13].ACLR
reset => B_COUNT[14].ACLR
reset => B_COUNT[15].ACLR
reset => B_COUNT[16].ACLR
reset => B_COUNT[17].ACLR
reset => B_COUNT[18].ACLR
reset => B_COUNT[19].ACLR
reset => B_COUNT[20].ACLR
reset => B_COUNT[21].ACLR
reset => B_COUNT[22].ACLR
reset => B_COUNT[23].ACLR
reset => B_COUNT[24].ACLR
reset => B_COUNT[25].ACLR
reset => B_COUNT[26].ACLR
reset => B_COUNT[27].ACLR
reset => B_COUNT[28].ACLR
reset => B_COUNT[29].ACLR
reset => B_COUNT[30].ACLR
reset => B_COUNT[31].ACLR
reset => tx_burst_num~reg0.ACLR
reset => temp_data[0].ACLR
reset => temp_data[1].ACLR
reset => temp_data[2].ACLR
reset => temp_data[3].ACLR
reset => temp_data[4].ACLR
reset => temp_data[5].ACLR
reset => temp_data[6].ACLR
reset => temp_data[7].ACLR
reset => burst_count[0].ACLR
reset => burst_count[1].ACLR
reset => burst_count[2].ACLR
reset => burst_count[3].ACLR
reset => burst_count[4].ACLR
reset => burst_count[5].ACLR
reset => burst_count[6].ACLR
reset => burst_count[7].ACLR
reset => burst_count[8].ACLR
reset => burst_count[9].ACLR
reset => burst_count[10].ACLR
reset => burst_count[11].ACLR
reset => burst_count[12].ACLR
reset => burst_count[13].ACLR
reset => burst_count[14].ACLR
reset => burst_count[15].ACLR
reset => burst_count[16].ACLR
reset => burst_count[17].ACLR
reset => burst_count[18].ACLR
reset => burst_count[19].ACLR
reset => burst_count[20].ACLR
reset => burst_count[21].ACLR
reset => burst_count[22].ACLR
reset => burst_count[23].ACLR
reset => burst_count[24].ACLR
reset => burst_count[25].ACLR
reset => burst_count[26].ACLR
reset => burst_count[27].ACLR
reset => burst_count[28].ACLR
reset => burst_count[29].ACLR
reset => burst_count[30].ACLR
reset => burst_count[31].ACLR
reset => tx_done~reg0.ACLR
reset => tx_data~reg0.ACLR
reset => tx_address~reg0.ACLR
reset => read_en~reg0.ACLR
reset => write_en~reg0.ACLR
reset => master_valid~reg0.ACLR
reset => tx_slave_select~reg0.ACLR
reset => approval_request~reg0.ACLR
reset => master_ready~reg0.PRESET
reset => ADR_DATA_COUNT[0].ACLR
reset => ADR_DATA_COUNT[1].ACLR
reset => ADR_DATA_COUNT[2].ACLR
reset => ADR_DATA_COUNT[3].ACLR
reset => ADR_DATA_COUNT[4].ACLR
reset => ADR_DATA_COUNT[5].ACLR
reset => ADR_DATA_COUNT[6].ACLR
reset => ADR_DATA_COUNT[7].ACLR
reset => ADR_DATA_COUNT[8].ACLR
reset => ADR_DATA_COUNT[9].ACLR
reset => ADR_DATA_COUNT[10].ACLR
reset => ADR_DATA_COUNT[11].ACLR
reset => ADR_DATA_COUNT[12].ACLR
reset => ADR_DATA_COUNT[13].ACLR
reset => ADR_DATA_COUNT[14].ACLR
reset => ADR_DATA_COUNT[15].ACLR
reset => ADR_DATA_COUNT[16].ACLR
reset => ADR_DATA_COUNT[17].ACLR
reset => ADR_DATA_COUNT[18].ACLR
reset => ADR_DATA_COUNT[19].ACLR
reset => ADR_DATA_COUNT[20].ACLR
reset => ADR_DATA_COUNT[21].ACLR
reset => ADR_DATA_COUNT[22].ACLR
reset => ADR_DATA_COUNT[23].ACLR
reset => ADR_DATA_COUNT[24].ACLR
reset => ADR_DATA_COUNT[25].ACLR
reset => ADR_DATA_COUNT[26].ACLR
reset => ADR_DATA_COUNT[27].ACLR
reset => ADR_DATA_COUNT[28].ACLR
reset => ADR_DATA_COUNT[29].ACLR
reset => ADR_DATA_COUNT[30].ACLR
reset => ADR_DATA_COUNT[31].ACLR
reset => state~3.DATAIN
slave_select[0] => tx_slave_select.DATAA
slave_select[1] => tx_slave_select.DATAB
instruction[0] => read_en.DATAB
instruction[0] => state.DATAB
instruction[0] => state.DATAB
instruction[0] => tx_done.DATAB
instruction[0] => state.OUTPUTSELECT
instruction[0] => state.OUTPUTSELECT
instruction[0] => state.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => temp_data.OUTPUTSELECT
instruction[0] => tx_done.OUTPUTSELECT
instruction[0] => write_en.DATAB
instruction[0] => state.DATAB
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => ADR_DATA_COUNT.OUTPUTSELECT
instruction[1] => state.OUTPUTSELECT
instruction[1] => approval_request.OUTPUTSELECT
instruction[1] => tx_slave_select.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => burst_count.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => temp_data.OUTPUTSELECT
instruction[1] => Selector46.IN2
instruction[1] => Selector32.IN2
address[0] => Mux0.IN15
address[1] => Mux0.IN14
address[2] => Mux0.IN13
address[3] => Mux0.IN12
address[4] => Mux0.IN11
address[5] => Mux0.IN10
address[6] => Mux0.IN9
address[7] => Mux0.IN8
address[8] => Mux0.IN7
address[9] => Mux0.IN6
address[10] => Mux0.IN5
address[11] => Mux0.IN4
data[0] => temp_data.DATAB
data[1] => temp_data.DATAB
data[2] => temp_data.DATAB
data[3] => temp_data.DATAB
data[4] => temp_data.DATAB
data[5] => temp_data.DATAB
data[6] => temp_data.DATAB
data[7] => temp_data.DATAB
burst_num[0] => Mux2.IN15
burst_num[0] => LessThan6.IN32
burst_num[0] => Equal0.IN31
burst_num[1] => Mux2.IN14
burst_num[1] => LessThan6.IN31
burst_num[1] => Equal0.IN30
burst_num[2] => Mux2.IN13
burst_num[2] => LessThan6.IN30
burst_num[2] => Equal0.IN29
burst_num[3] => Mux2.IN12
burst_num[3] => LessThan6.IN29
burst_num[3] => Equal0.IN28
burst_num[4] => Mux2.IN11
burst_num[4] => LessThan6.IN28
burst_num[4] => Equal0.IN27
burst_num[5] => Mux2.IN10
burst_num[5] => LessThan6.IN27
burst_num[5] => Equal0.IN26
burst_num[6] => Mux2.IN9
burst_num[6] => LessThan6.IN26
burst_num[6] => Equal0.IN25
burst_num[7] => Mux2.IN8
burst_num[7] => LessThan6.IN25
burst_num[7] => Equal0.IN24
burst_num[8] => Mux2.IN7
burst_num[8] => LessThan6.IN24
burst_num[8] => Equal0.IN23
burst_num[9] => Mux2.IN6
burst_num[9] => LessThan6.IN23
burst_num[9] => Equal0.IN22
burst_num[10] => Mux2.IN5
burst_num[10] => LessThan6.IN22
burst_num[10] => Equal0.IN21
burst_num[11] => Mux2.IN4
burst_num[11] => LessThan6.IN21
burst_num[11] => Equal0.IN20
rx_done => Selector32.IN4
rx_done => Selector45.IN4
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_ready => always0.IN1
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => ADR_DATA_COUNT.OUTPUTSELECT
bus_busy => tx_slave_select.OUTPUTSELECT
bus_busy => state.DATAB
bus_busy => Selector40.IN3
bus_busy => approval_request.DATAA
bus_busy => always0.IN0
bus_busy => state.DATAB
bus_busy => Selector35.IN1
bus_busy => state.DATAA
tx_slave_select <= tx_slave_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_valid <= master_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en <= read_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_address <= tx_address~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_burst_num <= tx_burst_num~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbitor_busy => always0.IN1
master_ready <= master_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => ADR_DATA_COUNT.OUTPUTSELECT
approval_grant => state.OUTPUTSELECT
approval_grant => approval_request.OUTPUTSELECT
approval_grant => tx_slave_select.OUTPUTSELECT
approval_grant => write_en.OUTPUTSELECT
approval_grant => read_en.OUTPUTSELECT
approval_grant => tx_address.OUTPUTSELECT
approval_grant => tx_data.OUTPUTSELECT
approval_grant => tx_burst_num.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => B_COUNT.OUTPUTSELECT
approval_grant => Selector36.IN3
approval_grant => Selector49.IN4
approval_request <= approval_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|master_module:MASTER2|event_handler:event_handle
clk => busy~reg0.CLK
clk => burst_num[0]~reg0.CLK
clk => burst_num[1]~reg0.CLK
clk => burst_num[2]~reg0.CLK
clk => burst_num[3]~reg0.CLK
clk => burst_num[4]~reg0.CLK
clk => burst_num[5]~reg0.CLK
clk => burst_num[6]~reg0.CLK
clk => burst_num[7]~reg0.CLK
clk => burst_num[8]~reg0.CLK
clk => burst_num[9]~reg0.CLK
clk => burst_num[10]~reg0.CLK
clk => burst_num[11]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => slave_select[0]~reg0.CLK
clk => slave_select[1]~reg0.CLK
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => state~1.DATAIN
reset => busy~reg0.ACLR
reset => burst_num[0]~reg0.ACLR
reset => burst_num[1]~reg0.ACLR
reset => burst_num[2]~reg0.ACLR
reset => burst_num[3]~reg0.ACLR
reset => burst_num[4]~reg0.ACLR
reset => burst_num[5]~reg0.ACLR
reset => burst_num[6]~reg0.ACLR
reset => burst_num[7]~reg0.ACLR
reset => burst_num[8]~reg0.ACLR
reset => burst_num[9]~reg0.ACLR
reset => burst_num[10]~reg0.ACLR
reset => burst_num[11]~reg0.ACLR
reset => data_out[0]~reg0.ACLR
reset => data_out[1]~reg0.ACLR
reset => data_out[2]~reg0.ACLR
reset => data_out[3]~reg0.ACLR
reset => data_out[4]~reg0.ACLR
reset => data_out[5]~reg0.ACLR
reset => data_out[6]~reg0.ACLR
reset => data_out[7]~reg0.ACLR
reset => address[0]~reg0.ACLR
reset => address[1]~reg0.ACLR
reset => address[2]~reg0.ACLR
reset => address[3]~reg0.ACLR
reset => address[4]~reg0.ACLR
reset => address[5]~reg0.ACLR
reset => address[6]~reg0.ACLR
reset => address[7]~reg0.ACLR
reset => address[8]~reg0.ACLR
reset => address[9]~reg0.ACLR
reset => address[10]~reg0.ACLR
reset => address[11]~reg0.ACLR
reset => slave_select[0]~reg0.PRESET
reset => slave_select[1]~reg0.ACLR
reset => instruction[0]~reg0.ACLR
reset => instruction[1]~reg0.ACLR
reset => state~3.DATAIN
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
read => slave_select.OUTPUTSELECT
read => slave_select.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => address.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => data_out.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => burst_num.OUTPUTSELECT
read => instruction.DATAA
read => busy.DATAA
read => state.DATAA
write => state.OUTPUTSELECT
write => instruction.OUTPUTSELECT
write => slave_select.OUTPUTSELECT
write => slave_select.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => address.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => burst_num.OUTPUTSELECT
write => busy.OUTPUTSELECT
write => Selector1.IN2
data_load[0] => data_out.DATAB
data_load[0] => data_out.DATAB
data_load[1] => data_out.DATAB
data_load[1] => data_out.DATAB
data_load[2] => data_out.DATAB
data_load[2] => data_out.DATAB
data_load[3] => data_out.DATAB
data_load[3] => data_out.DATAB
data_load[4] => data_out.DATAB
data_load[4] => data_out.DATAB
data_load[5] => data_out.DATAB
data_load[5] => data_out.DATAB
data_load[6] => data_out.DATAB
data_load[6] => data_out.DATAB
data_load[7] => data_out.DATAB
data_load[7] => data_out.DATAB
address_load[0] => address.DATAB
address_load[0] => address.DATAB
address_load[1] => address.DATAB
address_load[1] => address.DATAB
address_load[2] => address.DATAB
address_load[2] => address.DATAB
address_load[3] => address.DATAB
address_load[3] => address.DATAB
address_load[4] => address.DATAB
address_load[4] => address.DATAB
address_load[5] => address.DATAB
address_load[5] => address.DATAB
address_load[6] => address.DATAB
address_load[6] => address.DATAB
address_load[7] => address.DATAB
address_load[7] => address.DATAB
address_load[8] => address.DATAB
address_load[8] => address.DATAB
address_load[9] => address.DATAB
address_load[9] => address.DATAB
address_load[10] => address.DATAB
address_load[10] => address.DATAB
address_load[11] => address.DATAB
address_load[11] => address.DATAB
address_load[12] => ~NO_FANOUT~
slave_select_load[0] => slave_select.DATAB
slave_select_load[0] => slave_select.DATAB
slave_select_load[1] => slave_select.DATAB
slave_select_load[1] => slave_select.DATAB
burst_num_load[0] => burst_num.DATAB
burst_num_load[0] => burst_num.DATAB
burst_num_load[1] => burst_num.DATAB
burst_num_load[1] => burst_num.DATAB
burst_num_load[2] => burst_num.DATAB
burst_num_load[2] => burst_num.DATAB
burst_num_load[3] => burst_num.DATAB
burst_num_load[3] => burst_num.DATAB
burst_num_load[4] => burst_num.DATAB
burst_num_load[4] => burst_num.DATAB
burst_num_load[5] => burst_num.DATAB
burst_num_load[5] => burst_num.DATAB
burst_num_load[6] => burst_num.DATAB
burst_num_load[6] => burst_num.DATAB
burst_num_load[7] => burst_num.DATAB
burst_num_load[7] => burst_num.DATAB
burst_num_load[8] => burst_num.DATAB
burst_num_load[8] => burst_num.DATAB
burst_num_load[9] => burst_num.DATAB
burst_num_load[9] => burst_num.DATAB
burst_num_load[10] => burst_num.DATAB
burst_num_load[10] => burst_num.DATAB
burst_num_load[11] => burst_num.DATAB
burst_num_load[11] => burst_num.DATAB
burst_num_load[12] => ~NO_FANOUT~
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
rx_done => ~NO_FANOUT~
tx_done => ~NO_FANOUT~
trans_done => instruction.OUTPUTSELECT
trans_done => instruction.OUTPUTSELECT
trans_done => Selector0.IN2
trans_done => state.DATAB
trans_done => Selector5.IN1
trans_done => busy.DATAB
trans_done => Selector1.IN1
new_rx => state.OUTPUTSELECT
new_rx => instruction.OUTPUTSELECT
new_rx => instruction.OUTPUTSELECT
new_rx => busy.OUTPUTSELECT
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[0] <= slave_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[1] <= slave_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[0] <= burst_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[1] <= burst_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[2] <= burst_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[3] <= burst_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[4] <= burst_num[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[5] <= burst_num[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[6] <= burst_num[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[7] <= burst_num[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[8] <= burst_num[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[9] <= burst_num[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[10] <= burst_num[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_num[11] <= burst_num[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|InterConn_Wrapper:BUS
MASTER_CLK => MASTER_CLK.IN1
MASTER_RST => MASTER_RST.IN1
M1_RQST => M1_RQST.IN1
M2_RQST => M2_RQST.IN1
M1_slave_SEL => M1_slave_SEL.IN1
M2_slave_SEL => M2_slave_SEL.IN1
tx_done => tx_done.IN1
M1_GRANT <= InterConn_Arbitter:Arbitter1.M1_GRANT
M2_GRANT <= InterConn_Arbitter:Arbitter1.M2_GRANT
ARB_BUSY <= InterConn_Arbitter:Arbitter1.ARB_BUSY
BUS_BUSY <= InterConn_Arbitter:Arbitter1.BUS_BUSY
M1_RX_DATA <= InterConn_Multiplexer:Mux1.M1_RX_DATA
M1_SLAVE_READY <= InterConn_Multiplexer:Mux1.M1_SLAVE_READY
M1_SLAVE_VALID <= InterConn_Multiplexer:Mux1.M1_SLAVE_VALID
M1_CLK => M1_CLK.IN1
M1_RST => M1_RST.IN1
M1_VALID => M1_VALID.IN1
M1_READY => M1_READY.IN1
M1_TX_ADDR => M1_TX_ADDR.IN1
M1_TX_DATA => M1_TX_DATA.IN1
M1_WRITE_EN => M1_WRITE_EN.IN1
M1_READ_EN => M1_READ_EN.IN1
M1_TX_BURST => M1_TX_BURST.IN1
M2_RX_DATA <= InterConn_Multiplexer:Mux1.M2_RX_DATA
M2_SLAVE_VALID <= InterConn_Multiplexer:Mux1.M2_SLAVE_VALID
M2_SLAVE_READY <= InterConn_Multiplexer:Mux1.M2_SLAVE_READY
M2_CLK => M2_CLK.IN1
M2_RST => M2_RST.IN1
M2_VALID => M2_VALID.IN1
M2_TX_ADDR => M2_TX_ADDR.IN1
M2_TX_DATA => M2_TX_DATA.IN1
M2_WRITE_EN => M2_WRITE_EN.IN1
M2_READ_EN => M2_READ_EN.IN1
M2_READY => M2_READY.IN1
M2_TX_BURST => M2_TX_BURST.IN1
S1_DATA_TX => S1_DATA_TX.IN1
S1_SLAVE_READY => S1_SLAVE_READY.IN1
S1_SLAVE_VALID => S1_SLAVE_VALID.IN1
S1_CLK <= InterConn_Multiplexer:Mux1.S1_CLK
S1_RST <= InterConn_Multiplexer:Mux1.S1_RST
S1_M_VALID <= InterConn_Multiplexer:Mux1.S1_M_VALID
S1_M_READY <= InterConn_Multiplexer:Mux1.S1_M_READY
S1_RX_ADDR <= InterConn_Multiplexer:Mux1.S1_RX_ADDR
S1_RX_DATA <= InterConn_Multiplexer:Mux1.S1_RX_DATA
S1_WRITE_EN <= InterConn_Multiplexer:Mux1.S1_WRITE_EN
S1_READ_EN <= InterConn_Multiplexer:Mux1.S1_READ_EN
S1_RX_BURST <= InterConn_Multiplexer:Mux1.S1_RX_BURST
S1_SPLIT_EN => S1_SPLIT_EN.IN1
S2_DATA_TX => S2_DATA_TX.IN1
S2_SLAVE_READY => S2_SLAVE_READY.IN1
S2_SLAVE_VALID => S2_SLAVE_VALID.IN1
S2_CLK <= InterConn_Multiplexer:Mux1.S2_CLK
S2_RST <= InterConn_Multiplexer:Mux1.S2_RST
S2_M_VALID <= InterConn_Multiplexer:Mux1.S2_M_VALID
S2_M_READY <= InterConn_Multiplexer:Mux1.S2_M_READY
S2_RX_ADDR <= InterConn_Multiplexer:Mux1.S2_RX_ADDR
S2_RX_DATA <= InterConn_Multiplexer:Mux1.S2_RX_DATA
S2_WRITE_EN <= InterConn_Multiplexer:Mux1.S2_WRITE_EN
S2_READ_EN <= InterConn_Multiplexer:Mux1.S2_READ_EN
S2_RX_BURST <= InterConn_Multiplexer:Mux1.S2_RX_BURST
S2_SPLIT_EN => S2_SPLIT_EN.IN1
S3_DATA_TX => S3_DATA_TX.IN1
S3_SLAVE_READY => S3_SLAVE_READY.IN1
S3_SLAVE_VALID => S3_SLAVE_VALID.IN1
S3_CLK <= InterConn_Multiplexer:Mux1.S3_CLK
S3_RST <= InterConn_Multiplexer:Mux1.S3_RST
S3_M_VALID <= InterConn_Multiplexer:Mux1.S3_M_VALID
S3_M_READY <= InterConn_Multiplexer:Mux1.S3_M_READY
S3_RX_ADDR <= InterConn_Multiplexer:Mux1.S3_RX_ADDR
S3_RX_DATA <= InterConn_Multiplexer:Mux1.S3_RX_DATA
S3_WRITE_EN <= InterConn_Multiplexer:Mux1.S3_WRITE_EN
S3_READ_EN <= InterConn_Multiplexer:Mux1.S3_READ_EN
S3_RX_BURST <= InterConn_Multiplexer:Mux1.S3_RX_BURST
S3_SPLIT_EN => S3_SPLIT_EN.IN1


|Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1
MASTER_CLK => previous_slave_sel[0].CLK
MASTER_CLK => previous_slave_sel[1].CLK
MASTER_CLK => previous_grant[0].CLK
MASTER_CLK => previous_grant[1].CLK
MASTER_CLK => previous_m2_grant.CLK
MASTER_CLK => previous_m1_grant.CLK
MASTER_CLK => slave_select[0]~reg0.CLK
MASTER_CLK => slave_select[1]~reg0.CLK
MASTER_CLK => bus_grant[0]~reg0.CLK
MASTER_CLK => bus_grant[1]~reg0.CLK
MASTER_CLK => M2_GRANT~reg0.CLK
MASTER_CLK => M1_GRANT~reg0.CLK
MASTER_CLK => BUS_BUSY~reg0.CLK
MASTER_CLK => ARB_BUSY~reg0.CLK
MASTER_CLK => rx_m2_slave[0].CLK
MASTER_CLK => rx_m2_slave[1].CLK
MASTER_CLK => rx_m1_slave[0].CLK
MASTER_CLK => rx_m1_slave[1].CLK
MASTER_CLK => slave_sel_done.CLK
MASTER_CLK => arbiter_state~1.DATAIN
MASTER_CLK => slave_addr_state~1.DATAIN
MASTER_RST => slave_select[0]~reg0.ACLR
MASTER_RST => slave_select[1]~reg0.ACLR
MASTER_RST => bus_grant[0]~reg0.ACLR
MASTER_RST => bus_grant[1]~reg0.ACLR
MASTER_RST => M2_GRANT~reg0.ACLR
MASTER_RST => M1_GRANT~reg0.ACLR
MASTER_RST => BUS_BUSY~reg0.ACLR
MASTER_RST => ARB_BUSY~reg0.ACLR
MASTER_RST => rx_m2_slave[0].ACLR
MASTER_RST => rx_m2_slave[1].ACLR
MASTER_RST => rx_m1_slave[0].ACLR
MASTER_RST => rx_m1_slave[1].ACLR
MASTER_RST => slave_sel_done.ACLR
MASTER_RST => arbiter_state~3.DATAIN
MASTER_RST => slave_addr_state~3.DATAIN
MASTER_RST => previous_slave_sel[0].ENA
MASTER_RST => previous_m1_grant.ENA
MASTER_RST => previous_m2_grant.ENA
MASTER_RST => previous_grant[1].ENA
MASTER_RST => previous_grant[0].ENA
MASTER_RST => previous_slave_sel[1].ENA
M1_RQST => start.IN0
M1_RQST => arbiter_state.OUTPUTSELECT
M1_RQST => arbiter_state.OUTPUTSELECT
M1_RQST => ARB_BUSY.OUTPUTSELECT
M1_RQST => BUS_BUSY.OUTPUTSELECT
M1_RQST => arbiter_state.OUTPUTSELECT
M1_RQST => arbiter_state.OUTPUTSELECT
M1_RQST => M1_GRANT.OUTPUTSELECT
M1_RQST => M2_GRANT.OUTPUTSELECT
M1_RQST => bus_grant.OUTPUTSELECT
M1_RQST => bus_grant.OUTPUTSELECT
M1_RQST => slave_select.OUTPUTSELECT
M1_RQST => slave_select.OUTPUTSELECT
M1_RQST => ARB_BUSY.OUTPUTSELECT
M1_RQST => BUS_BUSY.OUTPUTSELECT
M1_RQST => Selector2.IN3
M1_RQST => Selector6.IN3
M2_RQST => start.IN1
M2_RQST => BUS_BUSY.OUTPUTSELECT
M2_RQST => arbiter_state.OUTPUTSELECT
M2_RQST => arbiter_state.OUTPUTSELECT
M2_RQST => M1_GRANT.OUTPUTSELECT
M2_RQST => M2_GRANT.OUTPUTSELECT
M2_RQST => bus_grant.OUTPUTSELECT
M2_RQST => bus_grant.OUTPUTSELECT
M2_RQST => slave_select.OUTPUTSELECT
M2_RQST => slave_select.OUTPUTSELECT
M2_RQST => ARB_BUSY.OUTPUTSELECT
M2_RQST => BUS_BUSY.OUTPUTSELECT
M2_RQST => arbiter_state.DATAA
M2_RQST => ARB_BUSY.DATAA
M2_RQST => arbiter_state.DATAA
M1_slave_SEL => rx_m1_slave.DATAB
M1_slave_SEL => rx_m1_slave[1].DATAIN
M2_slave_SEL => rx_m2_slave.DATAB
M2_slave_SEL => rx_m2_slave[1].DATAIN
M1_GRANT <= M1_GRANT~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_GRANT <= M2_GRANT~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_grant[0] <= bus_grant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_grant[1] <= bus_grant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[0] <= slave_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_select[1] <= slave_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ARB_BUSY <= ARB_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
BUS_BUSY <= BUS_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_done => arbiter_state.OUTPUTSELECT
tx_done => BUS_BUSY.OUTPUTSELECT
tx_done => M1_GRANT.OUTPUTSELECT
tx_done => M2_GRANT.OUTPUTSELECT
tx_done => previous_m1_grant.OUTPUTSELECT
tx_done => previous_m2_grant.OUTPUTSELECT
tx_done => previous_grant.OUTPUTSELECT
tx_done => previous_grant.OUTPUTSELECT
tx_done => previous_slave_sel.OUTPUTSELECT
tx_done => previous_slave_sel.OUTPUTSELECT
tx_done => ARB_BUSY.OUTPUTSELECT
tx_done => M1_GRANT.OUTPUTSELECT
tx_done => M2_GRANT.OUTPUTSELECT
tx_done => bus_grant.OUTPUTSELECT
tx_done => bus_grant.OUTPUTSELECT
tx_done => slave_select.OUTPUTSELECT
tx_done => slave_select.OUTPUTSELECT
tx_done => Selector1.IN3
tx_done => Selector4.IN4
tx_done => Selector8.IN3
S1_SPLIT_EN => comb.IN0
S2_SPLIT_EN => comb.IN1
S3_SPLIT_EN => split_en.IN1


|Top_tb|Top:DUT|InterConn_Wrapper:BUS|InterConn_Multiplexer:Mux1
bus_grant[0] => Equal2.IN0
bus_grant[0] => Equal4.IN1
bus_grant[1] => Equal2.IN1
bus_grant[1] => Equal4.IN0
slave_select[0] => Equal0.IN0
slave_select[0] => Equal1.IN1
slave_select[0] => Equal3.IN1
slave_select[1] => Equal0.IN1
slave_select[1] => Equal1.IN0
slave_select[1] => Equal3.IN0
M1_RX_DATA <= M1_RX_DATA.DB_MAX_OUTPUT_PORT_TYPE
M1_SLAVE_VALID <= M1_SLAVE_VALID.DB_MAX_OUTPUT_PORT_TYPE
M1_SLAVE_READY <= M1_SLAVE_READY.DB_MAX_OUTPUT_PORT_TYPE
M1_CLK => S1_CLK.DATAB
M1_CLK => S2_CLK.DATAB
M1_CLK => S3_CLK.DATAB
M1_RST => S1_RST.DATAB
M1_RST => S2_RST.DATAB
M1_RST => S3_RST.DATAB
M1_VALID => S1_M_VALID.DATAB
M1_VALID => S2_M_VALID.DATAB
M1_VALID => S3_M_VALID.DATAB
M1_TX_ADDR => S1_RX_ADDR.DATAB
M1_TX_ADDR => S2_RX_ADDR.DATAB
M1_TX_ADDR => S3_RX_ADDR.DATAB
M1_TX_DATA => S1_RX_DATA.DATAB
M1_TX_DATA => S2_RX_DATA.DATAB
M1_TX_DATA => S3_RX_DATA.DATAB
M1_WRITE_EN => S1_WRITE_EN.DATAB
M1_WRITE_EN => S2_WRITE_EN.DATAB
M1_WRITE_EN => S3_WRITE_EN.DATAB
M1_READ_EN => S1_READ_EN.DATAB
M1_READ_EN => S2_READ_EN.DATAB
M1_READ_EN => S3_READ_EN.DATAB
M1_READY => S1_M_READY.DATAB
M1_READY => S2_M_READY.DATAB
M1_READY => S3_M_READY.DATAB
M1_TX_BURST => S1_RX_BURST.DATAB
M1_TX_BURST => S2_RX_BURST.DATAB
M1_TX_BURST => S3_RX_BURST.DATAB
M2_RX_DATA <= M2_RX_DATA.DB_MAX_OUTPUT_PORT_TYPE
M2_SLAVE_VALID <= M2_SLAVE_VALID.DB_MAX_OUTPUT_PORT_TYPE
M2_SLAVE_READY <= M2_SLAVE_READY.DB_MAX_OUTPUT_PORT_TYPE
M2_CLK => S1_CLK.DATAB
M2_CLK => S2_CLK.DATAB
M2_CLK => S3_CLK.DATAB
M2_RST => S1_RST.DATAB
M2_RST => S2_RST.DATAB
M2_RST => S3_RST.DATAB
M2_VALID => S1_M_VALID.DATAB
M2_VALID => S2_M_VALID.DATAB
M2_VALID => S3_M_VALID.DATAB
M2_TX_ADDR => S1_RX_ADDR.DATAB
M2_TX_ADDR => S2_RX_ADDR.DATAB
M2_TX_ADDR => S3_RX_ADDR.DATAB
M2_TX_DATA => S1_RX_DATA.DATAB
M2_TX_DATA => S2_RX_DATA.DATAB
M2_TX_DATA => S3_RX_DATA.DATAB
M2_WRITE_EN => S1_WRITE_EN.DATAB
M2_WRITE_EN => S2_WRITE_EN.DATAB
M2_WRITE_EN => S3_WRITE_EN.DATAB
M2_READ_EN => S1_READ_EN.DATAB
M2_READ_EN => S2_READ_EN.DATAB
M2_READ_EN => S3_READ_EN.DATAB
M2_READY => S1_M_READY.DATAB
M2_READY => S2_M_READY.DATAB
M2_READY => S3_M_READY.DATAB
M2_TX_BURST => S1_RX_BURST.DATAB
M2_TX_BURST => S2_RX_BURST.DATAB
M2_TX_BURST => S3_RX_BURST.DATAB
S1_DATA_TX => M1_RX_DATA.DATAB
S1_DATA_TX => M2_RX_DATA.DATAB
S1_SLAVE_READY => M1_SLAVE_READY.DATAB
S1_SLAVE_READY => M2_SLAVE_READY.DATAB
S1_SLAVE_VALID => M1_SLAVE_VALID.DATAB
S1_SLAVE_VALID => M2_SLAVE_VALID.DATAB
S1_CLK <= S1_CLK.DB_MAX_OUTPUT_PORT_TYPE
S1_RST <= S1_RST.DB_MAX_OUTPUT_PORT_TYPE
S1_M_VALID <= S1_M_VALID.DB_MAX_OUTPUT_PORT_TYPE
S1_M_READY <= S1_M_READY.DB_MAX_OUTPUT_PORT_TYPE
S1_RX_ADDR <= S1_RX_ADDR.DB_MAX_OUTPUT_PORT_TYPE
S1_RX_DATA <= S1_RX_DATA.DB_MAX_OUTPUT_PORT_TYPE
S1_WRITE_EN <= S1_WRITE_EN.DB_MAX_OUTPUT_PORT_TYPE
S1_READ_EN <= S1_READ_EN.DB_MAX_OUTPUT_PORT_TYPE
S1_RX_BURST <= S1_RX_BURST.DB_MAX_OUTPUT_PORT_TYPE
S2_DATA_TX => M1_RX_DATA.DATAB
S2_DATA_TX => M2_RX_DATA.DATAB
S2_SLAVE_READY => M1_SLAVE_READY.DATAB
S2_SLAVE_READY => M2_SLAVE_READY.DATAB
S2_SLAVE_VALID => M1_SLAVE_VALID.DATAB
S2_SLAVE_VALID => M2_SLAVE_VALID.DATAB
S2_CLK <= S2_CLK.DB_MAX_OUTPUT_PORT_TYPE
S2_RST <= S2_RST.DB_MAX_OUTPUT_PORT_TYPE
S2_M_VALID <= S2_M_VALID.DB_MAX_OUTPUT_PORT_TYPE
S2_M_READY <= S2_M_READY.DB_MAX_OUTPUT_PORT_TYPE
S2_RX_ADDR <= S2_RX_ADDR.DB_MAX_OUTPUT_PORT_TYPE
S2_RX_DATA <= S2_RX_DATA.DB_MAX_OUTPUT_PORT_TYPE
S2_WRITE_EN <= S2_WRITE_EN.DB_MAX_OUTPUT_PORT_TYPE
S2_READ_EN <= S2_READ_EN.DB_MAX_OUTPUT_PORT_TYPE
S2_RX_BURST <= S2_RX_BURST.DB_MAX_OUTPUT_PORT_TYPE
S3_DATA_TX => M1_RX_DATA.DATAB
S3_DATA_TX => M2_RX_DATA.DATAB
S3_SLAVE_READY => M1_SLAVE_READY.DATAB
S3_SLAVE_READY => M2_SLAVE_READY.DATAB
S3_SLAVE_VALID => M1_SLAVE_VALID.DATAB
S3_SLAVE_VALID => M2_SLAVE_VALID.DATAB
S3_CLK <= S3_CLK.DB_MAX_OUTPUT_PORT_TYPE
S3_RST <= S3_RST.DB_MAX_OUTPUT_PORT_TYPE
S3_M_VALID <= S3_M_VALID.DB_MAX_OUTPUT_PORT_TYPE
S3_M_READY <= S3_M_READY.DB_MAX_OUTPUT_PORT_TYPE
S3_RX_ADDR <= S3_RX_ADDR.DB_MAX_OUTPUT_PORT_TYPE
S3_RX_DATA <= S3_RX_DATA.DB_MAX_OUTPUT_PORT_TYPE
S3_WRITE_EN <= S3_WRITE_EN.DB_MAX_OUTPUT_PORT_TYPE
S3_READ_EN <= S3_READ_EN.DB_MAX_OUTPUT_PORT_TYPE
S3_RX_BURST <= S3_RX_BURST.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1
clk => clk.IN2
reset => reset.IN2
slave_delay[0] => slave_delay[0].IN1
slave_delay[1] => slave_delay[1].IN1
slave_delay[2] => slave_delay[2].IN1
slave_delay[3] => slave_delay[3].IN1
slave_delay[4] => slave_delay[4].IN1
slave_delay[5] => slave_delay[5].IN1
read_enable => read_enable.IN1
write_enable => write_enable.IN1
m_ready => m_ready.IN1
m_valid => m_valid.IN1
rx_address => rx_address.IN1
rx_data => rx_data.IN1
rx_burst => rx_burst.IN1
s_valid <= slave_port:SLAVE_PORT.s_valid
s_ready <= slave_port:SLAVE_PORT.s_ready
tx_data <= slave_port:SLAVE_PORT.tx_data
split_enable <= slave_port:SLAVE_PORT.split_enable


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT
clk => clk.IN1
reset => reset.IN1
slave_delay[0] => LessThan0.IN12
slave_delay[0] => LessThan1.IN8
slave_delay[1] => LessThan0.IN11
slave_delay[1] => LessThan1.IN7
slave_delay[2] => LessThan0.IN10
slave_delay[2] => LessThan1.IN6
slave_delay[3] => LessThan0.IN9
slave_delay[3] => LessThan1.IN5
slave_delay[4] => LessThan0.IN8
slave_delay[4] => LessThan1.IN4
slave_delay[5] => LessThan0.IN7
slave_delay[5] => LessThan1.IN3
read_enable => slave_in_port:SLAVE_IN_PORT.read_enable
read_enable => always1.IN0
write_enable => slave_in_port:SLAVE_IN_PORT.write_enable
write_enable => always1.IN1
m_ready => m_ready.IN1
m_valid => slave_in_port:SLAVE_IN_PORT.m_valid
m_valid => always1.IN1
rx_address => slave_in_port:SLAVE_IN_PORT.rx_address
rx_data => slave_in_port:SLAVE_IN_PORT.rx_data
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
s_valid <= s_valid.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= slave_out_port:SLAVE_OUT_PORT.tx_data
address[0] <= slave_in_port:SLAVE_IN_PORT.address[0]
address[1] <= slave_in_port:SLAVE_IN_PORT.address[1]
address[2] <= slave_in_port:SLAVE_IN_PORT.address[2]
address[3] <= slave_in_port:SLAVE_IN_PORT.address[3]
address[4] <= slave_in_port:SLAVE_IN_PORT.address[4]
address[5] <= slave_in_port:SLAVE_IN_PORT.address[5]
address[6] <= slave_in_port:SLAVE_IN_PORT.address[6]
address[7] <= slave_in_port:SLAVE_IN_PORT.address[7]
address[8] <= slave_in_port:SLAVE_IN_PORT.address[8]
address[9] <= slave_in_port:SLAVE_IN_PORT.address[9]
address[10] <= slave_in_port:SLAVE_IN_PORT.address[10]
address[11] <= slave_in_port:SLAVE_IN_PORT.address[11]
data[0] <= slave_in_port:SLAVE_IN_PORT.data[0]
data[1] <= slave_in_port:SLAVE_IN_PORT.data[1]
data[2] <= slave_in_port:SLAVE_IN_PORT.data[2]
data[3] <= slave_in_port:SLAVE_IN_PORT.data[3]
data[4] <= slave_in_port:SLAVE_IN_PORT.data[4]
data[5] <= slave_in_port:SLAVE_IN_PORT.data[5]
data[6] <= slave_in_port:SLAVE_IN_PORT.data[6]
data[7] <= slave_in_port:SLAVE_IN_PORT.data[7]
read_enable_in <= slave_in_port:SLAVE_IN_PORT.read_en_in
write_enable_in <= slave_in_port:SLAVE_IN_PORT.write_en_in
split_enable <= split_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => rx_done~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => burst_counter[0]~reg0.CLK
clk => burst_counter[1]~reg0.CLK
clk => burst_counter[2]~reg0.CLK
clk => burst_counter[3]~reg0.CLK
clk => burst_counter[4]~reg0.CLK
clk => burst_counter[5]~reg0.CLK
clk => burst_counter[6]~reg0.CLK
clk => burst_counter[7]~reg0.CLK
clk => burst_counter[8]~reg0.CLK
clk => burst_counter[9]~reg0.CLK
clk => burst_counter[10]~reg0.CLK
clk => burst_counter[11]~reg0.CLK
clk => write_en_in1~reg0.CLK
clk => read_en_in1~reg0.CLK
clk => address_idle.CLK
clk => address_counter[0]~reg0.CLK
clk => address_counter[1]~reg0.CLK
clk => address_counter[2]~reg0.CLK
clk => address_counter[3]~reg0.CLK
clk => data_state~1.DATAIN
clk => address_state~1.DATAIN
reset => data_idle.PRESET
reset => data_counter[0].ACLR
reset => data_counter[1].ACLR
reset => data_counter[2].ACLR
reset => data_counter[3].ACLR
reset => burst_counter[0]~reg0.ACLR
reset => burst_counter[1]~reg0.ACLR
reset => burst_counter[2]~reg0.ACLR
reset => burst_counter[3]~reg0.ACLR
reset => burst_counter[4]~reg0.ACLR
reset => burst_counter[5]~reg0.ACLR
reset => burst_counter[6]~reg0.ACLR
reset => burst_counter[7]~reg0.ACLR
reset => burst_counter[8]~reg0.ACLR
reset => burst_counter[9]~reg0.ACLR
reset => burst_counter[10]~reg0.ACLR
reset => burst_counter[11]~reg0.ACLR
reset => write_en_in1~reg0.ACLR
reset => read_en_in1~reg0.ACLR
reset => address_idle.PRESET
reset => address_counter[0]~reg0.ACLR
reset => address_counter[1]~reg0.ACLR
reset => address_counter[2]~reg0.ACLR
reset => address_counter[3]~reg0.ACLR
reset => data_state~3.DATAIN
reset => address_state~3.DATAIN
reset => address[11]~reg0.ENA
reset => address[10]~reg0.ENA
reset => address[9]~reg0.ENA
reset => address[8]~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[0]~reg0.ENA
reset => rx_done~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
burst[0] => always0.IN1
burst[0] => always0.IN1
burst[1] => LessThan2.IN12
burst[2] => LessThan2.IN11
burst[3] => LessThan2.IN10
burst[4] => LessThan2.IN9
burst[5] => LessThan2.IN8
burst[6] => LessThan2.IN7
burst[7] => LessThan2.IN6
burst[8] => LessThan2.IN5
burst[9] => LessThan2.IN4
burst[10] => LessThan2.IN3
burst[11] => LessThan2.IN2
burst[12] => LessThan2.IN1
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
m_valid => handshake.IN1
read_enable => read_en_in1.DATAB
write_enable => write_en_in1.DATAB
write_enable => always1.IN1
s_valid => ~NO_FANOUT~
m_ready => always0.IN1
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en_in <= read_en_in.DB_MAX_OUTPUT_PORT_TYPE
write_en_in <= write_en_in.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
read_en_in1 <= read_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en_in1 <= write_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[0] <= burst_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[1] <= burst_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[2] <= burst_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[3] <= burst_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[4] <= burst_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[5] <= burst_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[6] <= burst_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[7] <= burst_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[8] <= burst_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[9] <= burst_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[10] <= burst_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[11] <= burst_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[0] <= address_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[1] <= address_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[2] <= address_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[3] <= address_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
clk => s_tx_done~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => tx_data~reg0.CLK
clk => data_state~1.DATAIN
reset => data_state~3.DATAIN
reset => s_tx_done~reg0.ENA
reset => tx_data~reg0.ENA
reset => data_counter[3].ENA
reset => data_counter[2].ENA
reset => data_counter[1].ENA
reset => data_counter[0].ENA
reset => data_idle.ENA
m_ready => handshake.IN0
s_valid => handshake.IN1
data_input[0] => Mux0.IN7
data_input[1] => Mux0.IN6
data_input[1] => tx_data.DATAB
data_input[2] => Mux0.IN5
data_input[3] => Mux0.IN4
data_input[4] => Mux0.IN3
data_input[5] => Mux0.IN2
data_input[6] => Mux0.IN1
data_input[7] => Mux0.IN0
s_tx_done <= s_tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= data_idle.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component
wren_a => altsyncram_lgl1:auto_generated.wren_a
rden_a => altsyncram_lgl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lgl1:auto_generated.data_a[0]
data_a[1] => altsyncram_lgl1:auto_generated.data_a[1]
data_a[2] => altsyncram_lgl1:auto_generated.data_a[2]
data_a[3] => altsyncram_lgl1:auto_generated.data_a[3]
data_a[4] => altsyncram_lgl1:auto_generated.data_a[4]
data_a[5] => altsyncram_lgl1:auto_generated.data_a[5]
data_a[6] => altsyncram_lgl1:auto_generated.data_a[6]
data_a[7] => altsyncram_lgl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lgl1:auto_generated.address_a[0]
address_a[1] => altsyncram_lgl1:auto_generated.address_a[1]
address_a[2] => altsyncram_lgl1:auto_generated.address_a[2]
address_a[3] => altsyncram_lgl1:auto_generated.address_a[3]
address_a[4] => altsyncram_lgl1:auto_generated.address_a[4]
address_a[5] => altsyncram_lgl1:auto_generated.address_a[5]
address_a[6] => altsyncram_lgl1:auto_generated.address_a[6]
address_a[7] => altsyncram_lgl1:auto_generated.address_a[7]
address_a[8] => altsyncram_lgl1:auto_generated.address_a[8]
address_a[9] => altsyncram_lgl1:auto_generated.address_a[9]
address_a[10] => altsyncram_lgl1:auto_generated.address_a[10]
address_a[11] => altsyncram_lgl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lgl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_lgl1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lgl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lgl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lgl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lgl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lgl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lgl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lgl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lgl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated
aclr0 => altsyncram_ipb2:altsyncram1.aclr0
address_a[0] => altsyncram_ipb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ipb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ipb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ipb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ipb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ipb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ipb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ipb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ipb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ipb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ipb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ipb2:altsyncram1.address_a[11]
clock0 => altsyncram_ipb2:altsyncram1.clock0
data_a[0] => altsyncram_ipb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ipb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ipb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ipb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ipb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ipb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ipb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ipb2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ipb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ipb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ipb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ipb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ipb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ipb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ipb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ipb2:altsyncram1.q_a[7]
rden_a => altsyncram_ipb2:altsyncram1.rden_a
wren_a => altsyncram_ipb2:altsyncram1.wren_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Top_tb|Top:DUT|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2
clk => clk.IN2
reset => reset.IN2
slave_delay[0] => slave_delay[0].IN1
slave_delay[1] => slave_delay[1].IN1
slave_delay[2] => slave_delay[2].IN1
slave_delay[3] => slave_delay[3].IN1
slave_delay[4] => slave_delay[4].IN1
slave_delay[5] => slave_delay[5].IN1
read_enable => read_enable.IN1
write_enable => write_enable.IN1
m_ready => m_ready.IN1
m_valid => m_valid.IN1
rx_address => rx_address.IN1
rx_data => rx_data.IN1
rx_burst => rx_burst.IN1
s_valid <= slave_port:SLAVE_PORT.s_valid
s_ready <= slave_port:SLAVE_PORT.s_ready
tx_data <= slave_port:SLAVE_PORT.tx_data
split_enable <= slave_port:SLAVE_PORT.split_enable


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT
clk => clk.IN1
reset => reset.IN1
slave_delay[0] => LessThan0.IN12
slave_delay[0] => LessThan1.IN8
slave_delay[1] => LessThan0.IN11
slave_delay[1] => LessThan1.IN7
slave_delay[2] => LessThan0.IN10
slave_delay[2] => LessThan1.IN6
slave_delay[3] => LessThan0.IN9
slave_delay[3] => LessThan1.IN5
slave_delay[4] => LessThan0.IN8
slave_delay[4] => LessThan1.IN4
slave_delay[5] => LessThan0.IN7
slave_delay[5] => LessThan1.IN3
read_enable => slave_in_port:SLAVE_IN_PORT.read_enable
read_enable => always1.IN0
write_enable => slave_in_port:SLAVE_IN_PORT.write_enable
write_enable => always1.IN1
m_ready => m_ready.IN1
m_valid => slave_in_port:SLAVE_IN_PORT.m_valid
m_valid => always1.IN1
rx_address => slave_in_port:SLAVE_IN_PORT.rx_address
rx_data => slave_in_port:SLAVE_IN_PORT.rx_data
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
s_valid <= s_valid.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= slave_out_port:SLAVE_OUT_PORT.tx_data
address[0] <= slave_in_port:SLAVE_IN_PORT.address[0]
address[1] <= slave_in_port:SLAVE_IN_PORT.address[1]
address[2] <= slave_in_port:SLAVE_IN_PORT.address[2]
address[3] <= slave_in_port:SLAVE_IN_PORT.address[3]
address[4] <= slave_in_port:SLAVE_IN_PORT.address[4]
address[5] <= slave_in_port:SLAVE_IN_PORT.address[5]
address[6] <= slave_in_port:SLAVE_IN_PORT.address[6]
address[7] <= slave_in_port:SLAVE_IN_PORT.address[7]
address[8] <= slave_in_port:SLAVE_IN_PORT.address[8]
address[9] <= slave_in_port:SLAVE_IN_PORT.address[9]
address[10] <= slave_in_port:SLAVE_IN_PORT.address[10]
address[11] <= slave_in_port:SLAVE_IN_PORT.address[11]
data[0] <= slave_in_port:SLAVE_IN_PORT.data[0]
data[1] <= slave_in_port:SLAVE_IN_PORT.data[1]
data[2] <= slave_in_port:SLAVE_IN_PORT.data[2]
data[3] <= slave_in_port:SLAVE_IN_PORT.data[3]
data[4] <= slave_in_port:SLAVE_IN_PORT.data[4]
data[5] <= slave_in_port:SLAVE_IN_PORT.data[5]
data[6] <= slave_in_port:SLAVE_IN_PORT.data[6]
data[7] <= slave_in_port:SLAVE_IN_PORT.data[7]
read_enable_in <= slave_in_port:SLAVE_IN_PORT.read_en_in
write_enable_in <= slave_in_port:SLAVE_IN_PORT.write_en_in
split_enable <= split_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => rx_done~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => burst_counter[0]~reg0.CLK
clk => burst_counter[1]~reg0.CLK
clk => burst_counter[2]~reg0.CLK
clk => burst_counter[3]~reg0.CLK
clk => burst_counter[4]~reg0.CLK
clk => burst_counter[5]~reg0.CLK
clk => burst_counter[6]~reg0.CLK
clk => burst_counter[7]~reg0.CLK
clk => burst_counter[8]~reg0.CLK
clk => burst_counter[9]~reg0.CLK
clk => burst_counter[10]~reg0.CLK
clk => burst_counter[11]~reg0.CLK
clk => write_en_in1~reg0.CLK
clk => read_en_in1~reg0.CLK
clk => address_idle.CLK
clk => address_counter[0]~reg0.CLK
clk => address_counter[1]~reg0.CLK
clk => address_counter[2]~reg0.CLK
clk => address_counter[3]~reg0.CLK
clk => data_state~1.DATAIN
clk => address_state~1.DATAIN
reset => data_idle.PRESET
reset => data_counter[0].ACLR
reset => data_counter[1].ACLR
reset => data_counter[2].ACLR
reset => data_counter[3].ACLR
reset => burst_counter[0]~reg0.ACLR
reset => burst_counter[1]~reg0.ACLR
reset => burst_counter[2]~reg0.ACLR
reset => burst_counter[3]~reg0.ACLR
reset => burst_counter[4]~reg0.ACLR
reset => burst_counter[5]~reg0.ACLR
reset => burst_counter[6]~reg0.ACLR
reset => burst_counter[7]~reg0.ACLR
reset => burst_counter[8]~reg0.ACLR
reset => burst_counter[9]~reg0.ACLR
reset => burst_counter[10]~reg0.ACLR
reset => burst_counter[11]~reg0.ACLR
reset => write_en_in1~reg0.ACLR
reset => read_en_in1~reg0.ACLR
reset => address_idle.PRESET
reset => address_counter[0]~reg0.ACLR
reset => address_counter[1]~reg0.ACLR
reset => address_counter[2]~reg0.ACLR
reset => address_counter[3]~reg0.ACLR
reset => data_state~3.DATAIN
reset => address_state~3.DATAIN
reset => address[11]~reg0.ENA
reset => address[10]~reg0.ENA
reset => address[9]~reg0.ENA
reset => address[8]~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[0]~reg0.ENA
reset => rx_done~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
burst[0] => always0.IN1
burst[0] => always0.IN1
burst[1] => LessThan2.IN12
burst[2] => LessThan2.IN11
burst[3] => LessThan2.IN10
burst[4] => LessThan2.IN9
burst[5] => LessThan2.IN8
burst[6] => LessThan2.IN7
burst[7] => LessThan2.IN6
burst[8] => LessThan2.IN5
burst[9] => LessThan2.IN4
burst[10] => LessThan2.IN3
burst[11] => LessThan2.IN2
burst[12] => LessThan2.IN1
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
m_valid => handshake.IN1
read_enable => read_en_in1.DATAB
write_enable => write_en_in1.DATAB
write_enable => always1.IN1
s_valid => ~NO_FANOUT~
m_ready => always0.IN1
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en_in <= read_en_in.DB_MAX_OUTPUT_PORT_TYPE
write_en_in <= write_en_in.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
read_en_in1 <= read_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en_in1 <= write_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[0] <= burst_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[1] <= burst_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[2] <= burst_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[3] <= burst_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[4] <= burst_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[5] <= burst_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[6] <= burst_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[7] <= burst_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[8] <= burst_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[9] <= burst_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[10] <= burst_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[11] <= burst_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[0] <= address_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[1] <= address_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[2] <= address_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[3] <= address_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
clk => s_tx_done~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => tx_data~reg0.CLK
clk => data_state~1.DATAIN
reset => data_state~3.DATAIN
reset => s_tx_done~reg0.ENA
reset => tx_data~reg0.ENA
reset => data_counter[3].ENA
reset => data_counter[2].ENA
reset => data_counter[1].ENA
reset => data_counter[0].ENA
reset => data_idle.ENA
m_ready => handshake.IN0
s_valid => handshake.IN1
data_input[0] => Mux0.IN7
data_input[1] => Mux0.IN6
data_input[1] => tx_data.DATAB
data_input[2] => Mux0.IN5
data_input[3] => Mux0.IN4
data_input[4] => Mux0.IN3
data_input[5] => Mux0.IN2
data_input[6] => Mux0.IN1
data_input[7] => Mux0.IN0
s_tx_done <= s_tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= data_idle.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component
wren_a => altsyncram_lgl1:auto_generated.wren_a
rden_a => altsyncram_lgl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lgl1:auto_generated.data_a[0]
data_a[1] => altsyncram_lgl1:auto_generated.data_a[1]
data_a[2] => altsyncram_lgl1:auto_generated.data_a[2]
data_a[3] => altsyncram_lgl1:auto_generated.data_a[3]
data_a[4] => altsyncram_lgl1:auto_generated.data_a[4]
data_a[5] => altsyncram_lgl1:auto_generated.data_a[5]
data_a[6] => altsyncram_lgl1:auto_generated.data_a[6]
data_a[7] => altsyncram_lgl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lgl1:auto_generated.address_a[0]
address_a[1] => altsyncram_lgl1:auto_generated.address_a[1]
address_a[2] => altsyncram_lgl1:auto_generated.address_a[2]
address_a[3] => altsyncram_lgl1:auto_generated.address_a[3]
address_a[4] => altsyncram_lgl1:auto_generated.address_a[4]
address_a[5] => altsyncram_lgl1:auto_generated.address_a[5]
address_a[6] => altsyncram_lgl1:auto_generated.address_a[6]
address_a[7] => altsyncram_lgl1:auto_generated.address_a[7]
address_a[8] => altsyncram_lgl1:auto_generated.address_a[8]
address_a[9] => altsyncram_lgl1:auto_generated.address_a[9]
address_a[10] => altsyncram_lgl1:auto_generated.address_a[10]
address_a[11] => altsyncram_lgl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lgl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_lgl1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lgl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lgl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lgl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lgl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lgl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lgl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lgl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lgl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated
aclr0 => altsyncram_ipb2:altsyncram1.aclr0
address_a[0] => altsyncram_ipb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ipb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ipb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ipb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ipb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ipb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ipb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ipb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ipb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ipb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ipb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ipb2:altsyncram1.address_a[11]
clock0 => altsyncram_ipb2:altsyncram1.clock0
data_a[0] => altsyncram_ipb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ipb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ipb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ipb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ipb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ipb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ipb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ipb2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ipb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ipb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ipb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ipb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ipb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ipb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ipb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ipb2:altsyncram1.q_a[7]
rden_a => altsyncram_ipb2:altsyncram1.rden_a
wren_a => altsyncram_ipb2:altsyncram1.wren_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Top_tb|Top:DUT|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3
clk => clk.IN2
reset => reset.IN2
slave_delay[0] => slave_delay[0].IN1
slave_delay[1] => slave_delay[1].IN1
slave_delay[2] => slave_delay[2].IN1
slave_delay[3] => slave_delay[3].IN1
slave_delay[4] => slave_delay[4].IN1
slave_delay[5] => slave_delay[5].IN1
read_enable => read_enable.IN1
write_enable => write_enable.IN1
m_ready => m_ready.IN1
m_valid => m_valid.IN1
rx_address => rx_address.IN1
rx_data => rx_data.IN1
rx_burst => rx_burst.IN1
s_valid <= slave_port:SLAVE_PORT.s_valid
s_ready <= slave_port:SLAVE_PORT.s_ready
tx_data <= slave_port:SLAVE_PORT.tx_data
split_enable <= slave_port:SLAVE_PORT.split_enable


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT
clk => clk.IN1
reset => reset.IN1
slave_delay[0] => LessThan0.IN12
slave_delay[0] => LessThan1.IN8
slave_delay[1] => LessThan0.IN11
slave_delay[1] => LessThan1.IN7
slave_delay[2] => LessThan0.IN10
slave_delay[2] => LessThan1.IN6
slave_delay[3] => LessThan0.IN9
slave_delay[3] => LessThan1.IN5
slave_delay[4] => LessThan0.IN8
slave_delay[4] => LessThan1.IN4
slave_delay[5] => LessThan0.IN7
slave_delay[5] => LessThan1.IN3
read_enable => slave_in_port:SLAVE_IN_PORT.read_enable
read_enable => always1.IN0
write_enable => slave_in_port:SLAVE_IN_PORT.write_enable
write_enable => always1.IN1
m_ready => m_ready.IN1
m_valid => slave_in_port:SLAVE_IN_PORT.m_valid
m_valid => always1.IN1
rx_address => slave_in_port:SLAVE_IN_PORT.rx_address
rx_data => slave_in_port:SLAVE_IN_PORT.rx_data
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
rx_burst => burst.DATAB
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
s_valid <= s_valid.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= slave_out_port:SLAVE_OUT_PORT.tx_data
address[0] <= slave_in_port:SLAVE_IN_PORT.address[0]
address[1] <= slave_in_port:SLAVE_IN_PORT.address[1]
address[2] <= slave_in_port:SLAVE_IN_PORT.address[2]
address[3] <= slave_in_port:SLAVE_IN_PORT.address[3]
address[4] <= slave_in_port:SLAVE_IN_PORT.address[4]
address[5] <= slave_in_port:SLAVE_IN_PORT.address[5]
address[6] <= slave_in_port:SLAVE_IN_PORT.address[6]
address[7] <= slave_in_port:SLAVE_IN_PORT.address[7]
address[8] <= slave_in_port:SLAVE_IN_PORT.address[8]
address[9] <= slave_in_port:SLAVE_IN_PORT.address[9]
address[10] <= slave_in_port:SLAVE_IN_PORT.address[10]
address[11] <= slave_in_port:SLAVE_IN_PORT.address[11]
data[0] <= slave_in_port:SLAVE_IN_PORT.data[0]
data[1] <= slave_in_port:SLAVE_IN_PORT.data[1]
data[2] <= slave_in_port:SLAVE_IN_PORT.data[2]
data[3] <= slave_in_port:SLAVE_IN_PORT.data[3]
data[4] <= slave_in_port:SLAVE_IN_PORT.data[4]
data[5] <= slave_in_port:SLAVE_IN_PORT.data[5]
data[6] <= slave_in_port:SLAVE_IN_PORT.data[6]
data[7] <= slave_in_port:SLAVE_IN_PORT.data[7]
read_enable_in <= slave_in_port:SLAVE_IN_PORT.read_en_in
write_enable_in <= slave_in_port:SLAVE_IN_PORT.write_en_in
split_enable <= split_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => rx_done~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => burst_counter[0]~reg0.CLK
clk => burst_counter[1]~reg0.CLK
clk => burst_counter[2]~reg0.CLK
clk => burst_counter[3]~reg0.CLK
clk => burst_counter[4]~reg0.CLK
clk => burst_counter[5]~reg0.CLK
clk => burst_counter[6]~reg0.CLK
clk => burst_counter[7]~reg0.CLK
clk => burst_counter[8]~reg0.CLK
clk => burst_counter[9]~reg0.CLK
clk => burst_counter[10]~reg0.CLK
clk => burst_counter[11]~reg0.CLK
clk => write_en_in1~reg0.CLK
clk => read_en_in1~reg0.CLK
clk => address_idle.CLK
clk => address_counter[0]~reg0.CLK
clk => address_counter[1]~reg0.CLK
clk => address_counter[2]~reg0.CLK
clk => address_counter[3]~reg0.CLK
clk => data_state~1.DATAIN
clk => address_state~1.DATAIN
reset => data_idle.PRESET
reset => data_counter[0].ACLR
reset => data_counter[1].ACLR
reset => data_counter[2].ACLR
reset => data_counter[3].ACLR
reset => burst_counter[0]~reg0.ACLR
reset => burst_counter[1]~reg0.ACLR
reset => burst_counter[2]~reg0.ACLR
reset => burst_counter[3]~reg0.ACLR
reset => burst_counter[4]~reg0.ACLR
reset => burst_counter[5]~reg0.ACLR
reset => burst_counter[6]~reg0.ACLR
reset => burst_counter[7]~reg0.ACLR
reset => burst_counter[8]~reg0.ACLR
reset => burst_counter[9]~reg0.ACLR
reset => burst_counter[10]~reg0.ACLR
reset => burst_counter[11]~reg0.ACLR
reset => write_en_in1~reg0.ACLR
reset => read_en_in1~reg0.ACLR
reset => address_idle.PRESET
reset => address_counter[0]~reg0.ACLR
reset => address_counter[1]~reg0.ACLR
reset => address_counter[2]~reg0.ACLR
reset => address_counter[3]~reg0.ACLR
reset => data_state~3.DATAIN
reset => address_state~3.DATAIN
reset => address[11]~reg0.ENA
reset => address[10]~reg0.ENA
reset => address[9]~reg0.ENA
reset => address[8]~reg0.ENA
reset => address[7]~reg0.ENA
reset => address[6]~reg0.ENA
reset => address[5]~reg0.ENA
reset => address[4]~reg0.ENA
reset => address[3]~reg0.ENA
reset => address[2]~reg0.ENA
reset => address[1]~reg0.ENA
reset => address[0]~reg0.ENA
reset => data[0]~reg0.ENA
reset => rx_done~reg0.ENA
reset => data[7]~reg0.ENA
reset => data[6]~reg0.ENA
reset => data[5]~reg0.ENA
reset => data[4]~reg0.ENA
reset => data[3]~reg0.ENA
reset => data[2]~reg0.ENA
reset => data[1]~reg0.ENA
burst[0] => always0.IN1
burst[0] => always0.IN1
burst[1] => LessThan2.IN12
burst[2] => LessThan2.IN11
burst[3] => LessThan2.IN10
burst[4] => LessThan2.IN9
burst[5] => LessThan2.IN8
burst[6] => LessThan2.IN7
burst[7] => LessThan2.IN6
burst[8] => LessThan2.IN5
burst[9] => LessThan2.IN4
burst[10] => LessThan2.IN3
burst[11] => LessThan2.IN2
burst[12] => LessThan2.IN1
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_address => address.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
rx_data => data.DATAB
m_valid => handshake.IN1
read_enable => read_en_in1.DATAB
write_enable => write_en_in1.DATAB
write_enable => always1.IN1
s_valid => ~NO_FANOUT~
m_ready => always0.IN1
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_en_in <= read_en_in.DB_MAX_OUTPUT_PORT_TYPE
write_en_in <= write_en_in.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
read_en_in1 <= read_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_en_in1 <= write_en_in1~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[0] <= burst_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[1] <= burst_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[2] <= burst_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[3] <= burst_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[4] <= burst_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[5] <= burst_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[6] <= burst_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[7] <= burst_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[8] <= burst_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[9] <= burst_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[10] <= burst_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
burst_counter[11] <= burst_counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[0] <= address_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[1] <= address_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[2] <= address_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_counter[3] <= address_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT
clk => s_tx_done~reg0.CLK
clk => data_idle.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => tx_data~reg0.CLK
clk => data_state~1.DATAIN
reset => data_state~3.DATAIN
reset => s_tx_done~reg0.ENA
reset => tx_data~reg0.ENA
reset => data_counter[3].ENA
reset => data_counter[2].ENA
reset => data_counter[1].ENA
reset => data_counter[0].ENA
reset => data_idle.ENA
m_ready => handshake.IN0
s_valid => handshake.IN1
data_input[0] => Mux0.IN7
data_input[1] => Mux0.IN6
data_input[1] => tx_data.DATAB
data_input[2] => Mux0.IN5
data_input[3] => Mux0.IN4
data_input[4] => Mux0.IN3
data_input[5] => Mux0.IN2
data_input[6] => Mux0.IN1
data_input[7] => Mux0.IN0
s_tx_done <= s_tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_ready <= data_idle.DB_MAX_OUTPUT_PORT_TYPE
tx_data <= tx_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM
aclr => aclr.IN1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component
wren_a => altsyncram_lgl1:auto_generated.wren_a
rden_a => altsyncram_lgl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lgl1:auto_generated.data_a[0]
data_a[1] => altsyncram_lgl1:auto_generated.data_a[1]
data_a[2] => altsyncram_lgl1:auto_generated.data_a[2]
data_a[3] => altsyncram_lgl1:auto_generated.data_a[3]
data_a[4] => altsyncram_lgl1:auto_generated.data_a[4]
data_a[5] => altsyncram_lgl1:auto_generated.data_a[5]
data_a[6] => altsyncram_lgl1:auto_generated.data_a[6]
data_a[7] => altsyncram_lgl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lgl1:auto_generated.address_a[0]
address_a[1] => altsyncram_lgl1:auto_generated.address_a[1]
address_a[2] => altsyncram_lgl1:auto_generated.address_a[2]
address_a[3] => altsyncram_lgl1:auto_generated.address_a[3]
address_a[4] => altsyncram_lgl1:auto_generated.address_a[4]
address_a[5] => altsyncram_lgl1:auto_generated.address_a[5]
address_a[6] => altsyncram_lgl1:auto_generated.address_a[6]
address_a[7] => altsyncram_lgl1:auto_generated.address_a[7]
address_a[8] => altsyncram_lgl1:auto_generated.address_a[8]
address_a[9] => altsyncram_lgl1:auto_generated.address_a[9]
address_a[10] => altsyncram_lgl1:auto_generated.address_a[10]
address_a[11] => altsyncram_lgl1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lgl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_lgl1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lgl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lgl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lgl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lgl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lgl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lgl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lgl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lgl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated
aclr0 => altsyncram_ipb2:altsyncram1.aclr0
address_a[0] => altsyncram_ipb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ipb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ipb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ipb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ipb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ipb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ipb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ipb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ipb2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ipb2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ipb2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ipb2:altsyncram1.address_a[11]
clock0 => altsyncram_ipb2:altsyncram1.clock0
data_a[0] => altsyncram_ipb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ipb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ipb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ipb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ipb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ipb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ipb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ipb2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ipb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ipb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ipb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ipb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ipb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ipb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ipb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ipb2:altsyncram1.q_a[7]
rden_a => altsyncram_ipb2:altsyncram1.rden_a
wren_a => altsyncram_ipb2:altsyncram1.wren_a


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|Top_tb|Top:DUT|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


