
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001191                       # Number of seconds simulated
sim_ticks                                  1191127000                       # Number of ticks simulated
final_tick                               2262442031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33194391                       # Simulator instruction rate (inst/s)
host_op_rate                                 33194315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              335385770                       # Simulator tick rate (ticks/s)
host_mem_usage                                 740880                       # Number of bytes of host memory used
host_seconds                                     3.55                       # Real time elapsed on the host
sim_insts                                   117889823                       # Number of instructions simulated
sim_ops                                     117889823                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       181760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       246656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        73728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       139072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       240128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       694336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1582464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       181760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        73728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       240128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       665216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          665216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    152594979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207077835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     61897682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    116756651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3599952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2095494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    201597311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    582923567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1328543472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    152594979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     61897682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3599952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    201597311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        419689924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       558476132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            558476132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       558476132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    152594979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207077835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     61897682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    116756651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3599952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2095494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    201597311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    582923567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1887019604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24726                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1578496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  663872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1582464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               665216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           60                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              959                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1191039500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24726                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.773935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.703815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.233434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4408     47.79%     47.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2227     24.15%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          742      8.05%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          393      4.26%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          251      2.72%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      1.92%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          157      1.70%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          106      1.15%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          762      8.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.498438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.659433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.798851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             40      6.25%      6.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           202     31.56%     37.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            86     13.44%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            74     11.56%     62.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            75     11.72%     74.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            39      6.09%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            27      4.22%     84.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            34      5.31%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            16      2.50%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      2.03%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.47%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.94%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      1.09%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.78%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.78%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.16%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.16%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.207812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.672929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              580     90.62%     90.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.62%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41      6.41%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           640                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    499575250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               962025250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20255.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39005.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1325.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       557.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1328.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    558.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33913.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27238680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14862375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83600400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22006080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            784270125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22305750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031584530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.440001                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     32648750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1112364750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42026040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22930875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               107866200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44783280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            788203980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18855000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1101966495                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            930.895778                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     26389500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1117874250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               495071000     88.40%     88.40% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 935500      0.17%     88.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1628500      0.29%     88.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62372000     11.14%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           560007000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241556500     73.66%     73.66% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            86399500     26.34%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4864                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.059110                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55669                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.445107                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.765444                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.293666                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048370                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.936120                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984490                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           291259                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          291259                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        33212                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          33212                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13603                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13603                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          538                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          595                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          595                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46815                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46815                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46815                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46815                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8963                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8963                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14492                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23455                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23455                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23455                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    526328638                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    526328638                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1101396233                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1101396233                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     11036247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11036247                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       245005                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       245005                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1627724871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1627724871                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1627724871                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1627724871                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        42175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        42175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        70270                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        70270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        70270                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        70270                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.212519                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.212519                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.515821                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.515821                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.225899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225899                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.041868                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041868                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.333784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.333784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.333784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.333784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 58722.373982                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58722.373982                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76000.292092                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76000.292092                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 70294.566879                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70294.566879                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9423.269231                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9423.269231                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69397.777489                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69397.777489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69397.777489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69397.777489                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        94010                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1996                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.099198                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    42.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2797                       # number of writebacks
system.cpu0.dcache.writebacks::total             2797                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6162                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6162                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12408                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12408                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18570                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18570                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18570                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2801                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2084                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2084                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4885                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    195057534                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    195057534                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    175904282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    175904282                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7509253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7509253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       208995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       208995                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    370961816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    370961816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    370961816                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    370961816                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.143885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.143885                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.041868                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041868                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069518                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069518                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069518                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069518                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69638.534095                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69638.534095                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 84407.045106                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84407.045106                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 75092.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75092.530000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8038.269231                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8038.269231                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75938.959263                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75938.959263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75938.959263                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75938.959263                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3526                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.675449                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261034                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3526                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.031197                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    19.908826                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.766623                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.038884                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960482                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999366                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86662                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86662                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37230                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37230                       # number of overall hits
system.cpu0.icache.overall_hits::total          37230                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4335                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4335                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4335                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4335                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4335                       # number of overall misses
system.cpu0.icache.overall_misses::total         4335                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    309743328                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    309743328                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    309743328                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    309743328                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    309743328                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    309743328                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41565                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41565                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41565                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41565                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41565                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.104294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.104294                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.104294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.104294                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.104294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.104294                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 71451.748097                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71451.748097                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 71451.748097                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71451.748097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 71451.748097                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71451.748097                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1216                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.272727                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          803                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          803                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          803                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          803                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          803                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3532                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3532                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3532                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3532                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3532                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3532                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    254274385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    254274385                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    254274385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    254274385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    254274385                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    254274385                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084975                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.084975                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.084975                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.084975                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.084975                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.084975                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71991.615232                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71991.615232                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 71991.615232                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71991.615232                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 71991.615232                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71991.615232                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       819                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               726211500     94.70%     94.70% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 917000      0.12%     94.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2476000      0.32%     95.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               37224000      4.85%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           766828500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.95%     19.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.63%     20.92% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.63%     72.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.98%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     22.88%     96.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.94%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   306                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         165108000     11.67%     11.67% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            50119500      3.54%     15.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1199054500     84.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2865                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.308076                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              37223                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2865                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.992321                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.466100                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   361.841977                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.192317                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.706723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899039                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           213261                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          213261                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        27173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          27173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9485                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9485                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          556                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          556                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          471                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        36658                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36658                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        36658                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36658                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7210                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7210                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7507                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7507                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          131                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14717                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14717                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14717                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14717                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    365695674                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    365695674                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    592376603                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    592376603                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     10451480                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10451480                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       201503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       201503                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    958072277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    958072277                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    958072277                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    958072277                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        34383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        34383                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        51375                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        51375                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        51375                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        51375                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.209697                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209697                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.441796                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441796                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.190684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190684                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.058000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.286462                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286462                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.286462                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286462                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50720.620527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50720.620527                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78909.897829                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78909.897829                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 79782.290076                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 79782.290076                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6948.379310                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6948.379310                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65099.699463                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65099.699463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65099.699463                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65099.699463                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        64446                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1107                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.685606                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          123                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1217                       # number of writebacks
system.cpu1.dcache.writebacks::total             1217                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5231                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5231                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         6473                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6473                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           92                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11704                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11704                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11704                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11704                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1979                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1979                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1034                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1034                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3013                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3013                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3013                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3013                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122494539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122494539                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     94212704                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     94212704                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2335252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2335252                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       159497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       159497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    216707243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    216707243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    216707243                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    216707243                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.057558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.056769                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.056769                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.056000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.056000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.058647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.058647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.058647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.058647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 61897.189995                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61897.189995                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 91114.800774                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91114.800774                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 59878.256410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59878.256410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5696.321429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5696.321429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71924.076668                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71924.076668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71924.076668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71924.076668                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2300                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.478236                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38813                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2300                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            16.875217                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   156.472991                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   355.005245                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.305611                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.693370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            71455                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           71455                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31899                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31899                       # number of overall hits
system.cpu1.icache.overall_hits::total          31899                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2678                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2678                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2678                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2678                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2678                       # number of overall misses
system.cpu1.icache.overall_misses::total         2678                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    145075598                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    145075598                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    145075598                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    145075598                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    145075598                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    145075598                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        34577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34577                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        34577                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34577                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        34577                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34577                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.077450                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.077450                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.077450                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.077450                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.077450                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.077450                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54173.113518                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54173.113518                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54173.113518                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54173.113518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54173.113518                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54173.113518                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          599                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.235294                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          377                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          377                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          377                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          377                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2301                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2301                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2301                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2301                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2301                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2301                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    122453621                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    122453621                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    122453621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    122453621                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    122453621                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    122453621                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066547                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066547                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066547                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066547                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066547                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53217.566710                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53217.566710                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53217.566710                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53217.566710                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53217.566710                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53217.566710                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               758363500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 498000      0.07%     99.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 771000      0.10%     99.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6057000      0.79%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           765689500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          341.930548                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.747359                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.183189                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.597163                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.070670                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.667833                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5113                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5113                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          909                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            909                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1141                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1141                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1141                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1141                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data           84                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            6                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data           92                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            92                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data           92                       # number of overall misses
system.cpu2.dcache.overall_misses::total           92                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6044475                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6044475                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       476504                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       476504                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       458749                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       458749                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        94501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        94501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6520979                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6520979                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6520979                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6520979                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data          993                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          993                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1233                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1233                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1233                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1233                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.084592                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084592                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.074615                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.074615                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.074615                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.074615                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 71958.035714                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71958.035714                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data        59563                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        59563                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 65535.571429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 65535.571429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 15750.166667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15750.166667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 70880.206522                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70880.206522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 70880.206522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70880.206522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          273                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   136.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           23                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           24                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           24                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           61                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           68                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           68                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      4615520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      4615520                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       364246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       364246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       442751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       442751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        85499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        85499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      4979766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      4979766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      4979766                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      4979766                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.061430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.061430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.055150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.055150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055150                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75664.262295                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 75664.262295                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 52035.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52035.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 73791.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73791.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 14249.833333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 14249.833333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 73231.852941                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73231.852941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 73231.852941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73231.852941                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              164                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11706                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              164                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.378049                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   422.606903                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    89.393097                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.825404                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.174596                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2236                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2236                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          828                       # number of overall hits
system.cpu2.icache.overall_hits::total            828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          208                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          208                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          208                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           208                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          208                       # number of overall misses
system.cpu2.icache.overall_misses::total          208                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     12547895                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12547895                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     12547895                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12547895                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     12547895                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12547895                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1036                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1036                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1036                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1036                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.200772                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.200772                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.200772                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.200772                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.200772                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.200772                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60326.418269                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60326.418269                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60326.418269                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60326.418269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60326.418269                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60326.418269                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           44                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           44                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           44                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          164                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          164                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          164                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10191826                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10191826                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10191826                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10191826                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10191826                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10191826                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.158301                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.158301                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.158301                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.158301                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.158301                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.158301                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 62145.280488                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62145.280488                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 62145.280488                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62145.280488                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 62145.280488                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62145.280488                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1351624500     96.86%     96.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 639000      0.05%     96.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 474500      0.03%     96.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               42680500      3.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1395418500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1214196000     85.48%     85.48% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           206194000     14.52%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12246                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.522217                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129271                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12246                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.556182                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.065271                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   305.456946                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.359502                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.596596                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956098                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           772773                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          772773                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        83910                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          83910                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35590                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35590                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1236                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119500                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119500                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119500                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119500                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16397                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16397                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51478                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51478                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67875                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67875                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    994398716                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    994398716                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3975266230                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3975266230                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13755999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13755999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       215504                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       215504                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4969664946                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4969664946                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4969664946                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4969664946                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187375                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187375                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187375                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187375                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.163468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.163468                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591239                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591239                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142262                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.362241                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.362241                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.362241                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.362241                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 60645.161676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 60645.161676                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77222.623839                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77222.623839                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 67102.434146                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 67102.434146                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8620.160000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8620.160000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73217.899757                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73217.899757                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73217.899757                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73217.899757                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       295568                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5125                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.671805                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7606                       # number of writebacks
system.cpu3.dcache.writebacks::total             7606                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10883                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10883                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44705                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44705                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55588                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55588                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55588                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5514                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5514                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6773                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6773                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12287                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12287                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12287                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12287                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    389046264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    389046264                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    614325860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    614325860                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6835501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6835501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       179496                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       179496                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003372124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003372124                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003372124                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003372124                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054971                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072172                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065574                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065574                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065574                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065574                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70556.087051                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70556.087051                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90702.179241                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90702.179241                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 65725.971154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65725.971154                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7179.840000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7179.840000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81661.278099                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81661.278099                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81661.278099                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81661.278099                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5886                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.864129                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108041                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5886                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.355590                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   212.466005                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   299.398124                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.414973                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.584762                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999735                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           204049                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          204049                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91963                       # number of overall hits
system.cpu3.icache.overall_hits::total          91963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7117                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7117                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7117                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7117                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7117                       # number of overall misses
system.cpu3.icache.overall_misses::total         7117                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    426743603                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    426743603                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    426743603                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    426743603                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    426743603                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    426743603                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        99080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        99080                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        99080                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        99080                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        99080                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        99080                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071831                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071831                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071831                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071831                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071831                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071831                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59961.163833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59961.163833                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59961.163833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59961.163833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59961.163833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59961.163833                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1047                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    31.727273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1228                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1228                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1228                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1228                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1228                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1228                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5889                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5889                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5889                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5889                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5889                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    345072362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    345072362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    345072362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    345072362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    345072362                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    345072362                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059437                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059437                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059437                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059437                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059437                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059437                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58596.087961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58596.087961                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58596.087961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58596.087961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58596.087961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58596.087961                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25787                       # number of replacements
system.l2.tags.tagsinuse                  2482.063973                       # Cycle average of tags in use
system.l2.tags.total_refs                        7943                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.308023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      955.076612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        51.302359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       150.277282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.448456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        26.100079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        19.422607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.758405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.113645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   230.755654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   143.644550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    97.911227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   100.434950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.809697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     4.316545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   323.907486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   353.784419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.021593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.151493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.132507                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    728327                       # Number of tag accesses
system.l2.tags.data_accesses                   728327                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          611                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          529                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1079                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          606                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           50                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           13                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2071                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1137                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6096                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11625                       # number of Writeback hits
system.l2.Writeback_hits::total                 11625                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          180                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   462                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          611                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          709                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1079                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           50                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           13                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2071                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1379                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6558                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          611                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          709                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1079                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          646                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           50                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           13                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2071                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1379                       # number of overall hits
system.l2.overall_hits::total                    6558                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2917                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2065                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1221                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           50                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3815                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4380                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15801                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9246                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2917                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1221                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           52                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3815                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10859                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25047                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2917                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3876                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1221                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2193                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          114                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           52                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3815                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10859                       # number of overall misses
system.l2.overall_misses::total                 25047                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    244241500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    193000000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    108731250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    115796250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      9482250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4822250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    317355500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    377194000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1370623000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        94997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       155496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       374990                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       156995                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    170884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     92095250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       199750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    604132498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     867311998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    244241500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    363884500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    108731250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    207891500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9482250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    317355500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    981326498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2237934998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    244241500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    363884500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    108731250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    207891500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9482250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5022000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    317355500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    981326498                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2237934998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          164                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           63                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21897                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11626                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11626                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6721                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9708                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4585                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2839                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          164                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12238                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31605                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4585                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2839                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          164                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12238                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31605                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.826814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.796068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.530870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.671545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.695122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.793651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.648148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.793910                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.721606                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000086                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000086                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.814815                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.909593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.959759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.963993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952410                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.826814                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.845365                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.530870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.772455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.695122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.648148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.887318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792501                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.826814                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.845365                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.530870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.772455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.695122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.648148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.887318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792501                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83730.373672                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 93462.469734                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89050.982801                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93459.443099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83177.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data        96445                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83186.238532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86117.351598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86742.801089                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6552.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  9499.700000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 15549.600000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8522.500000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6299.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        10333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15749.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data 15749.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11213.928571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94359.193816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 96535.901468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        99875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93244.713382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93804.023145                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83730.373672                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93881.449948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89050.982801                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 94797.765618                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83177.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 96576.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83186.238532                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90369.877337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89349.423005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83730.373672                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93881.449948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89050.982801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 94797.765618                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83177.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 96576.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83186.238532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90369.877337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89349.423005                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10393                       # number of writebacks
system.l2.writebacks::total                     10393                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           77                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                318                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 318                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                318                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2044                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           67                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4372                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15483                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9246                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24729                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    202371250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    165595500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     88599500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     98699500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      5101250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3213750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    265329500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    321764750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1150675000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       341517                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       186508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        89504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       179508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       797037                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        89005                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        39001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       253013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    148469000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     80264750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       174750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    524147002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    753055502                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    202371250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    314064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     88599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    178964250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      5101250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    265329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    845911752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1903730502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    202371250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    314064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     88599500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    178964250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      5101250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    265329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    845911752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1903730502                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2954500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2954500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.804989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.787972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.500870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.660705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.408537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.587302                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.637445                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.792460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.707083                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000086                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000086                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.909593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.959759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.963993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952410                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.804989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.840785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.500870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.765410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.408537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.637445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.886664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.782439                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.804989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.840785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.500870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.765410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.408537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.600000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.637445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.886664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.782439                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71257.482394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81015.410959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76909.288194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80967.596390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76138.059701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86858.108108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70716.817697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73596.694876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74318.607505                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17974.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18650.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17900.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17950.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18114.477273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19500.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18072.357143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81981.778023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 84134.958071                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        87375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80899.367495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81446.625784                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71257.482394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81469.390402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76909.288194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82358.145421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76138.059701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 86884.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70716.817697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 77957.031794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76983.723644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71257.482394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81469.390402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76909.288194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82358.145421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76138.059701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 86884.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70716.817697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 77957.031794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76983.723644                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211035.714286                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211035.714286                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15483                       # Transaction distribution
system.membus.trans_dist::ReadResp              15482                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10394                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              151                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              60                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9247                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9244                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2247680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2247792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2247792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              175                       # Total snoops (count)
system.membus.snoop_fanout::samples             35370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35370                       # Request fanout histogram
system.membus.reqLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            83387500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          131356948                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          64386                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51934                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3976                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        51172                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17859                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.899945                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4143                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          197                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54662                       # DTB read hits
system.switch_cpus0.dtb.read_misses               457                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11472                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31495                       # DTB write hits
system.switch_cpus0.dtb.write_misses               54                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5525                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               86157                       # DTB hits
system.switch_cpus0.dtb.data_misses               511                       # DTB misses
system.switch_cpus0.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16997                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13117                       # ITB hits
system.switch_cpus0.itb.fetch_misses              191                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13308                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  703458                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                314549                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              64386                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        22002                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               287548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10092                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4605                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41565                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       424336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.741273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.093154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          366359     86.34%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4794      1.13%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6617      1.56%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3947      0.93%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9854      2.32%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2823      0.67%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3398      0.80%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1591      0.37%     94.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24953      5.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       424336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091528                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447147                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           95066                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       277941                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40807                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6115                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4406                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3744                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          653                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        265819                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2095                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4406                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           99033                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          78438                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       128416                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42636                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        71406                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        251722                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          841                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4193                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9052                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         54681                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       171141                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       315730                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       315498                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          210                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113335                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5793                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          966                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40957                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        51297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4620                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            227745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           218125                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          437                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4817                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       424336                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.514038                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.248765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       336964     79.41%     79.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33721      7.95%     87.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17553      4.14%     91.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13337      3.14%     94.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12073      2.85%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5681      1.34%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3111      0.73%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1244      0.29%     99.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          652      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       424336                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            439      5.60%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4996     63.78%     69.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2398     30.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124721     57.18%     57.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          185      0.08%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           46      0.02%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57520     26.37%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32332     14.82%     98.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.52%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        218125                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.310075                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7833                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035911                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       868162                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       303770                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       200204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          694                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          438                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          307                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        225585                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            373                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16460                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5754                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10938                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4406                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20989                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        46898                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       239319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1376                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        51297                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34492                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5570                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        46650                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       213942                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        55276                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4183                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4448                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86893                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29228                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31617                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.304129                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                201954                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               200511                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95610                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           123492                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.285036                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774220                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69763                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3933                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       411910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.409657                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364333                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       353273     85.76%     85.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26833      6.51%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10058      2.44%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4606      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4211      1.02%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2103      0.51%     97.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2201      0.53%     97.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1590      0.39%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7035      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       411910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168742                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168742                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63575                       # Number of memory references committed
system.switch_cpus0.commit.loads                34837                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23166                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162733                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97524     57.79%     59.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35813     21.22%     80.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29020     17.20%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168742                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7035                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              640661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             489522                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 279122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              415872                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165873                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.240943                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.240943                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235797                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235797                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          277119                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         140549                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              164                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12628                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          55163                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        46277                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2531                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        38112                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          17456                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    45.801847                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3135                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          166                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               49353                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1055                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3529                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              19049                       # DTB write hits
system.switch_cpus1.dtb.write_misses              180                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1219                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               68402                       # DTB hits
system.switch_cpus1.dtb.data_misses              1235                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4748                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               7909                       # ITB hits
system.switch_cpus1.itb.fetch_misses              362                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8271                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  460191                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                272295                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              55163                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        20591                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236663                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8098                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7170                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            34578                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       338397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.804661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.150386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          287947     85.09%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2367      0.70%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            8093      2.39%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2866      0.85%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8636      2.55%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1815      0.54%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5316      1.57%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1227      0.36%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           20130      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       338397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.119870                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.591700                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67719                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       226351                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            35588                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5021                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2347                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        221517                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1126                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           71232                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          54085                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       132527                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            37066                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        39769                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        206523                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           518                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1429                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         27935                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       141559                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       246869                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       246625                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       103768                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           37791                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10132                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          849                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39593                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        41116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        20960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         6142                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2447                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            185526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           187625                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          577                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        46858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        23629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       338397                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.554452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       264140     78.06%     78.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24753      7.31%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        15310      4.52%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14509      4.29%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13880      4.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         3005      0.89%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1816      0.54%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          588      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          396      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       338397                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            127      1.54%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5983     72.49%     74.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2143     25.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       107908     57.51%     57.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          118      0.06%     57.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        53356     28.44%     86.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        19697     10.50%     96.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6511      3.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        187625                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.407711                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8253                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043987                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       721796                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       239078                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       166410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          681                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          342                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          297                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        195509                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            363                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          773                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        12300                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3392                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15209                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11045                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        39510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       196644                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        41116                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        20960                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5470                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        39349                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2596                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3359                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       184455                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        50992                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3170                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4321                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               70432                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           25437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             19440                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.400823                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                168856                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               166707                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            75246                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            93408                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.362256                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.805563                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        46781                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2053                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         3018                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       329630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.449877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.428704                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       275878     83.69%     83.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25586      7.76%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11794      3.58%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2900      0.88%     95.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2169      0.66%     96.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1679      0.51%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1367      0.41%     97.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          910      0.28%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7347      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       329630                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       148293                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        148293                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 46384                       # Number of memory references committed
system.switch_cpus1.commit.loads                28816                       # Number of loads committed
system.switch_cpus1.commit.membars               1088                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             21253                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           142451                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1429                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2835      1.91%      1.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        91326     61.58%     63.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          107      0.07%     63.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.59% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        29904     20.17%     83.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        17582     11.86%     95.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6511      4.39%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       148293                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7347                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              510685                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             399035                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              660726                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             145464                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               145464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.163607                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.163607                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.316095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.316095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          229112                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         120175                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15360                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4457                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1725                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1254                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          195                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1385                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            135                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct     9.747292                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            170                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1049                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                358                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1407                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                146                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            148                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   18786                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  7840                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1725                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          305                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            448                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1036                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         8796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.891314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.342482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7512     85.40%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              60      0.68%     86.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             103      1.17%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              71      0.81%     88.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             162      1.84%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              71      0.81%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              76      0.86%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              26      0.30%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             715      8.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         8796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.091824                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.417332                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3229                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4367                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles              904                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          105                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           190                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved           91                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           34                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6027                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           82                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           190                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3310                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            405                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3643                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles              933                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          314                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5516                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           175                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4113                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6358                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6356                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1460                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2653                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          166                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              636                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          209                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           43                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          256                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             3938                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           28                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         2987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         8796                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.447704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.125595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7061     80.28%     80.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          772      8.78%     89.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          346      3.93%     92.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          259      2.94%     95.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          201      2.29%     98.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           86      0.98%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           42      0.48%     99.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           21      0.24%     99.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            8      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         8796                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              2      1.63%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            91     73.98%     75.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           30     24.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2293     58.23%     58.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.18%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1166     29.61%     88.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          378      9.60%     97.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          3938                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.209624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                123                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031234                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        16823                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8003                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3513                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4061                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           34                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          913                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          203                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           190                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            386                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5055                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           54                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1364                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          457                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          212                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          202                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3729                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1056                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          209                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1417                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             484                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               361                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.198499                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3576                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3513                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1627                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2101                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.187001                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774393                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3020                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           60                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          182                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.247140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.945841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7326     89.15%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          465      5.66%     94.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          170      2.07%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           94      1.14%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           47      0.57%     98.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           37      0.45%     99.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           22      0.27%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2031                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2031                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   705                       # Number of memory references committed
system.switch_cpus2.commit.loads                  451                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               280                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             1931                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.64%      0.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1189     58.54%     59.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.25%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          476     23.44%     82.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          254     12.51%     95.37% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.63%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2031                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13201                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              10680                       # The number of ROB writes
system.switch_cpus2.timesIdled                    101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   9990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1099931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2018                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.309217                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.309217                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.107420                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.107420                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4467                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2732                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads          10106                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            74                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         134955                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110437                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7351                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        90862                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          53281                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.639475                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8411                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          241                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123060                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1744                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46915                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94009                       # DTB write hits
system.switch_cpus3.dtb.write_misses              979                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18845                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217069                       # DTB hits
system.switch_cpus3.dtb.data_misses              2723                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65760                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38564                       # ITB hits
system.switch_cpus3.itb.fetch_misses              522                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39086                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1475293                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       248226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                774825                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             134955                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61692                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               819962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19218                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        22530                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            99082                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1100729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.703920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.009599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          953452     86.62%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10092      0.92%     87.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17684      1.61%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11966      1.09%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30116      2.74%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6740      0.61%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10147      0.92%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5835      0.53%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54697      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1100729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091477                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.525201                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          180021                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       798421                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88323                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25144                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8819                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7542                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          806                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        672176                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2498                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8819                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          192204                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         389256                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       253426                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100447                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       156576                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        641263                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          610                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20828                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          8482                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        108556                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       425951                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       847261                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       844328                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2604                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293909                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132034                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15542                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           157722                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13769                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            590374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           554133                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1094                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       159513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        97350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1100729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.503424                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.232227                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       876766     79.65%     79.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        88014      8.00%     87.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        43667      3.97%     91.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36781      3.34%     94.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27129      2.46%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16044      1.46%     98.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8097      0.74%     99.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2724      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1507      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1100729                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            796      4.05%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10499     53.41%     57.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8363     42.54%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       316397     57.10%     57.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          541      0.10%     57.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1198      0.22%     57.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130212     23.50%     81.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96040     17.33%     98.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        554133                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.375609                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19658                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035475                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2221758                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       759120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       515952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7988                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4080                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3814                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        569173                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4164                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5059                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36645                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12524                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19823                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8819                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         134961                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       229038                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       614772                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120433                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100988                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9850                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       227520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          555                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8620                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       546253                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125306                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         7879                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11611                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220480                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72966                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95174                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.370267                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                524588                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               519766                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256192                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           351847                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.352314                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       154968                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4506                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7784                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1074622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.421457                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.337156                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       910540     84.73%     84.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74391      6.92%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29047      2.70%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13556      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16574      1.54%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5056      0.47%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5550      0.52%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4386      0.41%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15522      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1074622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452907                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452907                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172252                       # Number of memory references committed
system.switch_cpus3.commit.loads                83788                       # Number of loads committed
system.switch_cpus3.commit.membars               2360                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58779                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435321                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257528     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86148     19.02%     78.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88531     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452907                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15522                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1658692                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1242126                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 374564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              906961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443643                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.325406                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.325406                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.300715                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.300715                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          738433                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         350985                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2536                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17947                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7527                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22487                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22486                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             159                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            241                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9743                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       472408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       147200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       259616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       376704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1270056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2766832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             800                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44114    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33690499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5868864                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8002733                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3683878                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4904970                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            272174                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            119984                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9594138                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20114749                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061807                       # Number of seconds simulated
sim_ticks                                 61807217000                       # Number of ticks simulated
final_tick                               2325421117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1537379                       # Simulator instruction rate (inst/s)
host_op_rate                                  1537379                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              631516654                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754192                       # Number of bytes of host memory used
host_seconds                                    97.87                       # Real time elapsed on the host
sim_insts                                   150464931                       # Number of instructions simulated
sim_ops                                     150464931                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        19136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       197312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       256576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      6273536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     15084032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        72128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21987264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        40512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       197312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      6273536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        72128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6583488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16285696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16285696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        98024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       235688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              343551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        254464                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       655457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       309608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3192378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      4151230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    101501674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    244049688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1166983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       697912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           14497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             355739428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       655457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3192378                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    101501674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1166983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106516493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       263491818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            263491818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       263491818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       655457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       309608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3192378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      4151230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    101501674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    244049688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1166983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       697912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide          14497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619231246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      343551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     385280                       # Number of write requests accepted
system.mem_ctrls.readBursts                    343551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   385280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21887168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  100096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18729600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21987264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24657920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1564                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 92625                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          928                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17904                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       765                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   61807162500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                343551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               385280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  174715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  100823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.789784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.539671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.252593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71740     48.89%     48.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32901     22.42%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9265      6.31%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4039      2.75%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2841      1.94%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1770      1.21%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1759      1.20%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1551      1.06%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20883     14.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.931058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.917893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           7693     51.59%     51.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3334     22.36%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1561     10.47%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           889      5.96%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           488      3.27%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           326      2.19%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          185      1.24%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          129      0.87%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           98      0.66%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          117      0.78%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           42      0.28%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           19      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           16      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            7      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14911                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.625671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.469711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     27.798161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         14596     97.88%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           121      0.81%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            42      0.28%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             9      0.06%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             6      0.04%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.01%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.01%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           19      0.13%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           18      0.12%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           18      0.12%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      0.04%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      0.05%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            3      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            3      0.02%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.01%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            3      0.02%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            3      0.02%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            5      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            6      0.04%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            4      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            3      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            6      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            3      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            3      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            6      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14912                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6995323016                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13407579266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1709935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20454.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39204.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       354.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    355.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    398.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   243025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  244869                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84803.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                575361360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                313937250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1425543600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              991537200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           4191042960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22009406580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          19193550750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            48700379700                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            758.966015                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  31724910750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2063880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   28018420250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                674170560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                367851000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1620559200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1036709280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           4191042960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22042860165                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          19164207000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            49097400165                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.153309                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  31698159686                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2063880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   28045413314                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      67                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1630                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     423     28.20%     28.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.20%     28.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     64      4.27%     32.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     32.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1009     67.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1500                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      423     46.28%     46.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.33%     46.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      64      7.00%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     53.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     423     46.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  914                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             62222502000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2353000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               26705500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1177500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              177574000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         62430312000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.419227                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.609333                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1365     87.39%     87.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                    130      8.32%     95.71% # number of callpals executed
system.cpu0.kern.callpal::rti                      67      4.29%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1562                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               68                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              459                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.942442                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10828                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              459                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.590414                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data            1                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   487.942442                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.001953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.953013                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.954966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           267012                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          267012                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        43405                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          43405                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        20015                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         20015                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          582                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          582                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          388                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          388                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        63420                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           63420                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        63420                       # number of overall hits
system.cpu0.dcache.overall_hits::total          63420                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1304                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1304                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          686                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           61                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          135                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1990                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1990                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1990                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     62834423                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     62834423                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     28410733                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     28410733                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3117239                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3117239                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3786595                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3786595                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     91245156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     91245156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     91245156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     91245156                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        44709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        44709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        20701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        20701                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          523                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        65410                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        65410                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        65410                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        65410                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029166                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.033138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033138                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.094868                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094868                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.258126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.258126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.030423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.030423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030423                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48185.907209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48185.907209                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41415.062682                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41415.062682                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 51102.278689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51102.278689                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 28048.851852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28048.851852                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45851.837186                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45851.837186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45851.837186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45851.837186                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1045                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          188                       # number of writebacks
system.cpu0.dcache.writebacks::total              188                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          699                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          699                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          301                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          301                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           11                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1000                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1000                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1000                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          605                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          385                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          990                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          990                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          151                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          151                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          387                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          387                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     28848781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     28848781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     14332044                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     14332044                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2668507                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2668507                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      3586905                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3586905                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     43180825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     43180825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     43180825                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     43180825                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     53128501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     53128501                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     33572500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     33572500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     86701001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     86701001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.013532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.077760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.077760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.256214                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.256214                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.015135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.015135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015135                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47683.935537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47683.935537                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 37226.088312                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37226.088312                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 53370.140000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53370.140000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 26767.947761                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26767.947761                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43616.994949                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43616.994949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43616.994949                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43616.994949                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225120.766949                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225120.766949                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 222334.437086                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222334.437086                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224033.594315                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224033.594315                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1910                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.983001                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              12051                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1910                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.309424                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.983001                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            92563                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           92563                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        43161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          43161                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        43161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           43161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        43161                       # number of overall hits
system.cpu0.icache.overall_hits::total          43161                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2165                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2165                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2165                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2165                       # number of overall misses
system.cpu0.icache.overall_misses::total         2165                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    100754682                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    100754682                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    100754682                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    100754682                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    100754682                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    100754682                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        45326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        45326                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        45326                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        45326                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        45326                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        45326                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.047765                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.047765                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.047765                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.047765                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.047765                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.047765                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46537.959353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46537.959353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46537.959353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46537.959353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46537.959353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46537.959353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          254                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          254                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          254                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          254                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          254                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1911                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1911                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1911                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1911                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1911                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1911                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     87056031                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     87056031                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     87056031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     87056031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     87056031                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     87056031                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.042161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.042161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.042161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.042161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.042161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.042161                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45555.222920                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45555.222920                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45555.222920                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45555.222920                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45555.222920                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45555.222920                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1872                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     455     31.64%     31.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     64      4.45%     36.09% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.07%     36.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    918     63.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1438                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      455     46.71%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      64      6.57%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     53.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     454     46.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  974                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             61428937000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               25630500      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 988500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              129362500      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         61584918500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.494553                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.677330                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.92%      0.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.13%      1.11% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1288     84.24%     85.35% # number of callpals executed
system.cpu1.kern.callpal::rdps                    128      8.37%     93.72% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     93.79% # number of callpals executed
system.cpu1.kern.callpal::rti                      85      5.56%     99.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.59%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1529                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 65                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.015385                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.350000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         250847000     65.37%     65.37% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           132866000     34.63%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5096                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.568941                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              98297                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5096                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.289050                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   495.568941                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.967908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           618238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          618238                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        84361                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          84361                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        43350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         43350                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          760                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          757                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          757                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       127711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          127711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       127711                       # number of overall hits
system.cpu1.dcache.overall_hits::total         127711                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9857                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9857                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13837                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13837                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          194                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           90                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23694                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23694                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23694                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23694                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    606726383                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    606726383                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    998214563                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    998214563                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     13613995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13613995                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      2019037                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2019037                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1604940946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1604940946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1604940946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1604940946                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        94218                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        94218                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        57187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        57187                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          847                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       151405                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       151405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       151405                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       151405                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.104619                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.104619                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.241961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.241961                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.203354                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.203354                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.106257                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106257                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.156494                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156494                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.156494                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156494                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 61552.843969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61552.843969                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72140.967189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72140.967189                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 70175.231959                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 70175.231959                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 22433.744444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 22433.744444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67736.175656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67736.175656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67736.175656                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67736.175656                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        90070                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2368                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.605708                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.703704                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2846                       # number of writebacks
system.cpu1.dcache.writebacks::total             2846                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6540                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11692                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18232                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18232                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3317                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3317                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2145                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          132                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          132                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           89                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           89                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5462                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5462                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           66                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           66                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           66                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           66                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    220541819                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    220541819                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    166321991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    166321991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      9109003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      9109003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1886963                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1886963                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    386863810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    386863810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    386863810                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    386863810                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     14901000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     14901000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     14901000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     14901000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.035206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.037509                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037509                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.138365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.138365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.105077                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.105077                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.036075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.036075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 66488.338559                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66488.338559                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77539.389744                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77539.389744                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 69007.598485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69007.598485                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 21201.831461                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21201.831461                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 70828.233248                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70828.233248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 70828.233248                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70828.233248                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225772.727273                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225772.727273                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225772.727273                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225772.727273                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4750                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999300                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              95608                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4750                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            20.128000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999300                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           171837                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          171837                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        77918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          77918                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        77918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           77918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        77918                       # number of overall hits
system.cpu1.icache.overall_hits::total          77918                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5623                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5623                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5623                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5623                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5623                       # number of overall misses
system.cpu1.icache.overall_misses::total         5623                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    366747290                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    366747290                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    366747290                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    366747290                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    366747290                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    366747290                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        83541                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        83541                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        83541                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        83541                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        83541                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        83541                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.067308                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.067308                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.067308                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.067308                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.067308                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.067308                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65222.708519                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65222.708519                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65222.708519                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65222.708519                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65222.708519                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65222.708519                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          765                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          869                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          869                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          869                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          869                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          869                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          869                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4754                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4754                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4754                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    308591394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    308591394                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    308591394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    308591394                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    308591394                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    308591394                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.056906                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056906                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.056906                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056906                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.056906                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056906                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64911.946571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64911.946571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64911.946571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64911.946571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64911.946571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64911.946571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     431                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     62409                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6668     39.69%     39.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.71%     40.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     64      0.38%     40.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     40.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9949     59.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16801                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6297     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.93%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      64      0.50%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6296     49.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12777                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             57533502000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              131278000      0.21%     92.36% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               38720000      0.06%     92.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 390000      0.00%     92.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4728596500      7.57%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         62432486500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.944361                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.632827                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.760490                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       397     88.03%     88.03% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.67%     88.69% # number of syscalls executed
system.cpu2.kern.syscall::6                         6      1.33%     90.02% # number of syscalls executed
system.cpu2.kern.syscall::17                       17      3.77%     93.79% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      1.33%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.22%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.22%     95.57% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.22%     95.79% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      2.22%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      1.11%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.44%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   451                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  317      0.57%      0.58% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.02%      0.59% # number of callpals executed
system.cpu2.kern.callpal::swpipl                15046     27.10%     27.70% # number of callpals executed
system.cpu2.kern.callpal::rdps                    722      1.30%     29.00% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     29.00% # number of callpals executed
system.cpu2.kern.callpal::rti                    1571      2.83%     31.83% # number of callpals executed
system.cpu2.kern.callpal::callsys                 475      0.86%     32.68% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     32.69% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37367     67.31%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 55516                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1887                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1038                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1037                      
system.cpu2.kern.mode_good::user                 1038                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.549550                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.709402                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       48762572000     75.67%     75.67% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         15681878000     24.33%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     317                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           306773                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.246895                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7701337                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           306773                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.104351                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.139295                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.107600                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004178                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.994351                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998529                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         37624448                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        37624448                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4339537                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4339537                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3190006                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3190006                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       105020                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       105020                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       106964                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       106964                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      7529543                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7529543                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      7529543                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7529543                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       731666                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       731666                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       851224                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       851224                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4781                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4781                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           87                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           87                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1582890                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1582890                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1582890                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1582890                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  53459861613                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  53459861613                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  58734711454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  58734711454                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    246948496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    246948496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       967515                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       967515                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 112194573067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 112194573067                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 112194573067                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 112194573067                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      5071203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5071203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4041230                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4041230                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       109801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       109801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       107051                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       107051                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      9112433                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9112433                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      9112433                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9112433                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.144279                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.144279                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.210635                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.210635                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.043542                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.043542                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000813                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000813                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.173707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.173707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.173707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.173707                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73065.936661                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73065.936661                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 69000.300102                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69000.300102                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 51652.059402                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 51652.059402                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 11120.862069                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11120.862069                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 70879.576640                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70879.576640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 70879.576640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70879.576640                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6016706                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           124992                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    48.136729                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           94                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       162866                       # number of writebacks
system.cpu2.dcache.writebacks::total           162866                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       553827                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       553827                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       724566                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       724566                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1694                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1694                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1278393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1278393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1278393                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1278393                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       177839                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       177839                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       126658                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       126658                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3087                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3087                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           87                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           87                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       304497                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       304497                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       304497                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       304497                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1224                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1224                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2120                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2120                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3344                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3344                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  12951100335                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12951100335                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   9413229312                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9413229312                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    134605940                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    134605940                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       836985                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       836985                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  22364329647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  22364329647                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  22364329647                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  22364329647                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    200539500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    200539500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    350649500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    350649500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    551189000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    551189000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.035068                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.035068                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.031341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.028114                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028114                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000813                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000813                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.033416                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033416                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.033416                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033416                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 72824.860323                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72824.860323                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74320.053309                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74320.053309                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 43604.126984                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43604.126984                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  9620.517241                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9620.517241                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 73446.797988                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73446.797988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 73446.797988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73446.797988                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163839.460784                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163839.460784                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165400.707547                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165400.707547                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 164829.246411                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 164829.246411                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           249261                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.632952                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5461510                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           249261                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.910808                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.846318                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.786634                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003606                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.995677                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999283                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11661449                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11661449                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      5440325                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5440325                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      5440325                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5440325                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      5440325                       # number of overall hits
system.cpu2.icache.overall_hits::total        5440325                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       265702                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       265702                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       265702                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        265702                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       265702                       # number of overall misses
system.cpu2.icache.overall_misses::total       265702                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  11557652633                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  11557652633                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  11557652633                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  11557652633                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  11557652633                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  11557652633                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      5706027                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5706027                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      5706027                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5706027                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      5706027                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5706027                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.046565                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.046565                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.046565                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.046565                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.046565                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.046565                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43498.553391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43498.553391                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43498.553391                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43498.553391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43498.553391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43498.553391                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        10025                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              148                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.736486                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        16307                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        16307                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        16307                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        16307                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        16307                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        16307                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       249395                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       249395                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       249395                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       249395                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       249395                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       249395                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  10362589824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  10362589824                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  10362589824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  10362589824                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  10362589824                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  10362589824                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.043707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.043707                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.043707                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.043707                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.043707                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.043707                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41550.912504                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41550.912504                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 41550.912504                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41550.912504                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 41550.912504                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41550.912504                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      69                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1320                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     330     27.87%     27.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     64      5.41%     33.28% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.25%     33.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    787     66.47%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1184                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      330     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      64      8.82%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.41%     54.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     329     45.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  726                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             62071162000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               25027000      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2318000      0.00%     99.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              109420500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         62207927500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.418043                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.613176                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1052     84.03%     84.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                    131     10.46%     94.73% # number of callpals executed
system.cpu3.kern.callpal::rti                      66      5.27%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1252                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               69                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              778                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          442.714761                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5531                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              778                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.109254                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   442.714761                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.864677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           198845                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          198845                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        30959                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          30959                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        14467                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         14467                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          282                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          192                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        45426                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           45426                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        45426                       # number of overall hits
system.cpu3.dcache.overall_hits::total          45426                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1728                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1728                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1638                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1638                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           84                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3366                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3366                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3366                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3366                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     81395181                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     81395181                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     99937284                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     99937284                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1916500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1916500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1822539                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1822539                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    181332465                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    181332465                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    181332465                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    181332465                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        32687                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        32687                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        16105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        16105                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        48792                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        48792                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        48792                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        48792                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.052865                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.052865                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.101708                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.101708                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.163205                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.163205                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.304348                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.304348                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.068987                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.068987                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.068987                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.068987                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 47103.692708                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47103.692708                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61011.772894                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61011.772894                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 34845.454545                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34845.454545                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 21696.892857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21696.892857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 53871.795900                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53871.795900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53871.795900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53871.795900                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5653                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          727                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.811111                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    45.437500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          404                       # number of writebacks
system.cpu3.dcache.writebacks::total              404                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          788                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          788                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1241                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1241                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            9                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2029                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2029                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          940                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          397                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          397                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           46                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           83                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1337                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1337                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1337                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1337                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           79                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           79                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           83                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           83                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     51326041                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     51326041                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     20608192                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20608192                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1534500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      1699461                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1699461                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     71934233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     71934233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     71934233                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     71934233                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     17012000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     17012000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     17630500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     17630500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.028758                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.028758                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.024651                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024651                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.136499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.136499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.300725                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.300725                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.027402                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027402                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.027402                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027402                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54602.171277                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54602.171277                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 51909.803526                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51909.803526                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 33358.695652                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33358.695652                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 20475.433735                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 20475.433735                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 53802.717277                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 53802.717277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 53802.717277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53802.717277                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 215341.772152                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 215341.772152                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212415.662651                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 212415.662651                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2357                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              14055                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2357                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.963089                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            57195                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           57195                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        24701                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          24701                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        24701                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           24701                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        24701                       # number of overall hits
system.cpu3.icache.overall_hits::total          24701                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2718                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2718                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2718                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2718                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2718                       # number of overall misses
system.cpu3.icache.overall_misses::total         2718                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    157959591                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    157959591                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    157959591                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    157959591                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    157959591                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    157959591                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        27419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        27419                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        27419                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        27419                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        27419                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        27419                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.099128                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.099128                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.099128                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.099128                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.099128                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.099128                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58116.111479                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58116.111479                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58116.111479                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58116.111479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58116.111479                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58116.111479                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          361                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          361                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          361                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          361                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          361                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          361                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2357                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2357                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2357                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2357                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2357                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2357                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    133839625                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    133839625                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    133839625                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    133839625                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    133839625                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    133839625                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.085962                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.085962                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.085962                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.085962                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.085962                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.085962                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 56783.888417                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56783.888417                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 56783.888417                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56783.888417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 56783.888417                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56783.888417                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1762                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1762                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133232                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2415                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          621                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7759                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269987                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8383780                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1130000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              392000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           761780795                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5343000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131418968                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               131114                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131114                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180026                       # Number of tag accesses
system.iocache.tags.data_accesses             1180026                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          298                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              298                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       130816                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       130816                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          298                       # number of demand (read+write) misses
system.iocache.demand_misses::total               298                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          298                       # number of overall misses
system.iocache.overall_misses::total              298                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     38974516                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     38974516                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  28905765311                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  28905765311                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     38974516                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     38974516                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     38974516                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     38974516                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          298                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            298                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          298                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             298                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          298                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            298                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 130786.966443                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130786.966443                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220965.060168                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220965.060168                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 130786.966443                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 130786.966443                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 130786.966443                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 130786.966443                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        276363                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                42312                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.531551                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          298                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          298                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          298                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          298                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          298                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          298                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     23225250                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     23225250                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  22102132513                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  22102132513                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     23225250                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     23225250                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     23225250                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     23225250                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77937.080537                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77937.080537                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168955.880878                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168955.880878                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77937.080537                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77937.080537                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77937.080537                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77937.080537                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    358424                       # number of replacements
system.l2.tags.tagsinuse                  2564.178872                       # Cycle average of tags in use
system.l2.tags.total_refs                      241320                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    358424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.673281                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      704.718770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     7.652304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     4.545261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    31.700184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    28.222922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   931.421062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   834.260647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    13.190260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     8.467462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.043013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.056849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.050919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.156505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          998                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.148254                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12285806                       # Number of tag accesses
system.l2.tags.data_accesses                 12285806                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         1092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          165                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1340                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          624                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       151163                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          963                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          149                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  200172                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           166304                       # number of Writeback hits
system.l2.Writeback_hits::total                166304                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        25154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25349                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         1092                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          805                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       151163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        69830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          159                       # number of demand (read+write) hits
system.l2.demand_hits::total                   225521                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1092                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          169                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1340                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          805                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       151163                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        69830                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          963                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          159                       # number of overall hits
system.l2.overall_hits::total                  225521                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          819                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          286                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3410                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2325                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        98089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       134559                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1394                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          509                       # number of ReadReq misses
system.l2.ReadReq_misses::total                241391                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          130                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          115                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                685                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              226                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       101202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103185                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          819                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          323                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3410                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4075                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        98089                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       235761                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1394                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          705                       # number of demand (read+write) misses
system.l2.demand_misses::total                 344576                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          819                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          323                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3410                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4075                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        98089                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       235761                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1394                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          705                       # number of overall misses
system.l2.overall_misses::total                344576                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     73493000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     28127250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    289584250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    217669000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   8524114656                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  12420271950                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    121255000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     49079000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     21723594106                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       477996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       251993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       972971                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       127997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1830957                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       415488                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       164495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        61999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       704980                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3778750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    157767497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   9008174629                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16275750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9185996626                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     73493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     31906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    289584250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    375436497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   8524114656                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  21428446579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    121255000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     65354750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30909590732                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     73493000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     31906000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    289584250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    375436497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   8524114656                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  21428446579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    121255000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     65354750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30909590732                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2949                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       249252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       179235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              441563                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       166304                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            166304                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              735                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       126356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            128534                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          492                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4750                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4880                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       249252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       305591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2357                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               570097                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          492                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4750                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4880                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       249252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       305591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2357                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              570097                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.428571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.634146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.717895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.788403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.393533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.750741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.591430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.773556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.546674                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.993750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.991870                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.747126                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.974576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931973                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.972727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.915254                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.516129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.924528                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.893281                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.902439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.906266                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.800928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.951456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802784                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.656504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.717895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.835041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.393533                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.771492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.591430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.815972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604416                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.656504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.717895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.835041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.393533                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.771492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.591430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.815972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604416                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89735.042735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 98347.027972                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84922.067449                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93621.075269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86901.840736                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 92303.539340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 86983.500717                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 96422.396857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89993.388759                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1503.132075                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2065.516393                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  7484.392308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1113.017391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2672.929927                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3883.065421                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1166.629630                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10280.937500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1265.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3119.380531                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 102128.378378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90152.855429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89011.824164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 83039.540816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89024.534826                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89735.042735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 98780.185759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84922.067449                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92131.655706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86901.840736                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90890.548390                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 86983.500717                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92701.773050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89703.260622                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89735.042735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 98780.185759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84922.067449                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92131.655706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86901.840736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90890.548390                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 86983.500717                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92701.773050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89703.260622                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               123648                       # number of writebacks
system.l2.writebacks::total                    123648                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          186                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          328                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          267                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1007                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          186                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1007                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          186                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1007                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          633                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3082                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        98036                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       134502                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           240384                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          130                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          115                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           685                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          226                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       101202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103185                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        98036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       235704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            343569                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        98036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       235704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           343569                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1224                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1464                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          151                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           66                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2120                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           79                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2416                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          387                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           66                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3344                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           83                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3880                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     50341750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     23277750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    223049500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    184256000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   7288251094                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  10733335550                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     84653250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     40176250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  18627341144                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5920206                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2344058                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2391606                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2177558                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12833428                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1960595                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       997037                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       294015                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       885039                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4136686                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      3309750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    136084003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7757539871                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     13856250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7910789874                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     50341750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     26587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    223049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    320340003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   7288251094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  18490875421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     84653250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     54032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26538131018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     50341750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     26587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    223049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    320340003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   7288251094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  18490875421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     84653250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     54032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26538131018                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49821500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    183403500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    233787500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     31621000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     13964500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    323089000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     15850500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    384525000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     81442500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     13964500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    506492500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     16413000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    618312500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.331240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.583149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.648842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.767040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.393321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.750423                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.478150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.727964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.544393                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.993750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.991870                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.747126                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.974576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931973                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.972727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.915254                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.516129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.924528                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.893281                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.902439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.906266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.800928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.951456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802784                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.331240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.609756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.648842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.822131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.393321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.771305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.478150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.781250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602650                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.331240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.609756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.648842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.822131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.393321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.771305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.478150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.781250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.602650                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79528.830964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88508.555133                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72371.674238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81457.117595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74342.599596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79800.564676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 75113.797693                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 83875.260960                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77489.937533                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        18617                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19213.590164                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18396.969231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18935.286957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18734.931387                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18323.317757                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18463.648148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18375.937500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18062.020408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18303.920354                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 89452.702703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77762.287429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 76654.017421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 70695.153061                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76666.083966                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79528.830964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data        88625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 72371.674238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79845.464357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74342.599596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 78449.561403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 75113.797693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80048.148148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77242.507380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79528.830964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data        88625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 72371.674238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79845.464357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74342.599596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 78449.561403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 75113.797693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80048.148148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77242.507380                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211108.050847                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149839.460784                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 159690.915301                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209410.596026                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211583.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152400.471698                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 200639.240506                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 159157.698675                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210445.736434                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211583.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 151463.068182                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 197746.987952                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 159358.891753                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              242147                       # Transaction distribution
system.membus.trans_dist::ReadResp             242146                       # Transaction distribution
system.membus.trans_dist::WriteReq               2416                       # Transaction distribution
system.membus.trans_dist::WriteResp              2415                       # Transaction distribution
system.membus.trans_dist::Writeback            254464                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       130816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            363                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             928                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103176                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103168                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       392760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       392760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       812953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       820714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1213474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16745344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16745344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29899840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29909012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46654356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              659                       # Total snoops (count)
system.membus.snoop_fanout::samples            735064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  735064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              735064                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7348997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2366682485                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          133033032                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1834540867                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         111203                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        94905                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1509                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        82141                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          21687                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    26.402162                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           6466                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          143                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               48019                       # DTB read hits
system.switch_cpus0.dtb.read_misses               270                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             270                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              23949                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            106                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               71968                       # DTB hits
system.switch_cpus0.dtb.data_misses               376                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             376                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               9684                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           9684                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  557481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       101322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                348512                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             111203                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        28153                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               354552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           7134                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          884                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1552                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            45326                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       461877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.754556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.107330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          396954     85.94%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4824      1.04%     86.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            9311      2.02%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            5552      1.20%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            8388      1.82%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            3495      0.76%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3747      0.81%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1947      0.42%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           27659      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       461877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.199474                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.625155                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           70694                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       338276                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            44535                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         4933                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          3439                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3940                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          129                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264247                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          543                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          3439                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           74108                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          78019                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       245995                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            46134                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14182                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        246043                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2919                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          1935                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168858                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       290747                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       290680                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       138174                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           30633                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        10909                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          666                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            46560                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        52288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        27152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15069                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         8245                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            222230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        16215                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           213218                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        50245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        22645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        12266                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       461877                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.461634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.168574                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       368949     79.88%     79.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        41519      8.99%     88.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        20439      4.43%     93.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        11095      2.40%     95.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        10314      2.23%     97.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         4437      0.96%     98.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         2795      0.61%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1307      0.28%     99.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1022      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       461877                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            661     10.34%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          3434     53.74%     64.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2295     35.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       130400     61.16%     61.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          654      0.31%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        50487     23.68%     85.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        25066     11.76%     96.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         6611      3.10%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        213218                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.382467                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               6390                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.029969                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       895778                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       289164                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       207211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        219608                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1998                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        10456                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5704                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          237                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          218                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          3439                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          76625                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          851                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       240936                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        52288                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        27152                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        14076                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          475                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          745                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3222                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       209503                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        48301                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3715                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 2491                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               72421                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           32423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             24120                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.375803                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                208391                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               207211                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           104245                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           140151                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.371692                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.743805                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        51674                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3011                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       452953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.417244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.305353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       380680     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        33752      7.45%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        13812      3.05%     94.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         8008      1.77%     96.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4178      0.92%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2936      0.65%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1607      0.35%     98.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1282      0.28%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         6698      1.48%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       452953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       188992                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        188992                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63255                       # Number of memory references committed
system.switch_cpus0.commit.loads                41811                       # Number of loads committed
system.switch_cpus0.commit.membars               1528                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             29339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           181519                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         5487                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          862      0.46%      0.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       116075     61.42%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          533      0.28%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        43339     22.93%     85.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        21572     11.41%     96.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         6611      3.50%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       188992                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         6698                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              685969                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             490261                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  95604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           124304364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             188130                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               188130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.963275                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.963275                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337464                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337464                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          259770                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         152587                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         270348                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          4757                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         107566                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        82554                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5339                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        75972                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          47424                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    62.422998                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           8810                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          315                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              114518                       # DTB read hits
system.switch_cpus1.dtb.read_misses               862                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           44138                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              62817                       # DTB write hits
system.switch_cpus1.dtb.write_misses              165                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          24117                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              177335                       # DTB hits
system.switch_cpus1.dtb.data_misses              1027                       # DTB misses
system.switch_cpus1.dtb.data_acv                   34                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           68255                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              37424                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1907                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          39331                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1033580                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       207732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                607291                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             107566                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        56234                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               361563                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          15934                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          985                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       111484                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1491                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            83541                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       691272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.878512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.199000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          572060     82.75%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10983      1.59%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           15992      2.31%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           10515      1.52%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           18906      2.73%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            8069      1.17%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8049      1.16%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            5068      0.73%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           41630      6.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       691272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.104071                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.587561                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          167995                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       410832                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            96979                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         8169                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7297                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         7584                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          684                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        559845                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2407                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7297                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          174298                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          90700                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       248833                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            98432                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        71712                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        539580                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          415                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          5183                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          9724                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         45890                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       370356                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       674950                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       674573                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          286                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       287406                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           82952                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        13228                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1266                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            65627                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       112087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        68108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15350                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        10821                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            495176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           478211                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          781                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       108373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        54347                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12940                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       691272                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.691784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.424919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       504662     73.00%     73.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        66905      9.68%     82.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        40534      5.86%     88.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        30389      4.40%     92.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        24159      3.49%     96.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        12140      1.76%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         7404      1.07%     99.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3321      0.48%     99.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1758      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       691272                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1068      8.57%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7615     61.11%     69.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         3778     30.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       285587     59.72%     59.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          646      0.14%     59.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           54      0.01%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       118724     24.83%     84.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64390     13.46%     98.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         8801      1.84%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        478211                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.462674                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12461                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026058                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1659953                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       620881                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       454696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          984                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          561                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          436                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        490136                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            530                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         7986                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23639                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          612                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9919                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12805                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7297                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27456                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        52733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       521836                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       112087                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        68108                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15106                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        52455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          612                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2216                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         7152                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       472136                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       115549                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6076                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 9358                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              178677                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           67705                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             63128                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                457494                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               455132                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           229129                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           300738                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440345                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.761889                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       110334                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6541                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       672610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.609873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.640862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       531892     79.08%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        64990      9.66%     88.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        21458      3.19%     91.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        12935      1.92%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         9492      1.41%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5511      0.82%     96.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4619      0.69%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3445      0.51%     97.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        18268      2.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       672610                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       410207                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        410207                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                146637                       # Number of memory references committed
system.switch_cpus1.commit.loads                88448                       # Number of loads committed
system.switch_cpus1.commit.membars               1466                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             58732                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               373                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           395985                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         6167                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6104      1.49%      1.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       246310     60.05%     61.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          559      0.14%     61.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        89914     21.92%     83.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        58470     14.25%     97.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         8801      2.15%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       410207                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        18268                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1170346                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1059775                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 342308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           122132749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             404109                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               404109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.557676                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.557676                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390980                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390980                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          612121                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         326886                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              255                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             163                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         270945                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          6320                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        7745291                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6284420                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       138250                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5546055                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2765250                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    49.859765                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         605111                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         5518                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             5579134                       # DTB read hits
system.switch_cpus2.dtb.read_misses             11556                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   51                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3448781                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4287702                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4846                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2866209                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             9866836                       # DTB hits
system.switch_cpus2.dtb.data_misses             16402                       # DTB misses
system.switch_cpus2.dtb.data_acv                   72                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         6314990                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            3388867                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3900                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 390                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        3392767                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                61284413                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     12231313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              41483563                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            7745291                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      3370361                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36715732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         431910                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                27                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        15538                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       106092                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        57093                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          5706028                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     49342079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.840734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.140228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        41188668     83.48%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          750829      1.52%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          651254      1.32%     86.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1061692      2.15%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1639754      3.32%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          324712      0.66%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          648896      1.32%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          440994      0.89%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2635280      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     49342079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.126383                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.676902                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         7703179                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     35241955                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4848851                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1342555                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        205539                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       618340                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        10645                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      37925657                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        32818                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        205539                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         8511872                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        5964185                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     25309615                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          5374426                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3976442                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      36788329                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       146859                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         96915                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        117177                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1812629                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     24774821                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     43676495                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     40834189                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      2584802                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     22616983                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2157830                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1508937                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       115610                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8388664                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      5494186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4410008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       568858                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       524219                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          33109732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       923411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         33055368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18511                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2937995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      1118731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       626221                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     49342079                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.669922                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.452006                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     36621236     74.22%     74.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5108441     10.35%     84.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2243429      4.55%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1896288      3.84%     92.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1314055      2.66%     95.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       877412      1.78%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       946930      1.92%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       227959      0.46%     99.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       106329      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     49342079                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          37128      5.55%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            13      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            7      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        311880     46.62%     52.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       319997     47.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       511706      1.55%      1.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     19395048     58.67%     60.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       534711      1.62%     61.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     61.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1282468      3.88%     65.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           72      0.00%     65.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       767584      2.32%     68.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult           77      0.00%     68.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       255853      0.77%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5805350     17.56%     86.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4323998     13.08%     99.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       178501      0.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      33055368                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539376                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             669025                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020240                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    108399391                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     33088188                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     28575765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      7740960                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      3893155                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      3867852                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      29341304                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        3871383                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       149889                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       471698                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          691                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10302                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258034                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        20701                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       317346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        205539                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         940711                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      2822091                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     36056423                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56661                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      5494186                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4410008                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       784355                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2813507                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10302                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        74010                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       136191                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       210201                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     32850214                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      5632053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       205154                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              2023280                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             9925773                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         4396620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4293720                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.536029                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              32489330                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             32443617                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         14673607                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18191107                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.529394                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.806636                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      3081732                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       297190                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       190243                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     48821705                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.674001                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.695694                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     38064789     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3862704      7.91%     85.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2354039      4.82%     90.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1007027      2.06%     92.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1373330      2.81%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       258019      0.53%     96.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       167595      0.34%     96.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       348585      0.71%     97.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1385617      2.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     48821705                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     32905879                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      32905879                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               9174460                       # Number of memory references committed
system.switch_cpus2.commit.loads              5022486                       # Number of loads committed
system.switch_cpus2.commit.membars             127587                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           4179184                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           3849677                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         28679239                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       523568                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      2322440      7.06%      7.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     18260590     55.49%     62.55% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       533550      1.62%     64.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     64.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd      1282132      3.90%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           48      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       767567      2.33%     70.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult           51      0.00%     70.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       255850      0.78%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      5150073     15.65%     86.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      4155080     12.63%     99.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       178498      0.54%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     32905879                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      1385617                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            83333851                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           72497175                       # The number of ROB writes
system.switch_cpus2.timesIdled                 162713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11942334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            63581067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           31095138                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             31095138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.970868                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.970868                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.507391                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.507391                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        39251543                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20862502                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          2582015                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         2563454                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        5767620                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        581343                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          37892                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        27931                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2114                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        23344                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          15810                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    67.726182                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           3666                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          217                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               34660                       # DTB read hits
system.switch_cpus3.dtb.read_misses               310                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             334                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18154                       # DTB write hits
system.switch_cpus3.dtb.write_misses              115                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            115                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               52814                       # DTB hits
system.switch_cpus3.dtb.data_misses               425                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             449                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               2487                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1401                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           3888                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  435026                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        88604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                202558                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              37892                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        19476                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                95378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           7354                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          883                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        90108                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1606                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            27419                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       280256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.722761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.024373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          240898     85.96%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3146      1.12%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            5644      2.01%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2968      1.06%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            6623      2.36%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2582      0.92%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            2404      0.86%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2534      0.90%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           13457      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       280256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.087103                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465623                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           73624                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       167626                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            33667                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1958                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3381                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2471                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          300                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        189206                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3381                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           76204                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          20800                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       136161                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            33020                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10690                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        181590                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           311                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           572                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          2277                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       124077                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       217452                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       217318                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        96559                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           27518                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         7590                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          419                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27244                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        37799                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20615                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6909                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         4095                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            162628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        11051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           154371                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          401                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        40634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8736                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       280256                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.550821                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.249349                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       213627     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        28819     10.28%     86.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        14505      5.18%     91.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         8985      3.21%     94.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         7162      2.56%     97.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3824      1.36%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1998      0.71%     99.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          857      0.31%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          479      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       280256                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            215      5.83%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          2127     57.72%     63.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1343     36.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        93390     60.50%     60.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          516      0.33%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           17      0.01%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        36222     23.46%     84.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        18846     12.21%     96.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         5380      3.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        154371                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.354855                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3685                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023871                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       592767                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       214453                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       149590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          317                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          163                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        157886                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            170                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1434                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8732                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4085                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          252                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3381                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          15220                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5089                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       176015                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        37799                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20615                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        10206                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            74                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         5000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2506                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3361                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       151952                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        34991                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2419                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2336                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               53337                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           22063                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             18346                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.349294                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                150599                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               149737                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            71680                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            95179                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.344202                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.753107                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        41980                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2315                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3138                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       273161                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.490022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.369860                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       220259     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        25610      9.38%     90.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         9216      3.37%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         6215      2.28%     95.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3350      1.23%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2289      0.84%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1267      0.46%     98.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          919      0.34%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         4036      1.48%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       273161                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       133855                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        133855                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 45597                       # Number of memory references committed
system.switch_cpus3.commit.loads                29067                       # Number of loads committed
system.switch_cpus3.commit.membars                574                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             19381                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           128565                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2701                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          810      0.61%      0.61% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        81038     60.54%     61.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          440      0.33%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        29641     22.14%     83.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        16535     12.35%     95.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         5380      4.02%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       133855                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         4036                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              444010                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             358734                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 154770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           123980829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             133045                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               133045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.269766                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.269766                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.305832                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.305832                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          191953                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         109526                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         268603                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3519                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             446184                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            445886                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2416                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2415                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           166304                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       131280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             950                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           390                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           128648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          128648                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       498647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       783021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1319562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       122304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       304064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       494992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     15952128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     29988396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       150848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        81700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47138836                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134906                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           876175                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.150173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.357241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 744597     84.98%     84.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 131578     15.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             876175                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          539811498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3030469                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1664262                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7837106                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8921026                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         393432922                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         497826963                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3837875                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2115806                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.434796                       # Number of seconds simulated
sim_ticks                                434796485000                       # Number of ticks simulated
final_tick                               2760217602000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 397081                       # Simulator instruction rate (inst/s)
host_op_rate                                   397081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66331190                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773648                       # Number of bytes of host memory used
host_seconds                                  6554.93                       # Real time elapsed on the host
sim_insts                                  2602837878                       # Number of instructions simulated
sim_ops                                    2602837878                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      7914752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    152042688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      3092352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     95252416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     21805952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    180929920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      7728896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    205490432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          674257536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      7914752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      3092352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     21805952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      7728896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40541952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    465329344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       465329344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       123668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2375667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        48318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1488319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       340718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2827030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       120764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      3210788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10535274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7270771                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7270771                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     18203349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    349687022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7112183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    219073565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     50152089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    416125535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     17775893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    472612910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1550742840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     18203349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7112183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     50152089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     17775893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         93243514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1070223334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1070223334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1070223334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     18203349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    349687022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7112183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    219073565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     50152089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    416125535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     17775893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    472612910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2620966175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10535277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7284339                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10535277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7284339                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              670183552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4074176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               465492096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               674257728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            466197696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  63659                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         6969                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            544413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            710249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            568327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            578093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            760275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            738499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            814714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            668786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            566959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            530974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           617601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           645689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           691709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           687425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           703963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           643942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            382402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            505603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            382949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            399495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            550853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            573918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            441437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            411397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            385308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           399375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           404053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           494451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           503445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           460294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           456036                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  434796542000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10535277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7284339                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2884952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2391484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1960634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1566174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  731384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  399320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  243363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  152195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   72652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  19395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 169455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 250827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 330444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 393165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 437259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 473198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 502647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 548982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 639921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 592978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 585798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 569544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 518385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 506970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 484312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    208                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4909322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.330576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.446801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.595185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2409525     49.08%     49.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1136069     23.14%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       422724      8.61%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207620      4.23%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       167277      3.41%     88.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92841      1.89%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        83740      1.71%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59000      1.20%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       330526      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4909322                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       447917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.378530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.354922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         438267     97.85%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         8855      1.98%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          649      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           86      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        447917                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       447917                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.205892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.918294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        446856     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           693      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39           232      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            76      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-487            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        447917                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 375398964542                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            571741802042                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52358090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35849.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54599.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1541.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1070.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1550.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1072.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7531349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5304267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      24399.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19490322600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10634600625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             43415946600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            25349565600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32590050480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         272825574345                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          60059237250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           464365297500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            930.654206                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  66474178186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14518920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  353806715564                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              18873713880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10298157375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41309010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            23809755600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32590050480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         275745448935                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          57497938500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           460124075370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            922.154209                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  62230998250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14518920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  358049513250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     489                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    254504                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5385     34.30%     34.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     16      0.10%     34.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    445      2.83%     37.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    347      2.21%     39.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   9507     60.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               15700                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5364     47.57%     47.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      16      0.14%     47.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     445      3.95%     51.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     347      3.08%     54.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5103     45.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11275                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            429905869000     98.94%     98.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               22178000      0.01%     98.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              358429500      0.08%     99.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              258191000      0.06%     99.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3980938000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        434525605500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996100                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.536762                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.718153                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::17                        3     10.34%     10.34% # number of syscalls executed
system.cpu0.kern.syscall::71                       16     55.17%     65.52% # number of syscalls executed
system.cpu0.kern.syscall::73                       10     34.48%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    29                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  126      0.67%      0.67% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  491      2.62%      3.29% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.01%      3.30% # number of callpals executed
system.cpu0.kern.callpal::swpipl                13008     69.37%     72.67% # number of callpals executed
system.cpu0.kern.callpal::rdps                    956      5.10%     77.77% # number of callpals executed
system.cpu0.kern.callpal::wrusp                    21      0.11%     77.88% # number of callpals executed
system.cpu0.kern.callpal::rdusp                    21      0.11%     78.00% # number of callpals executed
system.cpu0.kern.callpal::rti                    1909     10.18%     88.18% # number of callpals executed
system.cpu0.kern.callpal::callsys                 210      1.12%     89.30% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.01%     89.31% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2005     10.69%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 18751                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2398                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1414                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1413                      
system.cpu0.kern.mode_good::user                 1414                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.589241                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.741605                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      262795228000     52.87%     52.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        234283736500     47.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     491                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          3133556                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.396532                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          141059896                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3133556                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.015917                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.051858                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.344675                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000101                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.967470                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967571                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        640408431                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       640408431                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    123969293                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      123969293                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     17016713                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17016713                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        14824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        14824                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        14996                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        14996                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    140986006                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       140986006                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    140986006                       # number of overall hits
system.cpu0.dcache.overall_hits::total      140986006                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4875940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4875940                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     13419527                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13419527                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3952                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3952                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2214                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2214                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     18295467                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18295467                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     18295467                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18295467                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 331513489711                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 331513489711                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 1145323765412                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1145323765412                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    239381716                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    239381716                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     24270865                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     24270865                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        56501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        56501                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1476837255123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1476837255123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1476837255123                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1476837255123                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    128845233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    128845233                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     30436240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     30436240                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17210                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17210                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    159281473                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    159281473                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    159281473                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    159281473                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037843                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037843                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.440906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.440906                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.210481                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210481                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.128646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.128646                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.114862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.114862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.114862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.114862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67989.657320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67989.657320                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85347.551029                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85347.551029                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 60572.296559                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60572.296559                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 10962.450316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10962.450316                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80721.484460                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80721.484460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80721.484460                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80721.484460                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     66117140                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       151779                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           846762                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1541                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    78.082318                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.493835                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2376508                       # number of writebacks
system.cpu0.dcache.writebacks::total          2376508                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      3608125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3608125                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     11548166                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11548166                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          985                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          985                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15156291                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15156291                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15156291                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15156291                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1267815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1267815                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1871361                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1871361                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         2967                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2967                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      3139176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3139176                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      3139176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3139176                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          489                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          489                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         1129                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1129                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1618                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1618                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  83477624863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  83477624863                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data 183535311731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 183535311731                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    159300769                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    159300769                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     20964135                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20964135                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        45999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        45999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 267012936594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 267012936594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 267012936594                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 267012936594                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    109592000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    109592000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    251578500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    251578500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    361170500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    361170500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.061485                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061485                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.158021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.158021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.128356                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.128356                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019708                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019708                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019708                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019708                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65843.695542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65843.695542                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 98075.845190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98075.845190                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 53690.855747                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53690.855747                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  9490.328203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9490.328203                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85058.288097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85058.288097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85058.288097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85058.288097                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224114.519427                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224114.519427                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 222833.038087                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222833.038087                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223220.333745                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223220.333745                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           200309                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.429454                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           88406798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           200309                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           441.352101                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.429454                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        177593730                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       177593730                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     88466709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88466709                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     88466709                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88466709                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     88466709                       # number of overall hits
system.cpu0.icache.overall_hits::total       88466709                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       229961                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       229961                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       229961                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        229961                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       229961                       # number of overall misses
system.cpu0.icache.overall_misses::total       229961                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  16097732824                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16097732824                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  16097732824                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16097732824                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  16097732824                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16097732824                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     88696670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     88696670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     88696670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     88696670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     88696670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     88696670                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002593                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002593                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002593                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002593                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002593                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002593                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 70002.012620                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70002.012620                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 70002.012620                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70002.012620                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 70002.012620                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70002.012620                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11752                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              211                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.696682                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        29571                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        29571                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        29571                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        29571                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        29571                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        29571                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       200390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       200390                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       200390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       200390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       200390                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       200390                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  13898263665                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  13898263665                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  13898263665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  13898263665                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  13898263665                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13898263665                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.002259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.002259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.002259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002259                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69356.073981                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69356.073981                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 69356.073981                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69356.073981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 69356.073981                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69356.073981                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     548                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    113285                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3237     31.52%     31.52% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    445      4.33%     35.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    287      2.79%     38.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   6300     61.35%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10269                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3210     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     445      6.47%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     287      4.17%     57.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2938     42.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6880                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            432503081500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              309125500      0.07%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              168534000      0.04%     99.53% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2037175500      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        435017916500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.991659                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.466349                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.669978                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                        12     66.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        2     11.11%     77.78% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      5.56%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::73                        2     11.11%     94.44% # number of syscalls executed
system.cpu1.kern.syscall::75                        1      5.56%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   21      0.16%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  120      0.93%      1.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      1.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 8552     66.43%     67.54% # number of callpals executed
system.cpu1.kern.callpal::rdps                    928      7.21%     74.75% # number of callpals executed
system.cpu1.kern.callpal::wrusp                    27      0.21%     74.96% # number of callpals executed
system.cpu1.kern.callpal::rdusp                    27      0.21%     75.17% # number of callpals executed
system.cpu1.kern.callpal::rti                     988      7.67%     82.84% # number of callpals executed
system.cpu1.kern.callpal::callsys                 108      0.84%     83.68% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     83.69% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2100     16.31%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 12873                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              524                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                438                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                584                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                454                      
system.cpu1.kern.mode_good::user                  438                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.866412                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025685                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.586675                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3421656500      0.69%      0.69% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        165888594000     33.43%     34.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        326906623000     65.88%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     120                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2042520                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          438.190227                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          112973153                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2042520                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            55.310672                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   438.190227                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.855840                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.855840                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        499726850                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       499726850                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    103175205                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      103175205                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      9747085                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9747085                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6347                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         5926                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         5926                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    112922290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       112922290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    112922290                       # number of overall hits
system.cpu1.dcache.overall_hits::total      112922290                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2398278                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2398278                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9084247                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9084247                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1903                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1903                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1164                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     11482525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11482525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     11482525                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11482525                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 115830198592                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 115830198592                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 775475875761                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 775475875761                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     97461736                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     97461736                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      9151122                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9151122                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        59001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        59001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 891306074353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 891306074353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 891306074353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 891306074353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    105573483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    105573483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     18831332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     18831332                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    124404815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    124404815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    124404815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    124404815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022717                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022717                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.482401                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.482401                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.230667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.230667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.164175                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.164175                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.092300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.092300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.092300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.092300                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48297.236014                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48297.236014                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85364.904297                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85364.904297                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 51214.785076                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51214.785076                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7861.788660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7861.788660                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77622.828982                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77622.828982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77622.828982                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77622.828982                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     47206536                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       111139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           594398                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1136                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.419069                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    97.833627                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1653183                       # number of writebacks
system.cpu1.dcache.writebacks::total          1653183                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      1617851                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1617851                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      7818865                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7818865                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          621                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          621                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      9436716                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9436716                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      9436716                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9436716                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       780427                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       780427                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1265382                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1265382                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1282                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1282                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2045809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2045809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2045809                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2045809                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          774                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          774                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          778                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          778                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  44617200487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  44617200487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data 124707129727                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124707129727                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     65015756                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     65015756                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      7419878                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7419878                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        48499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        48499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 169324330214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 169324330214                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 169324330214                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 169324330214                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       624000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       624000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    173029500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    173029500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    173653500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    173653500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.067196                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067196                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.155394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.163752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.163752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.016445                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016445                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.016445                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016445                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57170.242043                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57170.242043                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 98552.950593                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98552.950593                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 50714.318253                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50714.318253                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6390.937123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6390.937123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82766.441156                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82766.441156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82766.441156                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82766.441156                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       156000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       156000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223552.325581                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223552.325581                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223205.012853                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223205.012853                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            70475                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.006149                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           70594303                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70475                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1001.692841                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.006149                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996106                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996106                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        141419710                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       141419710                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     70592144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       70592144                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     70592144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        70592144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     70592144                       # number of overall hits
system.cpu1.icache.overall_hits::total       70592144                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        82453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        82453                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        82453                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         82453                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        82453                       # number of overall misses
system.cpu1.icache.overall_misses::total        82453                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   6474833059                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6474833059                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   6474833059                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6474833059                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   6474833059                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6474833059                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     70674597                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     70674597                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     70674597                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     70674597                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     70674597                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     70674597                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001167                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001167                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001167                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 78527.561872                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78527.561872                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 78527.561872                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78527.561872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 78527.561872                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78527.561872                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         5272                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.518072                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        11937                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11937                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        11937                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11937                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        11937                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11937                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        70516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70516                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        70516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        70516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70516                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   5534094351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5534094351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   5534094351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5534094351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   5534094351                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5534094351                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000998                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000998                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000998                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000998                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000998                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000998                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78479.981153                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78479.981153                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 78479.981153                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78479.981153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 78479.981153                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78479.981153                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     320                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    220840                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   11851     40.20%     40.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     28      0.09%     40.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    445      1.51%     41.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    170      0.58%     42.38% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  16984     57.62%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               29478                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    11820     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      28      0.12%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     445      1.83%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     170      0.70%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   11798     48.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                24261                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            426420830500     98.07%     98.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               39901500      0.01%     98.08% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              336720500      0.08%     98.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              135319500      0.03%     98.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7863125000      1.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        434795897000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997384                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.694654                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.823021                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.17%      0.17% # number of syscalls executed
system.cpu2.kern.syscall::3                       110     18.80%     18.97% # number of syscalls executed
system.cpu2.kern.syscall::6                        32      5.47%     24.44% # number of syscalls executed
system.cpu2.kern.syscall::17                       50      8.55%     32.99% # number of syscalls executed
system.cpu2.kern.syscall::19                       30      5.13%     38.12% # number of syscalls executed
system.cpu2.kern.syscall::45                       30      5.13%     43.25% # number of syscalls executed
system.cpu2.kern.syscall::71                      162     27.69%     70.94% # number of syscalls executed
system.cpu2.kern.syscall::73                       31      5.30%     76.24% # number of syscalls executed
system.cpu2.kern.syscall::74                      139     23.76%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   585                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  896      0.56%      0.56% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  498      0.31%      0.87% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.87% # number of callpals executed
system.cpu2.kern.callpal::swpipl                25251     15.78%     16.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1202      0.75%     17.41% # number of callpals executed
system.cpu2.kern.callpal::wrusp                    29      0.02%     17.43% # number of callpals executed
system.cpu2.kern.callpal::rdusp                    29      0.02%     17.44% # number of callpals executed
system.cpu2.kern.callpal::rti                    3648      2.28%     19.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                1261      0.79%     20.51% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     20.51% # number of callpals executed
system.cpu2.kern.callpal::rdunique             127166     79.49%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                159985                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             4146                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3317                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3317                      
system.cpu2.kern.mode_good::user                 3317                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.800048                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.888919                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      208801248000     48.02%     48.02% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        225994649000     51.98%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     498                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          3263686                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          495.365485                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          140940807                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3263686                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            43.184549                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   495.365485                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.967511                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967511                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        613220818                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       613220818                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     93998242                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       93998242                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     46685985                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      46685985                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       113710                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       113710                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       116239                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       116239                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    140684227                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       140684227                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    140684227                       # number of overall hits
system.cpu2.dcache.overall_hits::total      140684227                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      5743219                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5743219                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5809518                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5809518                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        15245                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15245                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3434                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3434                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     11552737                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11552737                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     11552737                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11552737                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 457679496079                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 457679496079                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 502877135566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 502877135566                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    903154256                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    903154256                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     26073368                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     26073368                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        45000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        45000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 960556631645                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 960556631645                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 960556631645                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 960556631645                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     99741461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     99741461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     52495503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     52495503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       128955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       128955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       119673                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       119673                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    152236964                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    152236964                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    152236964                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    152236964                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.057581                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057581                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.110667                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.110667                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.118220                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.118220                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.028695                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.028695                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075887                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075887                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075887                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075887                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79690.413352                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79690.413352                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86560.904978                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86560.904978                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 59242.653723                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 59242.653723                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7592.710542                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7592.710542                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 83145.373399                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83145.373399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 83145.373399                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83145.373399                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     67000717                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        65536                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           959032                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            526                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.862859                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   124.593156                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1732977                       # number of writebacks
system.cpu2.dcache.writebacks::total          1732977                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3538389                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3538389                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      4739894                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4739894                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         6681                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         6681                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      8278283                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8278283                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      8278283                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8278283                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2204830                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2204830                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1069624                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1069624                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         8564                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         8564                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3425                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      3274454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3274454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      3274454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3274454                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          271                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          271                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1851                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1851                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         2122                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         2122                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 190807877048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 190807877048                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 108205325318                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 108205325318                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    421612145                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    421612145                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     20938632                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20938632                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        40500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 299013202366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 299013202366                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 299013202366                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 299013202366                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     45301500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     45301500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    392155500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    392155500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    437457000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    437457000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.022105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.020376                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.020376                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.066411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.066411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.028620                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.028620                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.021509                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021509                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.021509                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021509                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86540.856686                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86540.856686                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 101162.020783                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 101162.020783                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 49230.750234                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49230.750234                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6113.469197                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6113.469197                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91316.965322                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91316.965322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91316.965322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91316.965322                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167164.206642                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167164.206642                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211861.426256                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 211861.426256                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 206153.157399                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 206153.157399                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           564903                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.488157                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           73232718                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           564903                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           129.637686                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.488157                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        148437469                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       148437469                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     73319713                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       73319713                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     73319713                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        73319713                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     73319713                       # number of overall hits
system.cpu2.icache.overall_hits::total       73319713                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       616476                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       616476                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       616476                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        616476                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       616476                       # number of overall misses
system.cpu2.icache.overall_misses::total       616476                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  40226190341                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  40226190341                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  40226190341                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  40226190341                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  40226190341                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  40226190341                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     73936189                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     73936189                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     73936189                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     73936189                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     73936189                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     73936189                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.008338                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008338                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.008338                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008338                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.008338                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008338                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 65251.835174                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65251.835174                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 65251.835174                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65251.835174                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 65251.835174                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65251.835174                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        40649                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              586                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.366894                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        51384                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        51384                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        51384                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        51384                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        51384                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        51384                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       565092                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       565092                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       565092                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       565092                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       565092                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       565092                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  35816329403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  35816329403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  35816329403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  35816329403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  35816329403                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  35816329403                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007643                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.007643                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007643                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.007643                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007643                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 63381.412943                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63381.412943                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 63381.412943                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63381.412943                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 63381.412943                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63381.412943                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     506                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    258274                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    6774     37.54%     37.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    445      2.47%     40.01% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    664      3.68%     43.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10161     56.31%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               18044                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6727     47.03%     47.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     445      3.11%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     664      4.64%     54.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6468     45.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                14304                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            429855649500     98.81%     98.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              418867000      0.10%     98.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              418429500      0.10%     99.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             4326058000      0.99%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        435019004000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993062                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.636552                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.792729                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         4      9.76%      9.76% # number of syscalls executed
system.cpu3.kern.syscall::4                         5     12.20%     21.95% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      2.44%     24.39% # number of syscalls executed
system.cpu3.kern.syscall::17                        6     14.63%     39.02% # number of syscalls executed
system.cpu3.kern.syscall::19                        2      4.88%     43.90% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      7.32%     51.22% # number of syscalls executed
system.cpu3.kern.syscall::71                       13     31.71%     82.93% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      7.32%     90.24% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      2.44%     92.68% # number of syscalls executed
system.cpu3.kern.syscall::75                        2      4.88%     97.56% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      2.44%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    41                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  152      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  840      1.88%      2.22% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      2.22% # number of callpals executed
system.cpu3.kern.callpal::swpipl                14705     32.89%     35.12% # number of callpals executed
system.cpu3.kern.callpal::rdps                    957      2.14%     37.26% # number of callpals executed
system.cpu3.kern.callpal::wrusp                    47      0.11%     37.36% # number of callpals executed
system.cpu3.kern.callpal::rdusp                    47      0.11%     37.47% # number of callpals executed
system.cpu3.kern.callpal::rti                    2411      5.39%     42.86% # number of callpals executed
system.cpu3.kern.callpal::callsys                 427      0.96%     43.82% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     43.82% # number of callpals executed
system.cpu3.kern.callpal::rdunique              25115     56.18%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 44705                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3251                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1892                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1892                      
system.cpu3.kern.mode_good::user                 1892                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.581975                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.735757                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      141518794000     28.45%     28.45% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        355925934500     71.55%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     840                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          4854873                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.808167                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          251827997                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4854873                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.871181                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.808167                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985953                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1126259280                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1126259280                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    227999337                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      227999337                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     23724941                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23724941                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        33779                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        33779                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        33347                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        33347                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    251724278                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       251724278                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    251724278                       # number of overall hits
system.cpu3.dcache.overall_hits::total      251724278                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      5777898                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5777898                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     22771605                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     22771605                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         4956                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         4956                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3227                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3227                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     28549503                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      28549503                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     28549503                       # number of overall misses
system.cpu3.dcache.overall_misses::total     28549503                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 216580014550                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 216580014550                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 1794615492977                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 1794615492977                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    248743450                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    248743450                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     25656388                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25656388                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        52502                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        52502                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 2011195507527                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2011195507527                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 2011195507527                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2011195507527                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    233777235                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    233777235                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     46496546                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     46496546                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        38735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        38735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        36574                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36574                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    280273781                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    280273781                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    280273781                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    280273781                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.024715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.024715                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.489748                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.489748                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.127946                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.127946                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.088232                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.088232                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.101863                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.101863                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.101863                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.101863                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 37484.222558                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37484.222558                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 78809.354588                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78809.354588                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 50190.365214                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 50190.365214                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7950.538581                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7950.538581                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 70445.902597                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70445.902597                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 70445.902597                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70445.902597                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     98870020                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       216558                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1412707                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2411                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    69.986218                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    89.820821                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      4041023                       # number of writebacks
system.cpu3.dcache.writebacks::total          4041023                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4080501                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4080501                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     19603286                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     19603286                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         1300                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1300                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     23683787                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23683787                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     23683787                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23683787                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1697397                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1697397                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      3168319                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      3168319                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         3656                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3656                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3215                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3215                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4865716                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4865716                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4865716                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4865716                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         1137                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         1137                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         1153                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         1153                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  74346003904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  74346003904                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data 286054426194                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 286054426194                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    148748779                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    148748779                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     20843112                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20843112                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        40498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        40498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 360400430098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 360400430098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 360400430098                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 360400430098                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2475500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2475500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    251518001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    251518001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    253993501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    253993501                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007261                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.068141                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068141                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.094385                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.094385                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.087904                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.087904                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.017361                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017361                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.017361                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017361                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43800.009016                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43800.009016                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90285.866478                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90285.866478                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 40686.208698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40686.208698                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6483.083048                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6483.083048                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 74069.351787                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 74069.351787                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 74069.351787                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 74069.351787                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 154718.750000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 154718.750000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 221211.962181                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221211.962181                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 220289.246314                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 220289.246314                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           180462                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.552244                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          151251634                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           180462                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           838.135641                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.552244                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999125                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999125                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        305838903                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       305838903                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    152619303                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      152619303                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    152619303                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       152619303                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    152619303                       # number of overall hits
system.cpu3.icache.overall_hits::total      152619303                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       209892                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       209892                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       209892                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        209892                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       209892                       # number of overall misses
system.cpu3.icache.overall_misses::total       209892                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  15330892779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  15330892779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  15330892779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  15330892779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  15330892779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  15330892779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    152829195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    152829195                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    152829195                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    152829195                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    152829195                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    152829195                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001373                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001373                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001373                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001373                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001373                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001373                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 73041.815691                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73041.815691                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 73041.815691                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73041.815691                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 73041.815691                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73041.815691                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        12859                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              189                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.037037                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        29379                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        29379                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        29379                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        29379                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        29379                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        29379                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       180513                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       180513                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       180513                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       180513                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       180513                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       180513                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  13096871862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  13096871862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  13096871862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  13096871862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  13096871862                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  13096871862                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001181                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.001181                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001181                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.001181                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001181                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72553.621412                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72553.621412                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 72553.621412                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72553.621412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 72553.621412                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72553.621412                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  825                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 825                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18459                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4892                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         8540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1253                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11343                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38569                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        34160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          177                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          626                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        36023                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   904735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              8496000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              114000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              803000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1092000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            79005053                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6452000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13658830                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                13613                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13613                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122517                       # Number of tag accesses
system.iocache.tags.data_accesses              122517                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           45                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               45                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        13568                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        13568                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           45                       # number of demand (read+write) misses
system.iocache.demand_misses::total                45                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           45                       # number of overall misses
system.iocache.overall_misses::total               45                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5857196                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5857196                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   2975016027                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   2975016027                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5857196                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5857196                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5857196                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5857196                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           45                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             45                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           45                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              45                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           45                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             45                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 130159.911111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130159.911111                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219267.101047                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219267.101047                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 130159.911111                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 130159.911111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 130159.911111                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 130159.911111                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         29132                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4584                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.355148                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           45                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           45                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           45                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3464748                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3464748                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2269372135                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2269372135                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3464748                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3464748                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3464748                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3464748                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76994.400000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76994.400000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167259.149101                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167259.149101                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76994.400000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76994.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76994.400000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76994.400000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11402490                       # number of replacements
system.l2.tags.tagsinuse                  1392.027536                       # Cycle average of tags in use
system.l2.tags.total_refs                     5315112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11402490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.466136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      737.187181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    16.467919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   130.162510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     9.285483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    50.894776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    64.596660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   284.365635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    25.173534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    73.893839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.044994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.007944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.003106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.017356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.004510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.084963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.127869                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404649397                       # Number of tag accesses
system.l2.tags.data_accesses                404649397                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        71230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       507464                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        18228                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       402799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       221809                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       370719                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        54055                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1079365                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2725669                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          9803691                       # number of Writeback hits
system.l2.Writeback_hits::total               9803691                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          427                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  792                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          250                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                373                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       245280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       148899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        66228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       554583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1014990                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        71230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       752744                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        18228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       551698                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       221809                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       436947                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        54055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1633948                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3740659                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        71230                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       752744                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        18228                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       551698                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       221809                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       436947                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        54055                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1633948                       # number of overall hits
system.l2.overall_hits::total                 3740659                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       129077                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       757910                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        52223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       375614                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       343041                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1830549                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       126387                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       609423                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4224224                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1584                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          415                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1274                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5379                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          435                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          144                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          394                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1386                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data      1621876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data      1115395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       998338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data      2605931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6341540                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       129077                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2379786                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        52223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1491009                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       343041                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2828887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       126387                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      3215354                       # number of demand (read+write) misses
system.l2.demand_misses::total               10565764                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       129077                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2379786                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        52223                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1491009                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       343041                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2828887                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       126387                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      3215354                       # number of overall misses
system.l2.overall_misses::total              10565764                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  12942113249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  76930797246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   5268570999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  39592842245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  32909308206                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 184879234431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  12342153250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  61290823270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    426155842896                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      8642265                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1514959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6591310                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6638326                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23386860                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1316467                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       223494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1227467                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       639482                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3406910                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data 178698294204                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data 121638187681                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 106260995999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data 276464714183                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  683062192067                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  12942113249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 255629091450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   5268570999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 161231029926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  32909308206                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 291140230430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  12342153250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 337755537453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1109218034963                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  12942113249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 255629091450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   5268570999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 161231029926                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  32909308206                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 291140230430                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  12342153250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 337755537453                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1109218034963                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       200307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1265374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        70451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       778413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       564850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2201268                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       180442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1688788                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6949893                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      9803691                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           9803691                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2011                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          462                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6171                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          685                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          163                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          451                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          460                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1867156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1264294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1064566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      3160514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7356530                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       200307                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3132530                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        70451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2042707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       564850                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      3265834                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       180442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4849302                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14306423                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       200307                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3132530                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        70451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2042707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       564850                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      3265834                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       180442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4849302                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14306423                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.644396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.598961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.741267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.482538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.607313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.831588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.700430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.360864                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.607811                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.787668                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.898268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.879227                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.936416                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.871658                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.635036                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.883436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.873614                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.897826                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.787948                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.868634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.882228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.937789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.824528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862029                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.644396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.759701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.741267                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.729918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.607313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.866207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.700430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.663055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738533                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.644396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.759701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.741267                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.729918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.607313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.866207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.700430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.663055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738533                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 100266.610233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 101503.868858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 100886.027210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 105408.324091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 95934.037640                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 100996.605079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 97653.660978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 100571.890575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 100883.817453                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5455.975379                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3650.503614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5173.712716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3152.101614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4347.808143                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3026.360920                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1552.041667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3115.398477                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1548.382567                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2458.088023                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 110179.997857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 109053.911557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 106437.895782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 106090.573458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107712.352531                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 100266.610233                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 107416.839770                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 100886.027210                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 108135.517576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 95934.037640                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 102916.882304                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 97653.660978                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 105044.588388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104982.283814                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 100266.610233                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 107416.839770                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 100886.027210                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 108135.517576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 95934.037640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 102916.882304                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 97653.660978                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 105044.588388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104982.283814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7257204                       # number of writebacks
system.l2.writebacks::total                   7257204                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         5380                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         4068                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         3905                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         2685                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2322                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         1646                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         5623                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         4537                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              30166                       # number of ReadReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         5380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         4068                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         3905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         2686                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         5623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         4537                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30167                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         5380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         4068                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         3905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         2686                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         5623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         4537                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30167                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       123697                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       753842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        48318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       372929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       340719                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1828903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst       120764                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       604886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4194058                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1584                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          415                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1274                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5379                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          434                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          144                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          394                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          413                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1385                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data      1621876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data      1115394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       998338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data      2605931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6341539                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       123697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      2375718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        48318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      1488323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       340719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2827241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       120764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      3210817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10535597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       123697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      2375718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        48318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      1488323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       340719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2827241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       120764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      3210817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10535597                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          489                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          271                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          780                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         1129                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          774                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1851                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         1137                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4891                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1618                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          778                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         2122                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         1153                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5671                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  10926856499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  67133271246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   4304583751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  34647620745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  28447862794                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 161886172023                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  10324208500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  53268874964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 370939450522                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     29441226                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      7634328                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     23016657                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     38153873                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     98246084                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      8045864                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      2645120                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      7152369                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      7444392                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     25287745                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data 158741558236                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data 107910910933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  93943783185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data 244363901735                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 604960154089                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  10926856499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 225874829482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   4304583751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 142558531678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  28447862794                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 255829955208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  10324208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 297632776699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 975899604611                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  10926856499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 225874829482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   4304583751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 142558531678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  28447862794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 255829955208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  10324208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 297632776699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 975899604611                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    102743000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       568000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     41503500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2251500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    147066000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    236741000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    162734500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    367849500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    236514000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1003839000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    339484000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    163302500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    409353000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    238765500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1150905000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.617537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.595746                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.685838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.479089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.603203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.830841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.669268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.358178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.603471                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.787668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.898268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.879227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.936416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.871658                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.633577                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.883436                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.873614                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.897826                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.787379                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.868634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.882227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.937789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.824528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.862029                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.617537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.758402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.685838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.728603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.603203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.865703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.669268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.662119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.736424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.617537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.758402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.685838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.728603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.603203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.865703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.669268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.662119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.736424                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.662943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89054.830118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89088.616064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92906.748322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 83493.620238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88515.449984                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 85490.779537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88064.321151                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 88444.044055                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18586.632576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18395.971084                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18066.449765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18116.748813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18264.748838                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18538.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18368.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18153.220812                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18025.162228                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18258.299639                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 97875.274211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 96746.899242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 94100.177680                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 93772.207221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95396.425708                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.662943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 95076.448249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89088.616064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95784.672869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 83493.620238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 90487.494772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 85490.779537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92696.898235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92628.790244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.662943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 95076.448249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89088.616064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95784.672869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 83493.620238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 90487.494772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 85490.779537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92696.898235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92628.790244                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210108.384458                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       142000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 153149.446494                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 140718.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188546.153846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209690.876882                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210251.291990                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 198730.145867                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 208015.831135                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 205242.077285                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 209817.058096                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 209900.385604                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 192909.048068                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 207081.960104                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 202945.688591                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4194882                       # Transaction distribution
system.membus.trans_dist::ReadResp            4194860                       # Transaction distribution
system.membus.trans_dist::WriteReq               4891                       # Transaction distribution
system.membus.trans_dist::WriteResp              4892                       # Transaction distribution
system.membus.trans_dist::Writeback           7270771                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14906                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9612                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6969                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6341628                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6341328                       # Transaction distribution
system.membus.trans_dist::BadAddressError           22                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        11343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     28359621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     28371008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               28411759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1736832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1736832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        36023                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1138718144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1138754167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1140490999                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            17980                       # Total snoops (count)
system.membus.snoop_fanout::samples          17850335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                17850335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            17850335                       # Request fanout histogram
system.membus.reqLayer0.occupancy            12063955                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         49390857557                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              11.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               25000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13873170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        55490330404                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      112316225                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    104550376                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5242086                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     62431623                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       58436063                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    93.600102                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1938272                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         3295                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           134396134                       # DTB read hits
system.switch_cpus0.dtb.read_misses           3054191                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   60                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       136530508                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           33537248                       # DTB write hits
system.switch_cpus0.dtb.write_misses          2497233                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       34685798                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           167933382                       # DTB hits
system.switch_cpus0.dtb.data_misses           5551424                       # DTB misses
system.switch_cpus0.dtb.data_acv                   67                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       171216306                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           87920905                       # ITB hits
system.switch_cpus0.itb.fetch_misses            16820                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 593                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       87937725                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               490103401                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     98413856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             872552087                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          112316225                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     60374335                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            370352288                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11517746                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               652                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        41787                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       152662                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        11433                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          794                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         88696677                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1626850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              4                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    474732345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.837987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.926485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       317328024     66.84%     66.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3996003      0.84%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        16619929      3.50%     71.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         7913759      1.67%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        40965964      8.63%     81.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         8816208      1.86%     83.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        13331441      2.81%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2446729      0.52%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        63314288     13.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    474732345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.229168                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.780343                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        80573421                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    251577190                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        121886636                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     14941946                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5753152                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5109573                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5887                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     817292520                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        19278                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5753152                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        88093985                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       95477690                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     35223792                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        128125057                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    122058669                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     794261756                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1304216                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      11257595                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      27049737                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      78336331                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    607045730                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1055182061                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    887602208                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    167576094                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    428255639                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       178790088                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      3054888                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22318                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         68749313                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    152671136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     39175899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      4121804                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2194480                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         712942957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      2255570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        631498732                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       260322                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    188775407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    142196139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      2178347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    474732345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.330221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.890770                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    267231069     56.29%     56.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     50267098     10.59%     66.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     40607229      8.55%     75.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     37630944      7.93%     83.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     36371425      7.66%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     23902816      5.04%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11434601      2.41%     98.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4780346      1.01%     99.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2506817      0.53%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    474732345                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         723370     14.93%     14.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult          9345      0.19%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     15.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       383166      7.91%     23.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp       230966      4.77%     27.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt         1390      0.03%     27.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult       770335     15.89%     43.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       345641      7.13%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     50.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1188342     24.52%     75.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1194073     24.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         3220      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    376111422     59.56%     59.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214824      0.03%     59.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     50502760      8.00%     67.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     15929325      2.52%     70.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt       742936      0.12%     70.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult      7818398      1.24%     71.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       231250      0.04%     71.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       455598      0.07%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    140369258     22.23%     93.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36685398      5.81%     99.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      2434343      0.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     631498732                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.288501                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            4846628                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1474378318                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    725221971                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    484345519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    268458436                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    178784213                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    128297143                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     501037434                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      135304706                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      4726732                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     40557833                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        24822                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        34044                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      8719385                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1415228                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5753152                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       55408372                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     30563677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    758781017                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       949848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    152671136                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     39175899                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      2213155                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        302010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     30121733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        34044                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2891950                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3179333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6071283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    624695476                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    137478911                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6803251                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             43582490                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           173515853                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        76934767                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          36036942                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.274620                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             619959728                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            612642662                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        423755302                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        537013615                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.250027                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.789096                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    191982625                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        77228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5490869                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    446518981                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.256339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.500599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    301471088     67.52%     67.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     55160742     12.35%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     20439705      4.58%     84.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      8665538      1.94%     86.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5722884      1.28%     87.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      4661150      1.04%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2480581      0.56%     89.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      5476702      1.23%     90.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     42440591      9.50%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    446518981                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    560979180                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     560979180                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             142569831                       # Number of memory references committed
system.switch_cpus0.commit.loads            112113316                       # Number of loads committed
system.switch_cpus0.commit.membars              34824                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          65986847                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         119230085                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        452726260                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1719323                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     34559269      6.16%      6.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    309108844     55.10%     61.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       184864      0.03%     61.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     48332749      8.62%     69.91% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     14910811      2.66%     72.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt       617714      0.11%     72.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult      7566467      1.35%     74.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       203103      0.04%     74.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       454258      0.08%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    112148140     19.99%     94.14% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     30458618      5.43%     99.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      2434343      0.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    560979180                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     42440591                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1153974423                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1534302127                       # The number of ROB writes
system.switch_cpus0.timesIdled                 146213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15371056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           379489629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          526423131                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            526423131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.931007                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.931007                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.074106                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.074106                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       740697808                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      392608778                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        137053702                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       109661735                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      191973191                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       1040637                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       90761195                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     85310418                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      4555330                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     53603491                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       51493013                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    96.062797                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1126544                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2126                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           109487222                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1814043                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    8                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       110824607                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           20920520                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1820274                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       22383220                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           130407742                       # DTB hits
system.switch_cpus1.dtb.data_misses           3634317                       # DTB misses
system.switch_cpus1.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       133207827                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           70361529                       # ITB hits
system.switch_cpus1.itb.fetch_misses            32921                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 104                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       70394450                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               340320484                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     75684856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             697408867                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           90761195                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     52619557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            251389723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9569242                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               913                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        25364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      2117304                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        12532                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          227                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         70674599                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1323486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    334015540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.087953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.991316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205261103     61.45%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3420761      1.02%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        13903462      4.16%     66.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6775809      2.03%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        35468872     10.62%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         8093254      2.42%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        11777738      3.53%     85.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1670759      0.50%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        47643782     14.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    334015540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.266693                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049271                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        64873135                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    152394651                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        100859546                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     11107450                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4780758                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3779880                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4014                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     653854112                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        13677                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4780758                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        70622737                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       58720035                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     16107004                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        105202071                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     78582935                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     635216639                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       634311                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       9377975                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      12263880                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      53930231                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    493021551                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    848276197                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    717991904                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    130282980                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    344450063                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       148571488                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1321473                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10119                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         48866002                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    125341660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     24798632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3155380                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1392579                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         571830494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       998075                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        498730825                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       151738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    154397510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    123593236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       959948                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    334015540                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.493137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168405991     50.42%     50.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40757983     12.20%     62.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     32470197      9.72%     72.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     29838920      8.93%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     29549672      8.85%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     19207336      5.75%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8818321      2.64%     98.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3366566      1.01%     99.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1600554      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    334015540                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         306153     14.09%     14.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult           936      0.04%     14.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       172005      7.92%     22.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        60363      2.78%     24.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          910      0.04%     24.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult       219139     10.09%     34.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv       213514      9.83%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        577028     26.56%     71.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       622729     28.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          430      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    300440646     60.24%     60.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        61211      0.01%     60.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     40789846      8.18%     68.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     13188034      2.64%     71.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt       603380      0.12%     71.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult      5184417      1.04%     72.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       181478      0.04%     72.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       304173      0.06%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    113806450     22.82%     95.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     23121062      4.64%     99.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1049698      0.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     498730825                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.465474                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            2172777                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004357                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1121265983                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    589101535                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381527819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    212535722                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    138142875                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    102639956                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     394197069                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      106706103                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3250664                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     34196185                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        15994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        19620                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      5958423                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          538                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      1080680                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4780758                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       31326775                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     19952373                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    605878427                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       705445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    125341660                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     24798632                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       979472                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        169029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     19748982                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        19620                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2541154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2482393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      5023547                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    493368104                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    111314335                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5362721                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             33049858                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           134056300                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        62526118                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          22741965                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.449716                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             489274569                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            484167775                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        340330521                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        430839828                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.422682                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.789924                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    160403148                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38127                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      4664752                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    310449894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.431261                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.605847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191332982     61.63%     61.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     48577243     15.65%     77.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     16757912      5.40%     82.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6568656      2.12%     84.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4171336      1.34%     86.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      3543367      1.14%     87.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1953047      0.63%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3947629      1.27%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     33597722     10.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    310449894                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    444334675                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     444334675                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             109985684                       # Number of memory references committed
system.switch_cpus1.commit.loads             91145475                       # Number of loads committed
system.switch_cpus1.commit.membars              15363                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          54192440                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          96035813                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        359630834                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1050701                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     25904045      5.83%      5.83% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    249811485     56.22%     62.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        52085      0.01%     62.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     62.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     39065482      8.79%     70.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     12525917      2.82%     73.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt       482679      0.11%     73.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult      4984201      1.12%     74.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       153740      0.03%     74.94% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       304040      0.07%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     91160838     20.52%     95.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     18840465      4.24%     99.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1049698      0.24%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    444334675                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     33597722                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           880283484                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1233183930                       # The number of ROB writes
system.switch_cpus1.timesIdled                  57801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6304944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           529720610                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          418431060                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            418431060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.813325                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.813325                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.229521                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.229521                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       584935127                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      314087276                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        108880531                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        87186333                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      154192221                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        449932                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       82341805                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     68911920                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1983846                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     55180617                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       39238361                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    71.108957                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4195543                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         9585                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           131307428                       # DTB read hits
system.switch_cpus2.dtb.read_misses            177616                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   92                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       129366418                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           57267577                       # DTB write hits
system.switch_cpus2.dtb.write_misses            94127                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       54418265                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           188575005                       # DTB hits
system.switch_cpus2.dtb.data_misses            271743                       # DTB misses
system.switch_cpus2.dtb.data_acv                  113                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       183784683                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           71919922                       # ITB hits
system.switch_cpus2.itb.fetch_misses            15804                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 820                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       71935726                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               504485429                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     90512548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             766286690                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           82341805                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     43433904                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            365219991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        4605936                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               165                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        51007                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       525352                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         9843                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1734                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         73936210                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       810682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              7                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    458623608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.670840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.958283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       328611229     71.65%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         6201548      1.35%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        11888196      2.59%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        10459464      2.28%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        17737791      3.87%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4635694      1.01%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         6692276      1.46%     84.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         8532212      1.86%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        63865198     13.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    458623608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.163219                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.518947                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        62579498                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    283855013                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         91149720                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     18776816                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2262561                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      8085686                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41070                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     729838693                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       113745                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2262561                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        70252794                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles      159012245                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     28120329                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        101098689                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     97876990                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     719423794                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      2908455                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      26242806                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      29618016                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      37061114                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    538752935                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    962682649                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    763351103                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    199325387                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    450728832                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        88024106                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1613094                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       135729                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        100222332                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    133966059                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     60028083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     25801156                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     12549027                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         656734685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      2768957                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        622924235                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       220456                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    100471033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     64045210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      2298541                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    458623608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.358247                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.054800                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    265934559     57.99%     57.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     46625708     10.17%     68.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     40149586      8.75%     76.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     32176380      7.02%     83.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23816390      5.19%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     17464732      3.81%     92.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     16165511      3.52%     96.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10438007      2.28%     98.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5852735      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    458623608                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3595138     22.29%     22.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult        110447      0.68%     22.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      1874069     11.62%     34.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp       967494      6.00%     40.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt         7493      0.05%     40.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      1075010      6.66%     47.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv      1794115     11.12%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4514088     27.99%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2191630     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         6432      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    323250058     51.89%     51.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3287678      0.53%     52.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     52.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     67763188     10.88%     63.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     13724117      2.20%     65.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      4157156      0.67%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     16742600      2.69%     68.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      1967587      0.32%     69.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       208267      0.03%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    133164199     21.38%     90.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     57801922      9.28%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       851031      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     622924235                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.234772                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           16129484                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025893                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1418775739                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    584138410                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    467072493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    302046279                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    175878890                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    147003644                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     484750339                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      154296948                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     28002521                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     21708714                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        26456                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        45717                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      7407393                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         5235                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      4109149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2262561                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       86884409                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     27159619                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    707795413                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       322200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    133966059                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     60028083                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      2569564                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents       1223344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     25359289                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        45717                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1190004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1138352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2328356                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    619962213                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    131623490                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2962022                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             48291771                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           188988491                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        61613942                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          57365001                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.228900                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             614987777                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            614076137                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        421334713                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        556161887                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.217233                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.757576                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    104844958                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       470416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2164279                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    443282209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.358491                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.595406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    303968139     68.57%     68.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     39035919      8.81%     77.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     18032020      4.07%     81.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     10768267      2.43%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      9675130      2.18%     86.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8445838      1.91%     87.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      5068511      1.14%     89.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2857768      0.64%     89.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     45430617     10.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    443282209                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    602194848                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     602194848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             164878037                       # Number of memory references committed
system.switch_cpus2.commit.loads            112257347                       # Number of loads committed
system.switch_cpus2.commit.membars             178721                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          56109301                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         138699416                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        461639259                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3795473                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     43168666      7.17%      7.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    290855593     48.30%     55.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      3273908      0.54%     56.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     56.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     64390941     10.69%     66.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     13114312      2.18%     68.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      3471161      0.58%     69.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     16006928      2.66%     72.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1792944      0.30%     72.41% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       208265      0.03%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    112436068     18.67%     91.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     52625032      8.74%     99.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       851030      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    602194848                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     45430617                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1104097631                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1429511064                       # The number of ROB writes
system.switch_cpus2.timesIdled                 446839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               45861821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           365107554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          559032613                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            559032613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.902426                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.902426                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.108124                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.108124                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       705530652                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      370363288                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        182414295                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       126088495                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      208394755                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        698495                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      198774129                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    188409170                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      9416229                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    116912209                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      112108859                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    95.891490                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        2051459                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         4216                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           244630109                       # DTB read hits
system.switch_cpus3.dtb.read_misses           3694675                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   23                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       247206825                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           49950984                       # DTB write hits
system.switch_cpus3.dtb.write_misses          4393627                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  44                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       52762931                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           294581093                       # DTB hits
system.switch_cpus3.dtb.data_misses           8088302                       # DTB misses
system.switch_cpus3.dtb.data_acv                   67                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       299969756                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          151904913                       # ITB hits
system.switch_cpus3.itb.fetch_misses            78388                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 219                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      151983301                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               736404531                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    164591100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1523121883                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          198774129                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    114160318                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            543361084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       19847430                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               581                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        47242                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      4376854                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        11332                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          575                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        152829200                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2701548                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    722312483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.108674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.000132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       442288998     61.23%     61.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         6692538      0.93%     62.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        29410936      4.07%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        14722002      2.04%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        77425884     10.72%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        17822952      2.47%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        26867460      3.72%     85.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3235293      0.45%     85.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       103846420     14.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    722312483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269925                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.068322                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       141338666                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    326524842                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        220128415                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     24407537                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9913023                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      7210917                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        11132                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1433431159                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        35401                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9913023                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       153683317                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      112938011                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     36349901                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        230112401                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    179315830                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1394650346                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1000302                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      20615409                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      28626963                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     124364514                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1077742004                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1862385466                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1589176049                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    273204307                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    777267749                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       300474255                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2920647                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        44449                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        108578111                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    277450474                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     58357547                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10049494                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5705944                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1258382729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      2316021                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1108240682                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       299086                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    312212608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    254501934                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      2177663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    722312483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.534295                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.941397                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    358741719     49.67%     49.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     86807930     12.02%     61.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     69516749      9.62%     71.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     66160302      9.16%     80.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     67336358      9.32%     89.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     42932475      5.94%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     19430770      2.69%     98.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7763519      1.07%     99.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3622661      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    722312483                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         895848     18.07%     18.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult           286      0.01%     18.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     18.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       249179      5.03%     23.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp        78367      1.58%     24.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt          632      0.01%     24.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult       262191      5.29%     29.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv       145676      2.94%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt           24      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     32.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1853717     37.39%     70.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1472445     29.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         4172      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    669417178     60.40%     60.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       308036      0.03%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     88061307      7.95%     68.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp     28068912      2.53%     70.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt       423489      0.04%     70.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     10303321      0.93%     71.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       348089      0.03%     71.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       579249      0.05%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    253391342     22.86%     94.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     55086699      4.97%     99.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      2248888      0.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1108240682                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.504935                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            4958365                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.004474                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2482439342                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1280382927                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    853854953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    461611956                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    292568969                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    223513045                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     881753463                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      231441412                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      9347508                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     68538142                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        28515                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        43089                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     11820852                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1002                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      2534121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9913023                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       53297158                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     46544705                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1333863350                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1439783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    277450474                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     58357547                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2257570                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        180169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     46373222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        43089                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      5193063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      5186630                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     10379693                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1097347556                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    248378318                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     10893126                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             73164600                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           302726711                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       139048018                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          54348393                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.490142                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1088608522                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1077367998                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        753117658                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        950845854                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.463011                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.792050                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    324681128                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       138358                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      9663811                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    674631983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.493170                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.661036                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    410037314     60.78%     60.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    105920109     15.70%     76.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     35967454      5.33%     81.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     14619436      2.17%     83.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      9425838      1.40%     85.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      7841063      1.16%     86.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      4129039      0.61%     87.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      9589796      1.42%     88.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     77101934     11.43%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    674631983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts   1007340270                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1007340270                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             255449027                       # Number of memory references committed
system.switch_cpus3.commit.loads            208912332                       # Number of loads committed
system.switch_cpus3.commit.membars              50179                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         121919977                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         211465869                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        821877047                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1957286                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     58858299      5.84%      5.84% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    567155957     56.30%     62.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       286410      0.03%     62.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     85150222      8.45%     70.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp     26850622      2.67%     73.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt       341095      0.03%     73.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     10041471      1.00%     74.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       327382      0.03%     74.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       579179      0.06%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    208962511     20.74%     95.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     46538235      4.62%     99.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      2248887      0.22%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1007340270                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     77101934                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1926773824                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2712010162                       # The number of ROB writes
system.switch_cpus3.timesIdled                 137596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               14092048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           133636548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          948486143                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            948486143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.776400                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.776400                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.287996                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.287996                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1313859723                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      699709074                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        231916115                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       189083257                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      325136808                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1024369                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            6983737                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6983668                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4891                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4892                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          9803691                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        13596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15494                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          25479                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7359800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7359792                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       400697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8659333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       140967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5746319                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1129941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8291414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       360955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     13767967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38497593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12819648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    352586339                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4508864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    236542735                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     36150336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    319935856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     11548288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    568989205                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1543081271                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67504                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         24194649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000564                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               24181008     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  13641      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24194649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21898246779                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         322938578                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4984793119                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         114903396                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3239433163                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         909318070                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5312310385                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         293311883                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7672144798                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017243                       # Number of seconds simulated
sim_ticks                                 17243154000                       # Number of ticks simulated
final_tick                               2777460756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               44289326                       # Simulator instruction rate (inst/s)
host_op_rate                                 44289320                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              291043983                       # Simulator tick rate (ticks/s)
host_mem_usage                                 774672                       # Number of bytes of host memory used
host_seconds                                    59.25                       # Real time elapsed on the host
sim_insts                                  2623958980                       # Number of instructions simulated
sim_ops                                    2623958980                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       604224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      2621504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       211456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       433088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       747264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      2238208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       247296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       658624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7761664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       604224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       211456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       747264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       247296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1810240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3513984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3513984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         9441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        40961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         6767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        11676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        34972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              121276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         54906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     35041385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    152031583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     12263186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     25116519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     43336851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    129802703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     14341692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     38196260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             450130179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     35041385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     12263186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     43336851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     14341692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        104983114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       203790095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203790095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       203790095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     35041385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    152031583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     12263186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     25116519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     43336851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    129802703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     14341692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     38196260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            653920275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      121273                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56826                       # Number of write requests accepted
system.mem_ctrls.readBursts                    121273                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7731072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3547264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7761472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3636864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    475                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1408                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1876                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3311                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17243095500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                121273                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   60487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        67288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.582452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.631001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.245169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39208     58.27%     58.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16245     24.14%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4712      7.00%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2040      3.03%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1126      1.67%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          756      1.12%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          593      0.88%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          398      0.59%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2210      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        67288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.742397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.142309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            182      5.54%      5.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1615     49.12%     54.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           974     29.62%     84.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           276      8.39%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            85      2.59%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            36      1.09%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           31      0.94%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           16      0.49%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           21      0.64%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           16      0.49%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6      0.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.12%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.12%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.15%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.06%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            2      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3288                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.857056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     15.760614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          3281     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             2      0.06%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            1      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3288                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2670313250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4935275750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  603990000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22105.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40855.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       448.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    450.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    81771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27156                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      96817.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19719519120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10759658250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             43860889800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            25514773200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          33716002320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         278067895695                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          65803959000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           477442697385                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            924.908596                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   9524587750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     575640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7138488500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              19152965160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10450526625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41805878400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            24003488160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          33716002320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         280966532085                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          63261295500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           473356688250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            916.993123                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   9554972500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     575640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7108493500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     10363                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3955     45.69%     45.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.06%     45.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     18      0.21%     45.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     16      0.18%     46.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4662     53.86%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8656                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3955     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.06%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      18      0.23%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      16      0.20%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3944     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7938                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             16266401500     93.43%     93.43% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6013000      0.03%     93.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8602500      0.05%     93.52% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               15964500      0.09%     93.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1112957500      6.39%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         17409939000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.845989                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.917052                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         3     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::2                         1     11.11%     44.44% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     11.11%     55.56% # number of syscalls executed
system.cpu0.kern.syscall::4                         1     11.11%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     11.11%     77.78% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     11.11%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     11.11%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     9                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   10      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  159      1.66%      1.76% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.02%      1.78% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8267     86.17%     87.95% # number of callpals executed
system.cpu0.kern.callpal::rdps                     47      0.49%     88.44% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     88.45% # number of callpals executed
system.cpu0.kern.callpal::rti                     351      3.66%     92.11% # number of callpals executed
system.cpu0.kern.callpal::callsys                 300      3.13%     95.24% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.05%     95.29% # number of callpals executed
system.cpu0.kern.callpal::rdunique                452      4.71%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  9594                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              511                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                319                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                320                      
system.cpu0.kern.mode_good::user                  319                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.626223                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.769880                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       15297728000     92.06%     92.06% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1318900500      7.94%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     159                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            49918                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          491.406514                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1256714                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            50350                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.959563                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   491.406514                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.959778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.959778                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          5870238                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         5870238                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       804423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         804423                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       390199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        390199                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9901                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9901                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        10006                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        10006                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1194622                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1194622                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1194622                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1194622                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       202395                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       202395                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        34066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        34066                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2225                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2225                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1187                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       236461                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        236461                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       236461                       # number of overall misses
system.cpu0.dcache.overall_misses::total       236461                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14862833777                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14862833777                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2263859138                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2263859138                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     93624492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     93624492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      6851061                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6851061                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17126692915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17126692915                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17126692915                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17126692915                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1006818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1006818                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       424265                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       424265                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        12126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        12126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        11193                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        11193                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1431083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1431083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1431083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1431083                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.201024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.201024                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.080294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.080294                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.183490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.183490                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.106048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.106048                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.165232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.165232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165232                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 73434.787307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73434.787307                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 66455.091235                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66455.091235                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 42078.423371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42078.423371                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5771.744735                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5771.744735                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72429.250130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72429.250130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72429.250130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72429.250130                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       229299                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8777                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            140                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.375316                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.692857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19708                       # number of writebacks
system.cpu0.dcache.writebacks::total            19708                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       159030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       159030                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        24875                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        24875                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          326                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          326                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       183905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       183905                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       183905                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       183905                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        43365                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        43365                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         9191                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9191                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1899                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1899                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52556                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          372                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          184                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          184                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          556                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          556                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3040883361                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3040883361                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    580821234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    580821234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     70784756                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     70784756                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      5095939                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5095939                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3621704595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3621704595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3621704595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3621704595                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     83741000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     83741000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     41192000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     41192000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    124933000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    124933000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.043071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.021663                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021663                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.156606                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.156606                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.104619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.104619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.036725                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036725                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.036725                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036725                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 70122.987686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70122.987686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 63194.563595                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63194.563595                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 37274.753028                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37274.753028                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4351.783945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4351.783945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 68911.343995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68911.343995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 68911.343995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68911.343995                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225110.215054                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225110.215054                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223869.565217                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223869.565217                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224699.640288                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224699.640288                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            29224                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.983330                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             875208                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            29735                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            29.433597                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.983330                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998014                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998014                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1649784                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1649784                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       778319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         778319                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       778319                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          778319                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       778319                       # number of overall hits
system.cpu0.icache.overall_hits::total         778319                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        31947                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        31947                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        31947                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         31947                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        31947                       # number of overall misses
system.cpu0.icache.overall_misses::total        31947                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1286557616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1286557616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1286557616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1286557616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1286557616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1286557616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       810266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       810266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       810266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       810266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       810266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       810266                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.039428                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.039428                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.039428                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.039428                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.039428                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.039428                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40271.625380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40271.625380                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40271.625380                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40271.625380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40271.625380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40271.625380                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1658                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.214286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         2695                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2695                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         2695                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2695                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         2695                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2695                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        29252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        29252                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        29252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        29252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        29252                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        29252                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1115341340                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1115341340                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1115341340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1115341340                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1115341340                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1115341340                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.036102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.036102                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036102                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.036102                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036102                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38128.720771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38128.720771                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38128.720771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38128.720771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38128.720771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38128.720771                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2713                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     606     40.05%     40.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     18      1.19%     41.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     15      0.99%     42.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    874     57.77%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1513                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      604     49.11%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      18      1.46%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      15      1.22%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     593     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1230                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             16767459500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8228000      0.05%     97.74% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               12548000      0.07%     97.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              375535000      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         17163770500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996700                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.678490                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.812954                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.10%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  119      5.83%      5.93% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.20%      6.13% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1258     61.67%     67.79% # number of callpals executed
system.cpu1.kern.callpal::rdps                     41      2.01%     69.80% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.10%     69.90% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.10%     70.00% # number of callpals executed
system.cpu1.kern.callpal::rti                     224     10.98%     80.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                 134      6.57%     87.55% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.05%     87.60% # number of callpals executed
system.cpu1.kern.callpal::rdunique                253     12.40%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2040                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              299                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                193                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 44                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                197                      
system.cpu1.kern.mode_good::user                  193                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.658863                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.113636                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.736940                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         624230000      3.79%      3.79% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           334073500      2.03%      5.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         15526564500     94.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     119                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             8023                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          479.527561                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             507342                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8468                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            59.912848                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   479.527561                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.936577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2169510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2169510                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       400312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         400312                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        96066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         96066                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       496378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          496378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       496378                       # number of overall hits
system.cpu1.dcache.overall_hits::total         496378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21669                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21669                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        16695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16695                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          895                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          886                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          886                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        38364                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         38364                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        38364                       # number of overall misses
system.cpu1.dcache.overall_misses::total        38364                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1436109734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1436109734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1290756837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1290756837                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     14991994                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14991994                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      4828538                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4828538                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       127001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       127001                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2726866571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2726866571                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2726866571                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2726866571                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       421981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       421981                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       112761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       112761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         2320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       534742                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       534742                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       534742                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       534742                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.051351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.051351                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.148057                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.148057                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.325218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.381897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.381897                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.071743                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.071743                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.071743                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.071743                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 66274.850431                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66274.850431                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77313.976460                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77313.976460                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 16750.831285                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16750.831285                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5449.817156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5449.817156                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 71078.786649                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71078.786649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 71078.786649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71078.786649                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       135383                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3828                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2311                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             77                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.581999                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    49.714286                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4692                       # number of writebacks
system.cpu1.dcache.writebacks::total             4692                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14968                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        13277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        13277                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        28245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        28245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        28245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        28245                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6701                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6701                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         3418                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3418                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          808                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          808                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          881                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          881                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        10119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        10119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        10119                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        10119                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           33                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           33                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    463833425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    463833425                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    273075214                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    273075214                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      9357254                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      9357254                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3513462                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3513462                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       119499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       119499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    736908639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    736908639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    736908639                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    736908639                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7416500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7416500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      7416500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7416500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.015880                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015880                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.030312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.293605                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.293605                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.379741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.379741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.018923                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018923                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.018923                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018923                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 69218.538278                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69218.538278                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 79893.275015                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79893.275015                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 11580.759901                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11580.759901                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3988.038593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3988.038593                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72824.255262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72824.255262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72824.255262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72824.255262                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224742.424242                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224742.424242                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224742.424242                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224742.424242                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            11588                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.453205                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             215429                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.804050                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.453205                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.993073                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993073                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           424628                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          424628                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       193947                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         193947                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       193947                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          193947                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       193947                       # number of overall hits
system.cpu1.icache.overall_hits::total         193947                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        12563                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12563                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        12563                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12563                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        12563                       # number of overall misses
system.cpu1.icache.overall_misses::total        12563                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    509591043                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    509591043                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    509591043                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    509591043                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    509591043                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    509591043                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       206510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       206510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       206510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       206510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       206510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       206510                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.060835                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.060835                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.060835                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.060835                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.060835                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.060835                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 40562.846693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40562.846693                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 40562.846693                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40562.846693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 40562.846693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40562.846693                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1805                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    78.478261                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          955                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          955                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          955                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          955                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          955                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          955                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        11608                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11608                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        11608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11608                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        11608                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11608                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    445968898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    445968898                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    445968898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    445968898                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    445968898                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    445968898                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.056210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.056210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.056210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.056210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.056210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.056210                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38419.098725                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38419.098725                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 38419.098725                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38419.098725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 38419.098725                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38419.098725                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     86186                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1522     40.42%     40.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.03%     40.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     18      0.48%     40.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     10      0.27%     41.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2214     58.80%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3765                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1518     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.03%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      18      0.59%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      10      0.33%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1515     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3062                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             16549664000     95.98%     95.98% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 960000      0.01%     95.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               10016000      0.06%     96.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                9256000      0.05%     96.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              672206000      3.90%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         17242102000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997372                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.684282                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.813280                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      4.35%      8.70% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     21.74%     30.43% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      8.70%     39.13% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      4.35%     43.48% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      4.35%     47.83% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     13.04%     60.87% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     17.39%     78.26% # number of syscalls executed
system.cpu2.kern.syscall::73                        4     17.39%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      4.35%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    23                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   39      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  140      0.17%      0.21% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3415      4.03%      4.25% # number of callpals executed
system.cpu2.kern.callpal::rdps                     54      0.06%      4.31% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%      4.31% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.00%      4.32% # number of callpals executed
system.cpu2.kern.callpal::rti                     321      0.38%      4.70% # number of callpals executed
system.cpu2.kern.callpal::callsys                 204      0.24%      4.94% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      4.94% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80479     95.06%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 84661                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              461                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                304                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                304                      
system.cpu2.kern.mode_good::user                  304                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.659436                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.794771                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       11073205500     64.22%     64.22% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6168896500     35.78%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     140                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            48381                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          500.847569                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4186419                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            48893                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            85.624098                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   500.847569                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978218                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978218                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17230792                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17230792                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2744615                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2744615                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1302847                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1302847                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        49297                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        49297                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        48816                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48816                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4047462                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4047462                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4047462                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4047462                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        77281                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        77281                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        69106                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        69106                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1713                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1713                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1203                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1203                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       146387                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146387                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       146387                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146387                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4796140183                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4796140183                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   5170160205                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5170160205                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     52747497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     52747497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      6311047                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6311047                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9966300388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9966300388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9966300388                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9966300388                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2821896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2821896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1371953                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1371953                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        51010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        51010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        50019                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        50019                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4193849                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4193849                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4193849                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4193849                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027386                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027386                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.050371                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050371                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033582                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.024051                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.024051                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.034905                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034905                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.034905                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034905                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 62061.052303                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 62061.052303                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74814.924970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74814.924970                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 30792.467601                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30792.467601                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5246.090607                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5246.090607                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 68081.867843                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68081.867843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 68081.867843                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68081.867843                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       398565                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        11093                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             6394                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            183                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.334220                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    60.617486                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        34051                       # number of writebacks
system.cpu2.dcache.writebacks::total            34051                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        38682                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        38682                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        56675                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        56675                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          254                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          254                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        95357                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        95357                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        95357                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        95357                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38599                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38599                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12431                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12431                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1459                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1459                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1195                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1195                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51030                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51030                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51030                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           87                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           87                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data           97                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           97                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2450842581                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2450842581                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    937130644                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    937130644                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     36345752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     36345752                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      4528953                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4528953                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        99000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        99000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3387973225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3387973225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3387973225                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3387973225                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     18472000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     18472000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     20091000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     20091000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013678                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013678                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.009061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.028602                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028602                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.023891                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.023891                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.012168                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012168                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.012168                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012168                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63494.976062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63494.976062                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75386.585472                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75386.585472                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 24911.413297                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24911.413297                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3789.918828                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3789.918828                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 66391.793553                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66391.793553                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 66391.793553                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66391.793553                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       161900                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161900                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 212321.839080                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 212321.839080                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 207123.711340                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 207123.711340                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            28476                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.797640                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2797473                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28988                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            96.504519                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.797640                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999605                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999605                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5493176                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5493176                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2700525                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2700525                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2700525                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2700525                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2700525                       # number of overall hits
system.cpu2.icache.overall_hits::total        2700525                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        31817                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        31817                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        31817                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         31817                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        31817                       # number of overall misses
system.cpu2.icache.overall_misses::total        31817                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1456569018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1456569018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1456569018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1456569018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1456569018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1456569018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2732342                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2732342                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2732342                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2732342                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2732342                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2732342                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.011645                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011645                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.011645                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011645                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.011645                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011645                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45779.583807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45779.583807                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45779.583807                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45779.583807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45779.583807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45779.583807                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2516                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    41.933333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3326                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3326                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3326                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3326                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3326                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3326                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        28491                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28491                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        28491                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28491                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        28491                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28491                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1242363693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1242363693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1242363693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1242363693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1242363693                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1242363693                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.010427                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.010427                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.010427                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.010427                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.010427                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43605.478677                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43605.478677                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43605.478677                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43605.478677                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43605.478677                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43605.478677                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      4053                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1121     39.74%     39.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     18      0.64%     40.38% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     29      1.03%     41.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1653     58.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2821                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1120     49.27%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      18      0.79%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      29      1.28%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1106     48.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2273                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             16543987000     96.26%     96.26% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                7536000      0.04%     96.30% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               18498500      0.11%     96.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              617550500      3.59%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         17187572000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999108                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.669087                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.805743                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   10      0.27%      0.27% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  145      3.87%      4.14% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2447     65.38%     69.52% # number of callpals executed
system.cpu3.kern.callpal::rdps                     36      0.96%     70.48% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.03%     70.50% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.03%     70.53% # number of callpals executed
system.cpu3.kern.callpal::rti                     333      8.90%     79.43% # number of callpals executed
system.cpu3.kern.callpal::callsys                 291      7.77%     87.20% # number of callpals executed
system.cpu3.kern.callpal::rdunique                479     12.80%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3743                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              478                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                295                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                295                      
system.cpu3.kern.mode_good::user                  295                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.617155                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.763260                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1146804000     66.80%     66.80% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           570004500     33.20%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     145                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            13378                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          484.139208                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             829818                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13884                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            59.767934                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   484.139208                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.945584                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.945584                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3434056                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3434056                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       621733                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         621733                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       171245                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        171245                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         3269                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3269                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2514                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2514                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       792978                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          792978                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       792978                       # number of overall hits
system.cpu3.dcache.overall_hits::total         792978                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        33448                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        33448                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        19083                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        19083                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1523                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1523                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1518                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1518                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        52531                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         52531                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        52531                       # number of overall misses
system.cpu3.dcache.overall_misses::total        52531                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2251642399                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2251642399                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   1467477886                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1467477886                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     19654741                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     19654741                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      8287065                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8287065                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        61001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        61001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3719120285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3719120285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3719120285                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3719120285                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       655181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       655181                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       190328                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       190328                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         4792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         4032                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4032                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       845509                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       845509                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       845509                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       845509                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.051052                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.051052                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.100264                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.100264                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.317821                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.317821                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.376488                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.376488                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.062129                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.062129                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.062129                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.062129                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67317.699085                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67317.699085                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76899.747734                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76899.747734                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 12905.279711                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12905.279711                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5459.199605                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5459.199605                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 70798.581504                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70798.581504                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 70798.581504                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70798.581504                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       144360                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         8413                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1748                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            183                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.585812                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    45.972678                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8597                       # number of writebacks
system.cpu3.dcache.writebacks::total             8597                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        21970                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        21970                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        13623                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        13623                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           84                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35593                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        11478                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        11478                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         5460                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         5460                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1439                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1439                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         1502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1502                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        16938                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        16938                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        16938                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16938                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           51                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           51                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           51                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           51                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    754956832                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    754956832                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    364518064                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    364518064                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     16070254                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16070254                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      6039935                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6039935                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        54999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        54999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1119474896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1119474896                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1119474896                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1119474896                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     11482500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     11482500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     11482500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     11482500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017519                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.028687                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.028687                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.300292                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.300292                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.372520                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.372520                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.020033                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020033                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.020033                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020033                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 65774.249172                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65774.249172                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66761.550183                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66761.550183                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 11167.653926                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11167.653926                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4021.261651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4021.261651                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 66092.507734                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66092.507734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 66092.507734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66092.507734                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 225147.058824                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225147.058824                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 225147.058824                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225147.058824                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            22311                       # number of replacements
system.cpu3.icache.tags.tagsinuse          508.894612                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1708693                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22820                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            74.876994                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   508.894612                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.993935                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993935                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           712779                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          712779                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       321598                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         321598                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       321598                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          321598                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       321598                       # number of overall hits
system.cpu3.icache.overall_hits::total         321598                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        23633                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        23633                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        23633                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         23633                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        23633                       # number of overall misses
system.cpu3.icache.overall_misses::total        23633                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    697860376                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    697860376                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    697860376                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    697860376                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    697860376                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    697860376                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       345231                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       345231                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       345231                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       345231                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       345231                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       345231                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.068456                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.068456                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.068456                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.068456                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.068456                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.068456                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 29529.064275                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29529.064275                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 29529.064275                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29529.064275                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 29529.064275                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29529.064275                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.727273                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1316                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1316                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1316                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1316                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1316                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1316                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        22317                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22317                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        22317                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22317                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        22317                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22317                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    618666340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    618666340                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    618666340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    618666340                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    618666340                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    618666340                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.064644                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.064644                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.064644                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.064644                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.064644                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.064644                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 27721.752028                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27721.752028                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 27721.752028                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27721.752028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 27721.752028                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27721.752028                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  385                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 385                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2275                       # Transaction distribution
system.iobus.trans_dist::WriteResp                355                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1474                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          491                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2189                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   125093                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               398000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               35000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              620000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11219954                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1119000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1926004                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1923                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       369998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       369998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    412704952                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    412704952                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       369998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       369998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       369998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       369998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123332.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123332.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214950.495833                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214950.495833                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3616                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  510                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.090196                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       212000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       212000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    312858958                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    312858958                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       212000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       212000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70666.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162947.373958                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162947.373958                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    138504                       # number of replacements
system.l2.tags.tagsinuse                  4276.269158                       # Cycle average of tags in use
system.l2.tags.total_refs                      122912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    141601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.868016                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1263.817678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   173.713489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   707.604433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    55.082074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   120.846482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   638.795939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1147.133101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    36.165765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   133.110197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.077137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.010603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.043189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.038989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.070015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.008124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.261003                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.189026                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4648937                       # Number of tag accesses
system.l2.tags.data_accesses                  4648937                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        19563                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6934                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         7968                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        16694                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        11487                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        18247                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2560                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   84971                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67048                       # number of Writeback hits
system.l2.Writeback_hits::total                 67048                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           66                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           95                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  350                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3531                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        19563                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         7968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        13264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        18247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2878                       # number of demand (read+write) hits
system.l2.demand_hits::total                    88502                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        19563                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8214                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         7968                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1674                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16694                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        13264                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        18247                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2878                       # number of overall hits
system.l2.overall_hits::total                   88502                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         9666                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        35241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4419                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        11783                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        25749                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         4068                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7101                       # number of ReadReq misses
system.l2.ReadReq_misses::total                101657                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          568                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          301                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          450                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1624                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           69                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              230                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2505                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         9251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         3238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20823                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         9666                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        41070                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         6924                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        11783                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        35000                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4068                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10339                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122480                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         9666                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        41070                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3630                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         6924                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        11783                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        35000                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4068                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10339                       # number of overall misses
system.l2.overall_misses::total                122480                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    879845250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2981275500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    350251000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    442777000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1037980250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2312308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    404000250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    719013250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9127451000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      2613431                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       943971                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1821944                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1814952                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7194298                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       316991                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       342989                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       343490                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1065968                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    536956986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    258261999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    893650749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    338277748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2027147482                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    879845250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3518232486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    350251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    701038999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1037980250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3205959249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    404000250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1057290998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11154598482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    879845250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3518232486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    350251000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    701038999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1037980250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3205959249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    404000250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1057290998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11154598482                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        29229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        42175                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        11598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5937                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        28477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        37236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        22315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         9661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              186628                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67048                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67048                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          687                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1974                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           87                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         7109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        11028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         3556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24354                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        29229                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        11598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        28477                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        48264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        22315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        13217                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               210982                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        29229                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        11598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        28477                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        48264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        22315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        13217                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              210982                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.330699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.835590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.312985                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.744315                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.413773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.691508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.182299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.735017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.544704                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.826783                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.820163                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.813333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.825688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.822695                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.820000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.859649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.816092                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.845588                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.819947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.941375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.838865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.910574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855014                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.330699                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.833333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.312985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.805304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.413773                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.725178                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.182299                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.782250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580523                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.330699                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.312985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.805304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.413773                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.725178                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.182299                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.782250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580523                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 91024.751707                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 84596.790670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 96487.878788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 100198.461190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88091.339218                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89801.875801                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 99311.762537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 101255.210534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89786.743658                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4601.110915                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3136.116279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5973.586885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4033.226667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4429.986453                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4594.072464                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1524.341463                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  6999.775510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4837.887324                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4634.643478                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 92118.199691                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 103098.602395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 96600.448492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 104471.200741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97351.365413                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 91024.751707                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 85664.292330                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 96487.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 101247.689053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88091.339218                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 91598.835686                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 99311.762537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 102262.404294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91072.815823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 91024.751707                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 85664.292330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 96487.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 101247.689053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88091.339218                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 91598.835686                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 99311.762537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 102262.404294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91072.815823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                52985                       # number of writebacks
system.l2.writebacks::total                     52985                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          225                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          326                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          159                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          108                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           26                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          204                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1161                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          225                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1161                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          225                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1161                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         9441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        35174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         3304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        11675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        25723                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3864                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           100496                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          568                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          301                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          450                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1624                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           69                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          230                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         9251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         3238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20823                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         9441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        41003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         3304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         6765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        11675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        34974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            121319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         9441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        41003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         3304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         6765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        11675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        34974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           121319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          382                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          184                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           33                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           87                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           51                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          355                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          556                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           33                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data           97                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           51                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          737                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    742674500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2537173750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    281412500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    377717000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    883209500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1988583500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    337929000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    626604000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7775303750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     10430461                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      5501269                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      5507780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      8169897                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     29609407                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1259059                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       740038                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       885045                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      1282064                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4166206                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    464439014                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    227207501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    779069751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    298080752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1768797018                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    742674500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3001612764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    281412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    604924501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    883209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2767653251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    337929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    924684752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9544100768                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    742674500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3001612764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    281412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    604924501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    883209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2767653251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    337929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    924684752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9544100768                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     78528500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1479000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     80007500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     38797000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      6973500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     17328500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     10790000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     73889000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    117325500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      6973500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     18807500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     10790000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    153896500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.323001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.834001                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.284877                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.717534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.409980                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.690810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.173157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.730256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.538483                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.826783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.820163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.813333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.825688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.822695                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.820000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.859649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.816092                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.845588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.819947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.941375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.838865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.910574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855014                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.323001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.831974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.284877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.786811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.409980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.724639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.173157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.778770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.575021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.323001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.831974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.284877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.786811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.409980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.724639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.173157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.778770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.575021                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78664.813049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72132.079093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85173.274818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88665.962441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75649.635974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77307.604090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 87455.745342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88817.009213                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77369.285842                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18363.487676                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18276.641196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18058.295082                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18155.326667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18232.393473                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18247.231884                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18049.707317                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18062.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18057.239437                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18113.939130                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79677.305541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 90701.597206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 84214.652578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 92057.057443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84944.389281                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 78664.813049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73204.710972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85173.274818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 89419.734072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75649.635974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 79134.592869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 87455.745342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 89836.272418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78669.464536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 78664.813049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73204.710972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85173.274818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 89419.734072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75649.635974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 79134.592869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 87455.745342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 89836.272418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78669.464536                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211098.118280                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       147900                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209443.717277                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210853.260870                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211318.181818                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 199178.160920                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211568.627451                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208138.028169                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211017.086331                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211318.181818                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 193891.752577                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211568.627451                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 208814.789688                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              100882                       # Transaction distribution
system.membus.trans_dist::ReadResp             100881                       # Transaction distribution
system.membus.trans_dist::WriteReq                355                       # Transaction distribution
system.membus.trans_dist::WriteResp               355                       # Transaction distribution
system.membus.trans_dist::Writeback             54906                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5082                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4690                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1876                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20808                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       307223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       308699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 314462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2189                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11153024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11155213                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11400973                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7935                       # Total snoops (count)
system.membus.snoop_fanout::samples            188649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  188649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              188649                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1264998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440898012                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1938996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          650053093                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1738696                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      1459748                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        25240                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       919585                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         655384                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.269540                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          87373                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             1125030                       # DTB read hits
system.switch_cpus0.dtb.read_misses              2826                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          372487                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             464193                       # DTB write hits
system.switch_cpus0.dtb.write_misses              352                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  38                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         190257                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1589223                       # DTB hits
system.switch_cpus0.dtb.data_misses              3178                       # DTB misses
system.switch_cpus0.dtb.data_acv                   42                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          562744                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             429638                       # ITB hits
system.switch_cpus0.itb.fetch_misses              557                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 196                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         430195                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 7783329                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      1518179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               7332090                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1738696                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       742757                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              4999507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          80498                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               301                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         1304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        16433                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          596                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           810267                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        17007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      6576640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.114869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.472879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5182114     78.80%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          121328      1.84%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          236912      3.60%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           83803      1.27%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          159788      2.43%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           86513      1.32%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           93844      1.43%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           47956      0.73%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          564382      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      6576640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.223387                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.942025                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1192345                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4118057                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          1114228                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       113567                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       120975                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1829                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       6717792                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4627                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1261449                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1538138                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2154165                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          1153902                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       430543                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       6554530                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        65612                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         38084                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        104134                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        121239                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      4661580                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      8182628                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      8175868                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         6218                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      4078370                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          583264                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        84528                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        13891                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           727132                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1150922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       495861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       144939                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        58942                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           6249272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       117040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          6091671                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         5715                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       734567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       370598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        75565                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      6576640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.926259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.711100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      4490572     68.28%     68.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       574759      8.74%     77.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       503943      7.66%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       336173      5.11%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       267635      4.07%     93.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       148075      2.25%     96.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       130502      1.98%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93268      1.42%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        31713      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      6576640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          39495     37.99%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         44575     42.87%     80.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        19898     19.14%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           31      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      4398649     72.21%     72.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        13208      0.22%     72.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd          417      0.01%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv           15      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1160768     19.06%     91.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       471897      7.75%     99.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        46686      0.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       6091671                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.782656                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             103970                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017068                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     18845497                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      7094288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      5975012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        24175                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes        11432                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses        11125                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       6182610                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          13000                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        81189                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       145647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          296                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         5036                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        59841                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1661                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        26299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         342563                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121173                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      6440292                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1150922                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       495861                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        94964                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          2369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       118025                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         5036                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        14074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        22986                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        37060                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      6042962                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1129422                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        48714                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                73980                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1594562                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1208226                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            465140                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.776398                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               5997925                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              5986137                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          3399013                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          4285304                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.769097                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.793179                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       743865                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        41475                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        33797                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      6456048                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.881441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.119112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      4926862     76.31%     76.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       542917      8.41%     84.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       266425      4.13%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       101298      1.57%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        89364      1.38%     91.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        55808      0.86%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        27138      0.42%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        58245      0.90%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       387991      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      6456048                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      5690628                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       5690628                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1441306                       # Number of memory references committed
system.switch_cpus0.commit.loads              1005283                       # Number of loads committed
system.switch_cpus0.commit.membars              19375                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1150244                       # Number of branches committed
system.switch_cpus0.commit.fp_insts             10958                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          5534856                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        71960                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        58855      1.03%      1.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      4110798     72.24%     73.27% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult        12630      0.22%     73.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd          409      0.01%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv           15      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      1024658     18.01%     91.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       436577      7.67%     99.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        46686      0.82%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      5690628                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       387991                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads            12492437                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           12989857                       # The number of ROB writes
system.switch_cpus0.timesIdled                  20151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1206689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            26493569                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            5631804                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              5631804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.382031                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.382031                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.723573                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.723573                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         7676501                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        4355798                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             6136                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            5033                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         122232                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         49124                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         487141                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       416700                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9405                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       402188                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         358894                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    89.235382                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          17607                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          416                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              449988                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1652                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   44                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses          112981                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             120098                       # DTB write hits
system.switch_cpus1.dtb.write_misses              349                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          63677                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              570086                       # DTB hits
system.switch_cpus1.dtb.data_misses              2001                       # DTB misses
system.switch_cpus1.dtb.data_acv                   64                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          176658                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             136293                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1793                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         138086                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2140439                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       490515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1850484                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             487141                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       376501                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              1025495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          26320                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                26                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       138882                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          751                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           206511                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         5566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1669483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.114405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1151805     68.99%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           29265      1.75%     70.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          277577     16.63%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           26960      1.61%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39903      2.39%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19448      1.16%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           28211      1.69%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11445      0.69%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           84869      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1669483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.227589                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.864535                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          395355                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       775655                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           471169                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14743                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         12561                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34778                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          613                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1741562                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1698                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         12561                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          407180                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         162607                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       502381                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           473980                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       110774                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1696061                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1738                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3708                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         12781                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         69226                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      1079711                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      1959310                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      1956342                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         2664                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       938839                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          140872                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        25205                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         3110                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           106549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       444197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       126465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20975                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9002                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1595698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        23540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1580520                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1560                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       170457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        74751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        14924                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1669483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.451824                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1015148     60.81%     60.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       133293      7.98%     68.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       332420     19.91%     88.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        77603      4.65%     93.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50786      3.04%     96.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        30581      1.83%     98.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17148      1.03%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9391      0.56%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3113      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1669483                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1400      6.36%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13717     62.34%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6886     31.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       979035     61.94%     61.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         3536      0.22%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd          156      0.01%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       460134     29.11%     91.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       122227      7.73%     99.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        15423      0.98%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1580520                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.738409                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22003                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.013921                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4843791                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1785297                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1532550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        10295                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         4862                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         4700                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1596974                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           5543                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8454                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        39770                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11118                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        19363                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         12561                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          45877                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        75496                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1659183                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       444197                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       126465                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        74858                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         5988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         6991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        12979                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1567231                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       452901                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        13289                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                39945                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              573760                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          410301                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            120859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.732201                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1542563                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1537250                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           761337                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           882395                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.718194                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.862807                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       172387                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         8616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        11519                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1640613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904333                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.722769                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1075709     65.57%     65.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       145959      8.90%     74.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       280472     17.10%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        30870      1.88%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        26569      1.62%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        16030      0.98%     96.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6908      0.42%     96.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8494      0.52%     96.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        49602      3.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1640613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1483661                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1483661                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                519774                       # Number of memory references committed
system.switch_cpus1.commit.loads               404427                       # Number of loads committed
system.switch_cpus1.commit.membars               3702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            393810                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              4650                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1420395                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12857                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        34887      2.35%      2.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       906316     61.09%     63.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         3344      0.23%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          153      0.01%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       408129     27.51%     91.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       115406      7.78%     98.96% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        15423      1.04%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      1483661                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        49602                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             3238227                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3341065                       # The number of ROB writes
system.switch_cpus1.timesIdled                   7720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 470956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            32182069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts            1448780                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1448780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.477408                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.477408                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.676861                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.676861                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         1861063                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1008041                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             2630                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2110                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          62540                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         14166                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        7905044                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6598023                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        87582                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6209036                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1674695                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    26.971900                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         414363                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         3933                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             2884341                       # DTB read hits
system.switch_cpus2.dtb.read_misses              8955                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   83                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2501072                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1519012                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2052                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  52                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1338900                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             4403353                       # DTB hits
system.switch_cpus2.dtb.data_misses             11007                       # DTB misses
system.switch_cpus2.dtb.data_acv                  135                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3839972                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            2526226                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2781                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 109                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        2529007                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                15789737                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      3466153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              20569019                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            7905044                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2089058                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             10735781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         353396                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1333                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        83721                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          341                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          2732344                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       112668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     14464124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.422072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.665373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        10449085     72.24%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          373505      2.58%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          556491      3.85%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          475699      3.29%     81.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          341663      2.36%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          216084      1.49%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          510681      3.53%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          183051      1.27%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1357865      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     14464124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.500644                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.302683                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2647253                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8425115                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2984312                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       233649                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        173795                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       602635                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2962                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16793680                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         7658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        173795                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2842318                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1007963                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6693017                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3018874                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       728157                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15852010                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4073                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         55096                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         44189                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        203059                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      9342317                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     17439869                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     17433058                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         6161                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      7903960                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1438354                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       426070                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        53417                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2291728                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3102949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1599689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       288197                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       176991                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13226129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1242122                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12940437                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        16907                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2770945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       899095                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1051718                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     14464124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.894657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.620843                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      9614614     66.47%     66.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1621668     11.21%     77.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1260536      8.71%     86.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       596698      4.13%     90.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       509432      3.52%     94.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       435845      3.01%     97.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       227043      1.57%     98.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       157912      1.09%     99.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        40376      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     14464124                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          95635     22.44%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        196370     46.08%     68.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       134129     31.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          457      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8187052     63.27%     63.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         6662      0.05%     63.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         1439      0.01%     63.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     63.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            4      0.00%     63.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            2      0.00%     63.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          227      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3080798     23.81%     87.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1550482     11.98%     99.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       113312      0.88%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12940437                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.819547                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             426136                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40766255                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17230203                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12660116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        21785                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        10645                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        10168                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13354540                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          11576                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        71932                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       428190                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1755                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       177278                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          100                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        24478                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        173795                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         627257                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       255878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15349778                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3102949                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1599689                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1185271                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       251131                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1755                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        54463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       129300                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       183763                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12792569                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2976021                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       147867                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               881527                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4497951                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2802324                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1521930                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.810183                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12703642                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12670284                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5472012                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          7540793                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.802438                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.725655                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      2864397                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       190404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       170865                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     14018542                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.889819                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.957542                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      9976288     71.16%     71.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1804690     12.87%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       564274      4.03%     88.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       307887      2.20%     90.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       267785      1.91%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       286821      2.05%     94.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       128873      0.92%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116815      0.83%     95.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       565109      4.03%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     14018542                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     12473959                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12473959                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4097170                       # Number of memory references committed
system.switch_cpus2.commit.loads              2674759                       # Number of loads committed
system.switch_cpus2.commit.membars              54622                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2588839                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              9853                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11235575                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       325800                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       777107      6.23%      6.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      7423359     59.51%     65.74% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         6331      0.05%     65.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.79% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         1413      0.01%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            2      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            4      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          227      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      2729381     21.88%     87.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1422821     11.41%     99.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       113312      0.91%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     12473959                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       565109                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            28771908                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           31123135                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1325613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            18696571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           11697308                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11697308                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.349861                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.349861                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.740817                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.740817                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        16096397                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8607344                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             6011                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            5245                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         341927                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        199132                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         773432                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       647215                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        14665                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       631556                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         549977                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    87.082856                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS          31249                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          802                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              683999                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1571                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses          204596                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             202515                       # DTB write hits
system.switch_cpus3.dtb.write_misses              279                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses         113514                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              886514                       # DTB hits
system.switch_cpus3.dtb.data_misses              1850                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses          318110                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             243918                       # ITB hits
system.switch_cpus3.itb.fetch_misses             2185                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 148                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         246103                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3295283                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       861602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               2961029                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             773432                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       581226                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              1567681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          38716                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               212                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          744                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       240358                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          697                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           345231                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         8227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2690662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.100483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.128771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1877195     69.77%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           54104      2.01%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          410788     15.27%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           47286      1.76%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           61173      2.27%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           37512      1.39%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           44790      1.66%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20013      0.74%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137801      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2690662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.234709                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.898566                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          692890                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1218094                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           739896                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21459                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         18323                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        64343                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1046                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       2802718                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2173                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         18323                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          710945                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         238899                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       842028                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           742958                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       137509                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       2735001                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         4579                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7285                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         27923                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         67830                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands      1758121                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      3194998                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      3188444                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         6040                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps      1536768                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          221353                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         5275                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           153221                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       692901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       213619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        35324                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16653                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           2579574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          2534805                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2317                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       274462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       120445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        23371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2690662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.472075                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1647544     61.23%     61.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       229777      8.54%     69.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       506033     18.81%     88.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       123736      4.60%     93.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        76214      2.83%     96.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        54922      2.04%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        30370      1.13%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        16460      0.61%     99.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5606      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2690662                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2936      9.53%      9.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.01%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17646     57.31%     66.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10209     33.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1604532     63.30%     63.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         6661      0.26%     63.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd          319      0.01%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       697938     27.53%     91.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       205909      8.12%     99.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        19446      0.77%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       2534805                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.769222                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30793                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.012148                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      7769702                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      2881428                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      2476493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        23680                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        11126                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        10880                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       2552857                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          12741                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        16257                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        63303                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18845                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         9665                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         18323                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84028                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        85486                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      2683363                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       692901                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       213619                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        30844                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        84411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         9196                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        10636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19832                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      2514089                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       686926                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20716                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                65690                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              890216                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          643825                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            203290                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.762936                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               2494270                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              2487373                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          1235829                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1459245                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.754828                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.846896                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       279655                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        14728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        17683                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2645270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907712                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.759517                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1755950     66.38%     66.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       237226      8.97%     75.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       410600     15.52%     90.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        55966      2.12%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        46518      1.76%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        28699      1.08%     95.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        11288      0.43%     96.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        14659      0.55%     96.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        84364      3.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2645270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      2401144                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       2401144                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                824372                       # Number of memory references committed
system.switch_cpus3.commit.loads               629598                       # Number of loads committed
system.switch_cpus3.commit.membars               5994                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            616223                       # Number of branches committed
system.switch_cpus3.commit.fp_insts             10740                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          2292726                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23866                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass        57934      2.41%      2.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu      1486499     61.91%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         6353      0.26%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.59% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd          319      0.01%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       635592     26.47%     91.07% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       195001      8.12%     99.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        19446      0.81%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      2401144                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        84364                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             5237569                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            5407024                       # The number of ROB writes
system.switch_cpus3.timesIdled                  14533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 604621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            31076792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            2343210                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              2343210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.406311                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.406311                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.711080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.711080                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         3019236                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1647418                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             5982                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            4926                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          80353                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         21351                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             197753                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            197751                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               355                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              355                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            67048                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5410                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4732                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10142                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25171                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        58481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       126507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        23206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        25586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        56969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       136627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        44632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        42442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                514450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1870656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4416479                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       742272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       851080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1822592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5268686                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1428160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1396760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17796685                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21385                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           302398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.006359                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 300475     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1923      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             302398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          217480465                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          45734909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          88362422                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18103601                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          17129123                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          45003807                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          83956498                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          34262160                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          28086384                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
