

================================================================
== Synthesis Summary Report of 'conv2d'
================================================================
+ General Information: 
    * Date:           Tue May 13 12:46:07 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        HLS_Convolution
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+
    |                        Modules                        | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |    |           |            |     |
    |                        & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|     FF    |     LUT    | URAM|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+
    |+ conv2d                                               |     -|  0.00|   333989|  2.672e+06|         -|   333990|      -|        no|  37 (13%)|   -|  4537 (4%)|  5426 (10%)|    -|
    | + conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2     |     -|  0.00|   142897|  1.143e+06|         -|   142897|      -|        no|         -|   -|  460 (~0%)|    701 (1%)|    -|
    |  o VITIS_LOOP_39_1_VITIS_LOOP_40_2                    |    II|  5.84|   142895|  1.143e+06|        21|        9|  15876|       yes|         -|   -|          -|           -|    -|
    | + conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6     |     -|  0.00|   142897|  1.143e+06|         -|   142897|      -|        no|         -|   -|  461 (~0%)|    701 (1%)|    -|
    |  o VITIS_LOOP_56_5_VITIS_LOOP_57_6                    |    II|  5.84|   142895|  1.143e+06|        21|        9|  15876|       yes|         -|   -|          -|           -|    -|
    | + conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10    |     -|  0.85|    15882|  1.271e+05|         -|    15882|      -|        no|         -|   -|  153 (~0%)|   274 (~0%)|    -|
    |  o VITIS_LOOP_73_9_VITIS_LOOP_74_10                   |     -|  5.84|    15880|  1.270e+05|         6|        1|  15876|       yes|         -|   -|          -|           -|    -|
    | + conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12   |     -|  0.72|    16390|  1.311e+05|         -|    16390|      -|        no|         -|   -|  182 (~0%)|   281 (~0%)|    -|
    |  o VITIS_LOOP_85_11_VITIS_LOOP_87_12                  |     -|  5.84|    16388|  1.311e+05|         6|        1|  16384|       yes|         -|   -|          -|           -|    -|
    | + conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14  |     -|  0.00|    15909|  1.273e+05|         -|    15909|      -|        no|         -|   -|  1533 (1%)|   1264 (2%)|    -|
    |  o VITIS_LOOP_98_13_VITIS_LOOP_100_14                 |     -|  5.84|    15907|  1.273e+05|        33|        1|  15876|       yes|         -|   -|          -|           -|    -|
    +-------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem  | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
| m_axi_gmem1 | WRITE_ONLY | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=1            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_CTRL | 32         | 6             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL | in_image_1  | 0x10   | 32    | W      | Data signal of in_image          |                                                                      |
| s_axi_CTRL | in_image_2  | 0x14   | 32    | W      | Data signal of in_image          |                                                                      |
| s_axi_CTRL | out_image_1 | 0x1c   | 32    | W      | Data signal of out_image         |                                                                      |
| s_axi_CTRL | out_image_2 | 0x20   | 32    | W      | Data signal of out_image         |                                                                      |
+------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------+
| Argument  | Direction | Datatype       |
+-----------+-----------+----------------+
| in_image  | in        | unsigned char* |
| out_image | out       | unsigned char* |
+-----------+-----------+----------------+

* SW-to-HW Mapping
+-----------+--------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface | HW Type   | HW Usage | HW Info                               |
+-----------+--------------+-----------+----------+---------------------------------------+
| in_image  | m_axi_gmem   | interface |          | channel=0                             |
| in_image  | s_axi_CTRL   | register  | offset   | name=in_image_1 offset=0x10 range=32  |
| in_image  | s_axi_CTRL   | register  | offset   | name=in_image_2 offset=0x14 range=32  |
| out_image | m_axi_gmem1  | interface |          | channel=0                             |
| out_image | s_axi_CTRL   | register  | offset   | name=out_image_1 offset=0x1c range=32 |
| out_image | s_axi_CTRL   | register  | offset   | name=out_image_2 offset=0x20 range=32 |
+-----------+--------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------+----------------------------------------+
| HW Interface | Direction | Length | Width | Loop             | Loop Location                          |
+--------------+-----------+--------+-------+------------------+----------------------------------------+
| m_axi_gmem   | read      | 3      | 8     |                  |                                        |
| m_axi_gmem1  | write     | 15876  | 8     | VITIS_LOOP_98_13 | HLS_Convolution/sources/conv2d.c:98:23 |
+--------------+-----------+--------+-------+------------------+----------------------------------------+

* All M_AXI Variable Accesses
+--------------+-----------+-----------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable  | Access Location                         | Direction | Burst Status | Length | Loop              | Loop Location                           | Resolution | Problem                                                                                              |
+--------------+-----------+-----------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:47:45  | read      | Widen Fail   |        | VITIS_LOOP_44_4   | HLS_Convolution/sources/conv2d.c:44:34  | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:47:45  | read      | Fail         |        | VITIS_LOOP_43_3   | HLS_Convolution/sources/conv2d.c:43:30  | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:47:45  | read      | Inferred     | 3      | VITIS_LOOP_44_4   | HLS_Convolution/sources/conv2d.c:44:34  |            |                                                                                                      |
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:64:45  | read      | Widen Fail   |        | VITIS_LOOP_61_8   | HLS_Convolution/sources/conv2d.c:61:34  | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:64:45  | read      | Fail         |        | VITIS_LOOP_60_7   | HLS_Convolution/sources/conv2d.c:60:30  | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmem   | in_image  | HLS_Convolution/sources/conv2d.c:64:45  | read      | Inferred     | 3      | VITIS_LOOP_61_8   | HLS_Convolution/sources/conv2d.c:61:34  |            |                                                                                                      |
| m_axi_gmem1  | out_image | HLS_Convolution/sources/conv2d.c:102:33 | write     | Widen Fail   |        | VITIS_LOOP_100_14 | HLS_Convolution/sources/conv2d.c:100:28 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | out_image | HLS_Convolution/sources/conv2d.c:102:33 | write     | Inferred     | 15876  | VITIS_LOOP_98_13  | HLS_Convolution/sources/conv2d.c:98:23  |            |                                                                                                      |
+--------------+-----------+-----------------------------------------+-----------+--------------+--------+-------------------+-----------------------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                  | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + conv2d                                              | 0   |        |               |        |          |         |
|   icmp_ln95_fu_155_p2                                 |     |        | icmp_ln95     | seteq  | auto     | 0       |
|   max_val_fu_161_p3                                   |     |        | max_val       | select | auto_sel | 0       |
|  + conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2    | 0   |        |               |        |          |         |
|    icmp_ln39_fu_155_p2                                |     |        | icmp_ln39     | seteq  | auto     | 0       |
|    add_ln39_1_fu_161_p2                               |     |        | add_ln39_1    | add    | fabric   | 0       |
|    add_ln39_fu_173_p2                                 |     |        | add_ln39      | add    | fabric   | 0       |
|    icmp_ln40_fu_179_p2                                |     |        | icmp_ln40     | seteq  | auto     | 0       |
|    select_ln39_fu_185_p3                              |     |        | select_ln39   | select | auto_sel | 0       |
|    select_ln39_1_fu_193_p3                            |     |        | select_ln39_1 | select | auto_sel | 0       |
|    empty_fu_216_p2                                    |     |        | empty         | add    | fabric   | 0       |
|    tmp2_fu_227_p2                                     |     |        | tmp2          | add    | fabric   | 0       |
|    empty_25_fu_237_p2                                 |     |        | empty_25      | add    | fabric   | 0       |
|    tmp3_fu_248_p2                                     |     |        | tmp3          | add    | fabric   | 0       |
|    empty_28_fu_258_p2                                 |     |        | empty_28      | add    | fabric   | 0       |
|    tmp6_fu_340_p2                                     |     |        | tmp6          | sub    | fabric   | 0       |
|    sub_ln47_fu_289_p2                                 |     |        | sub_ln47      | sub    | fabric   | 0       |
|    sum_2_fu_377_p2                                    |     |        | sum_2         | add    | fabric   | 0       |
|    add_ln40_fu_273_p2                                 |     |        | add_ln40      | add    | fabric   | 0       |
|  + conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6    | 0   |        |               |        |          |         |
|    icmp_ln56_fu_159_p2                                |     |        | icmp_ln56     | seteq  | auto     | 0       |
|    add_ln56_1_fu_165_p2                               |     |        | add_ln56_1    | add    | fabric   | 0       |
|    add_ln56_fu_177_p2                                 |     |        | add_ln56      | add    | fabric   | 0       |
|    icmp_ln57_fu_183_p2                                |     |        | icmp_ln57     | seteq  | auto     | 0       |
|    select_ln56_fu_189_p3                              |     |        | select_ln56   | select | auto_sel | 0       |
|    select_ln56_1_fu_197_p3                            |     |        | select_ln56_1 | select | auto_sel | 0       |
|    empty_fu_220_p2                                    |     |        | empty         | add    | fabric   | 0       |
|    tmp5_fu_231_p2                                     |     |        | tmp5          | add    | fabric   | 0       |
|    empty_16_fu_241_p2                                 |     |        | empty_16      | add    | fabric   | 0       |
|    tmp8_fu_252_p2                                     |     |        | tmp8          | add    | fabric   | 0       |
|    empty_21_fu_262_p2                                 |     |        | empty_21      | add    | fabric   | 0       |
|    tmp_fu_300_p2                                      |     |        | tmp           | sub    | fabric   | 0       |
|    add_ln64_fu_306_p2                                 |     |        | add_ln64      | add    | fabric   | 0       |
|    sum_1_fu_382_p2                                    |     |        | sum_1         | add    | fabric   | 0       |
|    add_ln57_fu_277_p2                                 |     |        | add_ln57      | add    | fabric   | 0       |
|  + conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10   | 0   |        |               |        |          |         |
|    icmp_ln73_fu_117_p2                                |     |        | icmp_ln73     | seteq  | auto     | 0       |
|    add_ln73_1_fu_123_p2                               |     |        | add_ln73_1    | add    | fabric   | 0       |
|    add_ln73_fu_154_p2                                 |     |        | add_ln73      | add    | fabric   | 0       |
|    icmp_ln74_fu_132_p2                                |     |        | icmp_ln74     | seteq  | auto     | 0       |
|    select_ln73_fu_138_p3                              |     |        | select_ln73   | select | auto_sel | 0       |
|    select_ln73_1_fu_160_p3                            |     |        | select_ln73_1 | select | auto_sel | 0       |
|    sub_ln77_fu_228_p2                                 |     |        | sub_ln77      | sub    | fabric   | 0       |
|    abscond_fu_234_p2                                  |     |        | abscond       | setgt  | auto     | 0       |
|    select_ln77_fu_252_p3                              |     |        | select_ln77   | select | auto_sel | 0       |
|    sub_ln77_1_fu_240_p2                               |     |        | sub_ln77_1    | sub    | fabric   | 0       |
|    abscond3_fu_246_p2                                 |     |        | abscond3      | setgt  | auto     | 0       |
|    select_ln77_1_fu_261_p3                            |     |        | select_ln77_1 | select | auto_sel | 0       |
|    add_ln77_fu_270_p2                                 |     |        | add_ln77      | add    | fabric   | 0       |
|    add_ln74_fu_167_p2                                 |     |        | add_ln74      | add    | fabric   | 0       |
|  + conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12  | 0   |        |               |        |          |         |
|    icmp_ln85_fu_107_p2                                |     |        | icmp_ln85     | seteq  | auto     | 0       |
|    add_ln85_1_fu_113_p2                               |     |        | add_ln85_1    | add    | fabric   | 0       |
|    add_ln85_fu_144_p2                                 |     |        | add_ln85      | add    | fabric   | 0       |
|    icmp_ln87_fu_122_p2                                |     |        | icmp_ln87     | seteq  | auto     | 0       |
|    select_ln82_fu_128_p3                              |     |        | select_ln82   | select | auto_sel | 0       |
|    select_ln85_fu_150_p3                              |     |        | select_ln85   | select | auto_sel | 0       |
|    icmp_ln89_fu_219_p2                                |     |        | icmp_ln89     | setgt  | auto     | 0       |
|    max_val_2_fu_225_p3                                |     |        | max_val_2     | select | auto_sel | 0       |
|    add_ln87_fu_161_p2                                 |     |        | add_ln87      | add    | fabric   | 0       |
|  + conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14 | 0   |        |               |        |          |         |
|    icmp_ln98_fu_137_p2                                |     |        | icmp_ln98     | seteq  | auto     | 0       |
|    add_ln98_1_fu_143_p2                               |     |        | add_ln98_1    | add    | fabric   | 0       |
|    add_ln98_fu_174_p2                                 |     |        | add_ln98      | add    | fabric   | 0       |
|    icmp_ln100_fu_152_p2                               |     |        | icmp_ln100    | seteq  | auto     | 0       |
|    select_ln98_fu_158_p3                              |     |        | select_ln98   | select | auto_sel | 0       |
|    select_ln98_1_fu_180_p3                            |     |        | select_ln98_1 | select | auto_sel | 0       |
|    sub_ln102_1_fu_259_p2                              |     |        | sub_ln102_1   | sub    | fabric   | 0       |
|    udiv_23ns_16ns_8_27_1_U12                          |     |        | udiv_ln102    | udiv   | auto     | 26      |
|    add_ln100_fu_187_p2                                |     |        | add_ln100     | add    | fabric   | 0       |
+-------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+
| Name                | Usage        | Type      | BRAM | URAM | Pragma | Variable        | Impl | Latency | Bitwidth, Depth, |
|                     |              |           |      |      |        |                 |      |         | Banks            |
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+
| + conv2d            |              |           | 37   | 0    |        |                 |      |         |                  |
|   CTRL_s_axi_U      | interface    | s_axilite |      |      |        |                 |      |         |                  |
|   gmem_m_axi_U      | interface    | m_axi     | 1    |      |        |                 |      |         |                  |
|   gmem1_m_axi_U     | interface    | m_axi     | 1    |      |        |                 |      |         |                  |
|   out_image_x_U     | ram_1p array |           | 11   |      |        | out_image_x     | auto | 1       | 11, 15876, 1     |
|   out_image_y_U     | ram_1p array |           | 11   |      |        | out_image_y     | auto | 1       | 11, 15876, 1     |
|   out_image_sobel_U | ram_1p array |           | 13   |      |        | out_image_sobel | auto | 1       | 13, 15876, 1     |
+---------------------+--------------+-----------+------+------+--------+-----------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------+----------------------------------------------------------+
| Type      | Options                                        | Location                                                 |
+-----------+------------------------------------------------+----------------------------------------------------------+
| interface | m_axi port=in_image offset=slave bundle=gmem   | HLS_Convolution/sources/conv2d.c:16 in conv2d, in_image  |
| interface | m_axi port=out_image offset=slave bundle=gmem1 | HLS_Convolution/sources/conv2d.c:17 in conv2d, out_image |
| interface | s_axilite port=in_image bundle=CTRL            | HLS_Convolution/sources/conv2d.c:18 in conv2d, in_image  |
| interface | s_axilite port=out_image bundle=CTRL           | HLS_Convolution/sources/conv2d.c:19 in conv2d, out_image |
| interface | s_axilite port=return bundle=CTRL              | HLS_Convolution/sources/conv2d.c:20 in conv2d, return    |
+-----------+------------------------------------------------+----------------------------------------------------------+


