{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747149107374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149107381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:11:47 2025 " "Processing started: Tue May 13 17:11:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149107381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149107381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149107381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747149108961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/de10lite_mlp_computer_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/de10lite_mlp_computer_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS " "Found entity 1: DE10Lite_MLP_Computer_QSYS" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_irq_mapper " "Found entity 1: DE10Lite_MLP_Computer_QSYS_irq_mapper" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_irq_mapper.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124219 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124360 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124360 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124360 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124450 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124458 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124469 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124497 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747149124506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124511 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_timer " "Found entity 1: DE10Lite_MLP_Computer_QSYS_timer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sysid " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sysid" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sysid.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sliders " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sliders" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sliders.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124638 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_sdram " "Found entity 2: DE10Lite_MLP_Computer_QSYS_sdram" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747149124647 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747149124647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sdram_test_component_ram_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sdram_test_component_ram_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124657 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_sdram_test_component " "Found entity 2: DE10Lite_MLP_Computer_QSYS_sdram_test_component" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu " "Found entity 21: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_ledr " "Found entity 1: DE10Lite_MLP_Computer_QSYS_ledr" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_ledr.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_key " "Found entity 1: DE10Lite_MLP_Computer_QSYS_key" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_key.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124895 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124895 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124895 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124895 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10Lite_MLP_Computer_QSYS_jtag_uart " "Found entity 5: DE10Lite_MLP_Computer_QSYS_jtag_uart" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_hex5_hex4 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_hex5_hex4" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_hex3_hex0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_hex3_hex0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c " "Found entity 1: DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124959 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124959 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92 " "Found entity 3: DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124959 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_altpll_0 " "Found entity 4: DE10Lite_MLP_Computer_QSYS_altpll_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlp " "Found entity 1: mlp" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_layer " "Found entity 1: MLP_layer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149124985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149124985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_mac " "Found entity 1: MLP_mac" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149125003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149125003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_weight_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_weight_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_weight_mem " "Found entity 1: MLP_weight_mem" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149125022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149125022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP " "Found entity 1: DE10Lite_MLP" {  } { { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149125030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149125030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747149125057 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747149125058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747149125058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747149125058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Lite_MLP " "Elaborating entity \"DE10Lite_MLP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747149125321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS DE10Lite_MLP_Computer_QSYS:computer_inst0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\"" {  } { { "DE10Lite_MLP.v" "computer_inst0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149125363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlp DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0 " "Elaborating entity \"mlp\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "mlp_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149125399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mlp.v(171) " "Verilog HDL assignment warning at mlp.v(171): truncated value with size 16 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(173) " "Verilog HDL Case Statement information at mlp.v(173): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 173 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mlp.v(200) " "Verilog HDL assignment warning at mlp.v(200): truncated value with size 32 to match size of target (3)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mlp.v(207) " "Verilog HDL assignment warning at mlp.v(207): truncated value with size 32 to match size of target (3)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(193) " "Verilog HDL Case Statement information at mlp.v(193): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 193 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mlp.v(223) " "Verilog HDL assignment warning at mlp.v(223): truncated value with size 32 to match size of target (7)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(218) " "Verilog HDL Case Statement information at mlp.v(218): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mlp.v(253) " "Verilog HDL assignment warning at mlp.v(253): truncated value with size 32 to match size of target (6)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mlp.v(256) " "Verilog HDL assignment warning at mlp.v(256): truncated value with size 32 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mlp.v(265) " "Verilog HDL assignment warning at mlp.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mlp.v(268) " "Verilog HDL assignment warning at mlp.v(268): truncated value with size 32 to match size of target (6)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(237) " "Verilog HDL Case Statement information at mlp.v(237): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 237 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mlp.v(290) " "Verilog HDL Case Statement warning at mlp.v(290): incomplete case statement has no default case item" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 290 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(290) " "Verilog HDL Case Statement information at mlp.v(290): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747149125409 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_layer DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0 " "Elaborating entity \"MLP_layer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "layer0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149125499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_weight_mem DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j " "Elaborating entity \"MLP_weight_mem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_weight_mem\[0\].weight_mem_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149125634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_mac DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j " "Elaborating entity \"MLP_mac\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_mac\[0\].mac_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149126574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_layer DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1 " "Elaborating entity \"MLP_layer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "layer1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_weight_mem DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j " "Elaborating entity \"MLP_weight_mem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_weight_mem\[0\].weight_mem_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "altpll_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "stdsync2" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\|DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\|DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "dffpipe3" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "sd1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_hex3_hex0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex3_hex0:hex3_hex0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_hex3_hex0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex3_hex0:hex3_hex0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "hex3_hex0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_hex5_hex4 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex5_hex4:hex5_hex4 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_hex5_hex4\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex5_hex4:hex5_hex4\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "hex5_hex4" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "jtag_uart" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "wfifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149127991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149127991 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149127991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "//Mac/MLP_FPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//Mac/MLP_FPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149128469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149128469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149128579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149129038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149129038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149129038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149129038 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149129038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_key DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_key:key " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_key\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_key:key\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "key" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_ledr DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_ledr:ledr " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_ledr\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_ledr:ledr\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "ledr" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "nios2_gen2_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" "cpu" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149129916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130243 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149130243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149130345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149130345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149130674 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149130674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149130982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131229 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149131229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149131327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149131327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149131712 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149131712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sdram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sdram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sdram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module:the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module:the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sliders DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sliders:sliders " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sliders\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sliders:sliders\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sliders" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sysid DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sysid:sysid " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sysid\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sysid:sysid\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sysid" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149131993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_timer DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_timer:timer " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_timer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_timer:timer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "timer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "mm_interconnect_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mlp_0_mlp_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mlp_0_mlp_mem_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "mlp_0_mlp_mem_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149132811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_004" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_008" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149133987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_demux_004" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747149134712 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747149134712 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747149134712 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "crosser" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149134904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_irq_mapper DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_irq_mapper\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "irq_mapper" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149135499 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747149137103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.13.17:12:24 Progress: Loading sldea521c27/alt_sld_fab_wrapper_hw.tcl " "2025.05.13.17:12:24 Progress: Loading sldea521c27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149144360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149147627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149147912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149717 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149149851 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747149150565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldea521c27/alt_sld_fab.v" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149150996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149150996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149151109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149151142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149151230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151339 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149151339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149151438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149151438 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "52 " "Found 52 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[1\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[1\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[2\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[2\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[3\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[3\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[4\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[4\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[5\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[5\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[6\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[6\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[7\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[7\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[8\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[8\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[9\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[9\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[10\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[10\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[11\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[11\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[12\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[12\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[13\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[13\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[14\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[14\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[15\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[15\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[16\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[16\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[17\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[17\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[18\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[18\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[19\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[19\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[20\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[20\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[21\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[21\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[22\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[22\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[23\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[23\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[24\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[24\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[25\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[25\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[26\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[26\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[27\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[27\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[28\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[28\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[29\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[29\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[30\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[30\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[31\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[31\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[32\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[32\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[33\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[33\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[34\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[34\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[35\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[35\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[36\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[36\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[37\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[37\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[38\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[38\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[39\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[39\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[40\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[40\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[41\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[41\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[42\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[42\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[43\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[43\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[44\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[44\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[45\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[45\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[46\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[46\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[47\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[47\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[48\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[48\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[49\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[49\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747149159160 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747149159160 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "51 " "Inferred 51 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[20\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[20\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[24\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[24\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[16\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[16\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[28\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[28\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[25\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[25\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[21\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[21\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[17\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[17\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[29\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[29\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[23\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[23\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[19\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[19\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[15\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[15\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[27\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[27\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[26\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[26\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[22\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[22\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[18\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[18\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[30\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[30\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[9\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[9\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[8\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[8\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[7\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[7\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[10\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[10\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[1\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[1\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[2\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[2\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[5\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[5\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[4\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[4\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[3\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[3\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[6\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[6\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[12\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[12\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[13\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[13\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[11\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[11\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[14\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[14\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[48\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[48\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[47\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[47\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[49\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[49\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[41\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[41\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[37\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[37\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[33\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[33\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[45\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[45\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[36\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[36\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[40\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[40\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[32\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[32\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[44\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[44\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[35\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[35\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[39\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[39\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[31\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[31\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[43\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[43\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[42\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[42\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[38\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[38\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[34\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[34\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[46\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[46\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747149163384 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747149163384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149163630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747149163630 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747149163630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/mult_pgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747149163727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149163727 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747149168053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" 58 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" 58 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 442 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 356 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 352 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 398 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" 167 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" 176 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747149168381 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747149168381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747149171010 "|DE10Lite_MLP|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747149171010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149171742 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747149176704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.map.smsg " "Generated suppressed messages file //Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149179755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747149183555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747149183555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16085 " "Implemented 16085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15755 " "Implemented 15755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747149184560 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "102 " "Implemented 102 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747149184560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747149184560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13513 " "Peak virtual memory: 13513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149184711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:13:04 2025 " "Processing ended: Tue May 13 17:13:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149184711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149184711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149184711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747149184711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747149186550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149186555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:13:06 2025 " "Processing started: Tue May 13 17:13:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149186555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747149186555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747149186555 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747149186627 ""}
{ "Info" "0" "" "Project  = DE10Lite_MLP_Computer" {  } {  } 0 0 "Project  = DE10Lite_MLP_Computer" 0 0 "Fitter" 0 0 1747149186627 ""}
{ "Info" "0" "" "Revision = DE10Lite_MLP_Computer" {  } {  } 0 0 "Revision = DE10Lite_MLP_Computer" 0 0 "Fitter" 0 0 1747149186627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747149186891 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10Lite_MLP_Computer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10Lite_MLP_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747149186969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747149186996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747149186996 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 150 -1 0 } } { "" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747149187066 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 150 -1 0 } } { "" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1747149187066 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 150 -1 0 } } { "" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1747149187066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747149187309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747149187315 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747149187694 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747149187694 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747149187718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747149187718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747149187718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747149187718 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747149187718 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747149187718 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747149187718 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747149187718 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1747149187718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747149187730 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747149189023 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149190768 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1747149190768 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747149190871 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747149190893 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747149190905 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP.sdc " "Reading SDC File: 'DE10Lite_MLP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747149190945 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747149190959 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747149190959 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1747149190959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747149190959 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747149191020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1747149191020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747149191177 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747149191177 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747149191177 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747149191177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192156 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192156 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192156 ""}  } { { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192156 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 31351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 16192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|active_rnw~3 " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|active_rnw~3" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 16410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|active_cs_n~1 " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|active_cs_n~1" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 16446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 2855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[0\] " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[0\]" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[2\] " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[2\]" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 1515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[1\] " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|i_refs\[1\]" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 2065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192156 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747149192156 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\] " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]" } } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747149192157 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747149192157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 18070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1747149192157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1747149192157 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 3279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747149192157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747149193600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747149193604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747149193617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747149193635 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747149193682 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1747149193682 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1747149193682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747149193682 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747149193701 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747149195485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747149195502 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747149195502 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1747149195502 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1747149195502 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747149195502 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_3h92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 150 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 294 0 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 155 0 0 } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 81 0 0 } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 24 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1747149195669 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747149196915 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747149196942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747149199008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747149202085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747149202186 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747149229984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747149229984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747149232023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747149241060 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747149241060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747149267766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747149267766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747149267770 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.55 " "Total time spent on timing analysis during the Fitter is 15.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747149268123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747149268187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747149271761 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747149271761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747149275787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747149278666 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747149280424 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 MAX 10 " "29 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/MLP_FPGA/Quartus/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1747149280502 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1747149280502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.fit.smsg " "Generated suppressed messages file //Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747149281127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "14447 " "Peak virtual memory: 14447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149283514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:14:43 2025 " "Processing ended: Tue May 13 17:14:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149283514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149283514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:50 " "Total CPU time (on all processors): 00:02:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149283514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747149283514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747149284792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149284801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:14:44 2025 " "Processing started: Tue May 13 17:14:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149284801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747149284801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747149284801 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747149288154 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747149288245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13194 " "Peak virtual memory: 13194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149289218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:14:49 2025 " "Processing ended: Tue May 13 17:14:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149289218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149289218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149289218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747149289218 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747149289932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747149290521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149290533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:14:50 2025 " "Processing started: Tue May 13 17:14:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149290533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747149290533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer " "Command: quartus_sta DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747149290533 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747149290607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747149291983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149292010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149292010 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747149292836 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1747149292836 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747149292936 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747149292966 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747149292967 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Lite_MLP.sdc " "Reading SDC File: 'DE10Lite_MLP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747149292997 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747149293017 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{computer_inst0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747149293017 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149293017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747149293017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747149293077 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747149293077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149293197 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747149293201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747149293217 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1747149293359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747149293431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.075 " "Worst-case setup slack is -10.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.075          -24587.256 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "  -10.075          -24587.256 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.416               0.000 clk_dram_ext  " "    3.416               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.116               0.000 MAX10_CLK1_50  " "   15.116               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.312               0.000 altera_reserved_tck  " "   45.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149293431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.307               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 altera_reserved_tck  " "    0.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK1_50  " "    0.348               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.688               0.000 clk_dram_ext  " "    2.688               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149293517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.265 " "Worst-case recovery slack is 4.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.265               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.265               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.511               0.000 MAX10_CLK1_50  " "   16.511               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.610               0.000 altera_reserved_tck  " "   47.610               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149293529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.101 " "Worst-case removal slack is 1.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 MAX10_CLK1_50  " "    1.101               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 altera_reserved_tck  " "    1.170               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.523               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.523               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149293554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.663 " "Worst-case minimum pulse width slack is 4.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.663               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.663               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.853               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.853               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 MAX10_CLK1_50  " "    9.636               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.608               0.000 altera_reserved_tck  " "   49.608               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149293564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149293564 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.939 ns " "Worst Case Available Settling Time: 9.939 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149293625 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149293625 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747149293633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747149293667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747149297909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747149298341 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747149298341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149298341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747149298540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.308 " "Worst-case setup slack is -8.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.308          -18368.106 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -8.308          -18368.106 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.535               0.000 clk_dram_ext  " "    3.535               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.511               0.000 MAX10_CLK1_50  " "   15.511               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.558               0.000 altera_reserved_tck  " "   45.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149298543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.300               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK1_50  " "    0.312               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.635               0.000 clk_dram_ext  " "    2.635               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149298608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.721 " "Worst-case recovery slack is 4.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.721               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.721               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.737               0.000 MAX10_CLK1_50  " "   16.737               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.786               0.000 altera_reserved_tck  " "   47.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149298623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.993 " "Worst-case removal slack is 0.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 MAX10_CLK1_50  " "    0.993               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.074               0.000 altera_reserved_tck  " "    1.074               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.191               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.191               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149298641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.684 " "Worst-case minimum pulse width slack is 4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.684               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.684               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.876               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    4.876               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 clk_dram_ext  " "    5.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 MAX10_CLK1_50  " "    9.648               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.638               0.000 altera_reserved_tck  " "   49.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149298655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149298655 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.758 ns " "Worst Case Available Settling Time: 10.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149298707 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149298707 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747149298719 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747149299055 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747149299055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149299072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.525 " "Worst-case setup slack is 1.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.525               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.496               0.000 clk_dram_ext  " "    3.496               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.857               0.000 MAX10_CLK1_50  " "   17.857               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.140               0.000 altera_reserved_tck  " "   48.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149299152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.119               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK1_50  " "    0.152               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 clk_dram_ext  " "    2.344               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149299216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.259 " "Worst-case recovery slack is 7.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.259               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    7.259               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.297               0.000 MAX10_CLK1_50  " "   18.297               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.136               0.000 altera_reserved_tck  " "   49.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149299233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.469 " "Worst-case removal slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 MAX10_CLK1_50  " "    0.469               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 altera_reserved_tck  " "    0.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.702               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149299249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.710               0.000 computer_inst0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.327               0.000 MAX10_CLK1_50  " "    9.327               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.396               0.000 altera_reserved_tck  " "   49.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747149299259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747149299259 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.446 ns " "Worst Case Available Settling Time: 15.446 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747149299313 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747149299313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747149300179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747149300180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13434 " "Peak virtual memory: 13434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149300276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:15:00 2025 " "Processing ended: Tue May 13 17:15:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149300276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149300276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149300276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747149300276 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747149301097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747149316231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149316240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:15:16 2025 " "Processing started: Tue May 13 17:15:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149316240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149316240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer --netlist_type=sgate " "Command: quartus_npp DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149316240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13029 " "Peak virtual memory: 13029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149318208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:15:18 2025 " "Processing ended: Tue May 13 17:15:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149318208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149318208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149318208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149318208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747149319725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747149319736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 17:15:19 2025 " "Processing started: Tue May 13 17:15:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747149319736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149319736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer --netlist_type=sm_process " "Command: quartus_npp DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149319736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12986 " "Peak virtual memory: 12986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747149320376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 17:15:20 2025 " "Processing ended: Tue May 13 17:15:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747149320376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747149320376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747149320376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1747149320376 ""}
