# Smart-primitive---Majority-in-Verilog-HDL