Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/Counter_test_isim_beh.exe -prj C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/Counter_test_beh.prj work.Counter_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/CNT10.vhd" into library work
Parsing VHDL file "C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/Counter.vhd" into library work
Parsing VHDL file "C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/Counter_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CNT10 [cnt10_default]
Compiling architecture behavioral of entity Counter [counter_default]
Compiling architecture behavior of entity counter_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/Damian Bigajczyk/Desktop/WorkSpace/FPGA/CNT10/CNT10/Counter_test_isim_beh.exe
Fuse Memory Usage: 33828 KB
Fuse CPU Usage: 608 ms
