#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep 10 18:37:17 2024
# Process ID: 1012087
# Current directory: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/vivado.jou
# Running On        :goossens-Precision-5530
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Xeon(R) E-2176M  CPU @ 2.70GHz
# CPU Frequency     :4200.909 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :33276 MB
# Swap memory       :2147 MB
# Total Virtual     :35424 MB
# Available Virtual :25728 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.793 ; gain = 48.836 ; free physical = 10609 ; free virtual = 24141
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/workspace/hls_component/multicycle_pipeline_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_3/design_1_axi_bram_ctrl_0_3.dcp' for cell 'design_1_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2.dcp' for cell 'design_1_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_3/design_1_blk_mem_gen_0_3.dcp' for cell 'design_1_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_0/design_1_multicycle_pipeline_0_0.dcp' for cell 'design_1_i/multicycle_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_1/design_1_multicycle_pipeline_0_1.dcp' for cell 'design_1_i/multicycle_pipeline_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_2/design_1_multicycle_pipeline_0_2.dcp' for cell 'design_1_i/multicycle_pipeline_2'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_multicycle_pipeline_0_3/design_1_multicycle_pipeline_0_3.dcp' for cell 'design_1_i/multicycle_pipeline_3'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_interconnect_0/s04_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1963.590 ; gain = 2.000 ; free physical = 10100 ; free virtual = 23633
INFO: [Netlist 29-17] Analyzing 3202 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.234 ; gain = 0.000 ; free physical = 9955 ; free virtual = 23488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.234 ; gain = 975.785 ; free physical = 9955 ; free virtual = 23488
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2488.234 ; gain = 0.000 ; free physical = 9916 ; free virtual = 23450

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 105b352f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.492 ; gain = 347.258 ; free physical = 9477 ; free virtual = 23011

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 105b352f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9162 ; free virtual = 22695

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 105b352f5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9162 ; free virtual = 22695
Phase 1 Initialization | Checksum: 105b352f5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9162 ; free virtual = 22695

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 105b352f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9162 ; free virtual = 22695

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 105b352f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9160 ; free virtual = 22693
Phase 2 Timer Update And Timing Data Collection | Checksum: 105b352f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9160 ; free virtual = 22693

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 360 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19164c9c9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22705
Retarget | Checksum: 19164c9c9
INFO: [Opt 31-389] Phase Retarget created 174 cells and removed 257 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
Phase 4 Constant propagation | Checksum: 1acee11b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22705
Constant propagation | Checksum: 1acee11b6
INFO: [Opt 31-389] Phase Constant propagation created 398 cells and removed 965 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 13f216716

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22705
Sweep | Checksum: 13f216716
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 934 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 13f216716

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22704
BUFG optimization | Checksum: 13f216716
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13f216716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22704
Shift Register Optimization | Checksum: 13f216716
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 189a5ec67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9171 ; free virtual = 22704
Post Processing Netlist | Checksum: 189a5ec67
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1376edbd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9169 ; free virtual = 22703

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9169 ; free virtual = 22703
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1376edbd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9169 ; free virtual = 22703
Phase 9 Finalization | Checksum: 1376edbd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9169 ; free virtual = 22703
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             174  |             257  |                                              0  |
|  Constant propagation         |             398  |             965  |                                              0  |
|  Sweep                        |               0  |             934  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1376edbd1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.297 ; gain = 0.000 ; free physical = 9169 ; free virtual = 22703

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 4 Total Ports: 144
Ending PowerOpt Patch Enables Task | Checksum: 11b0bb10c

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3522.289 ; gain = 0.000 ; free physical = 8841 ; free virtual = 22375
Ending Power Optimization Task | Checksum: 11b0bb10c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3522.289 ; gain = 368.992 ; free physical = 8841 ; free virtual = 22375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11b0bb10c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.289 ; gain = 0.000 ; free physical = 8841 ; free virtual = 22375

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3522.289 ; gain = 0.000 ; free physical = 8841 ; free virtual = 22375
Ending Netlist Obfuscation Task | Checksum: 1e48f311c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3522.289 ; gain = 0.000 ; free physical = 8841 ; free virtual = 22375
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3522.289 ; gain = 1034.055 ; free physical = 8841 ; free virtual = 22375
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22352
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22352
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22356
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22356
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22356
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22357
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8818 ; free virtual = 22357
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8806 ; free virtual = 22348
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10453b222

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8806 ; free virtual = 22348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8806 ; free virtual = 22348

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7e3f9fb0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8828 ; free virtual = 22370

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e65cd8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8835 ; free virtual = 22377

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e65cd8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8838 ; free virtual = 22380
Phase 1 Placer Initialization | Checksum: e65cd8a3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8839 ; free virtual = 22380

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17a262c0b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8865 ; free virtual = 22407

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13600f495

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22411

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1afe7bd42

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22411

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2518acfc1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8866 ; free virtual = 22403

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 379 LUTNM shape to break, 630 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 84, two critical 295, total 379, new lutff created 22
INFO: [Physopt 32-1138] End 1 Pass. Optimized 518 nets or LUTs. Breaked 379 LUTs, combined 139 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 116 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8865 ; free virtual = 22402
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8865 ; free virtual = 22403

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          379  |            139  |                   518  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           13  |              0  |                    11  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          392  |            139  |                   529  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 263cab4fa

Time (s): cpu = 00:01:55 ; elapsed = 00:00:35 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22407
Phase 2.4 Global Placement Core | Checksum: 17a1e74b0

Time (s): cpu = 00:01:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22406
Phase 2 Global Placement | Checksum: 17a1e74b0

Time (s): cpu = 00:01:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ed90ef6a

Time (s): cpu = 00:02:04 ; elapsed = 00:00:37 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8869 ; free virtual = 22406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10cfc524d

Time (s): cpu = 00:02:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8874 ; free virtual = 22411

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e0e6aec1

Time (s): cpu = 00:02:16 ; elapsed = 00:00:41 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8874 ; free virtual = 22411

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121453cfd

Time (s): cpu = 00:02:16 ; elapsed = 00:00:41 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8874 ; free virtual = 22411

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 199d8f689

Time (s): cpu = 00:02:34 ; elapsed = 00:00:47 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8858 ; free virtual = 22395

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f9415e71

Time (s): cpu = 00:02:47 ; elapsed = 00:00:59 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8871 ; free virtual = 22408

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1526c90ce

Time (s): cpu = 00:02:49 ; elapsed = 00:01:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8876 ; free virtual = 22413

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d44beb29

Time (s): cpu = 00:02:49 ; elapsed = 00:01:01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8876 ; free virtual = 22413

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: c904dc2e

Time (s): cpu = 00:03:12 ; elapsed = 00:01:09 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8864 ; free virtual = 22402
Phase 3 Detail Placement | Checksum: c904dc2e

Time (s): cpu = 00:03:12 ; elapsed = 00:01:10 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8864 ; free virtual = 22402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fb341e06

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.297 | TNS=-63491.425 |
Phase 1 Physical Synthesis Initialization | Checksum: 1843f09d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8861 ; free virtual = 22399
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18ee4adcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8861 ; free virtual = 22399
Phase 4.1.1.1 BUFG Insertion | Checksum: fb341e06

Time (s): cpu = 00:03:34 ; elapsed = 00:01:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8861 ; free virtual = 22399

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.208. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26c8cd2e0

Time (s): cpu = 00:04:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397

Time (s): cpu = 00:04:06 ; elapsed = 00:01:31 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
Phase 4.1 Post Commit Optimization | Checksum: 26c8cd2e0

Time (s): cpu = 00:04:06 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26c8cd2e0

Time (s): cpu = 00:04:07 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26c8cd2e0

Time (s): cpu = 00:04:07 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
Phase 4.3 Placer Reporting | Checksum: 26c8cd2e0

Time (s): cpu = 00:04:07 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397

Time (s): cpu = 00:04:07 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d31d3613

Time (s): cpu = 00:04:07 ; elapsed = 00:01:32 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
Ending Placer Task | Checksum: 1fc82c3f6

Time (s): cpu = 00:04:08 ; elapsed = 00:01:33 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:01:34 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8860 ; free virtual = 22397
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8817 ; free virtual = 22354
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8795 ; free virtual = 22333
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8768 ; free virtual = 22316
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22232
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22232
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22232
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22235
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22236
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8623 ; free virtual = 22236
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8661 ; free virtual = 22240
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 14.69s |  WALL: 3.89s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8661 ; free virtual = 22240

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-56205.627 |
Phase 1 Physical Synthesis Initialization | Checksum: 17c387d4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8679 ; free virtual = 22257
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-56205.627 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17c387d4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8679 ; free virtual = 22257

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.208 | TNS=-56205.627 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_83_reg_7396. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7396_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7396[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.206 | TNS=-56205.434 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_82_reg_7598. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_82_reg_7598_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_3.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.206 | TNS=-56205.288 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_84_reg_7194. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_84_reg_7194_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_5.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7396[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.203 | TNS=-56205.183 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_73_reg_9416. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_73_reg_9416_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_7.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.194 | TNS=-56205.070 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_75_reg_9012. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_75_reg_9012_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.184 | TNS=-56204.550 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_72_reg_9618. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_9.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.162 | TNS=-56204.382 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_72_reg_9618. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_3.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.161 | TNS=-56204.077 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][55]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][51]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][47]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][43]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][39]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][35]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][31]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][27]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][23]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][19]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][15]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/control_s_axi_U/mem_reg[2][11]_srl3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/int_data_ram_reg[16][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/int_data_ram_reg[16][2]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg[2][11]_srl3_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/int_ip_num_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.153 | TNS=-56206.005 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_74_reg_9214. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_74_reg_9214_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_5.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.145 | TNS=-56205.674 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_81_reg_7800. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.144 | TNS=-56205.372 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_93_reg_5376. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.143 | TNS=-56205.354 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_92_reg_5578. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_4_n_0.  Re-placed instance design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.136 | TNS=-56205.099 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_92_reg_5578. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_4.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.131 | TNS=-56205.074 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_86_reg_6790. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_86_reg_6790[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_86_reg_6790[0]_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_11.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.131 | TNS=-56204.859 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_92_reg_5578. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_14.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.130 | TNS=-56204.753 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_85_reg_6992. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_85_reg_6992_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_7.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7396[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.129 | TNS=-56204.430 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_81_reg_7800. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_9.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.127 | TNS=-56204.059 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.120 | TNS=-56203.971 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_72_reg_9618. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_6.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.120 | TNS=-56203.611 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_87_reg_6588. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_87_reg_6588_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_16.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_87_reg_6588[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.116 | TNS=-56203.542 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_82_reg_7598. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_82_reg_7598_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_11.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_81_reg_7800[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.116 | TNS=-56203.407 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_75_reg_9012. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_75_reg_9012_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_8.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.113 | TNS=-56203.091 |
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_10.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.113 | TNS=-56202.978 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/is_reg_computed_85_reg_6992. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_83_reg_7396[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_92_reg_5578[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_68_reg_10426[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/add_i4019_fu_4641. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.109 | TNS=-55493.969 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_73_reg_9416. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-55493.416 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_88_reg_6386. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11_n_0.  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.104 | TNS=-55493.128 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_95_reg_4972. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_95_reg_4972[0]_i_2_n_0.  Re-placed instance design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_95_reg_4972[0]_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_95_reg_4972[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-55493.067 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[7].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.100 | TNS=-55493.063 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/raddr_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/dout_vld_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_load_1_fu_812_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11573[12]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257_reg[19]_i_2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.098 | TNS=-55484.608 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.096 | TNS=-55476.226 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.093 | TNS=-55423.941 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_76_reg_8810. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_76_reg_8810[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.091 | TNS=-55423.581 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_88_reg_6386. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.084 | TNS=-55423.316 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/next_pc_1_reg_20262[1]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_3_reg_20135[1]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.082 | TNS=-55403.736 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11573[12]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.080 | TNS=-55403.165 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]_0[2].  Re-placed instance design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_612[3]_i_1
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.079 | TNS=-55377.393 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[7].  Re-placed instance design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg[7]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit_0/buff_rdata/raddr_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.077 | TNS=-55377.164 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_84_reg_7194. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_84_reg_7194[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.074 | TNS=-55377.102 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.072 | TNS=-55367.982 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[11]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.069 | TNS=-55351.222 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_78_reg_8406. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_78_reg_8406036_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8204[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8204[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_79_reg_8204[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.068 | TNS=-55351.535 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.067 | TNS=-55347.355 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_safe_d_i_rs1_2_reg_20062_pp0_iter1_reg_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_612_reg[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_612_reg[0]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/i_to_e_rv1_fu_612[0]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_predicate_pred5456_state9_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_472[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_file_2_fu_472[0]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/rnext[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.063 | TNS=-55346.765 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_78_reg_8406. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_78_reg_8406036_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55346.642 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg_n_0_[14].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55346.423 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55346.423 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8708 ; free virtual = 22286
Phase 3 Critical Path Optimization | Checksum: 14096106d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8708 ; free virtual = 22286

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55346.423 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg_n_0_[16].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg_n_0_[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55346.209 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[7].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[8]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55345.994 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[8].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-55345.776 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/zext_ln103_fu_15096_p1[11].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/pc_1_fu_676_reg[9]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/zext_ln103_fu_15096_p1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.059 | TNS=-55345.561 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_72_reg_9618. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_72_reg_9618[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.055 | TNS=-55345.517 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_80_reg_8002. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_80_reg_8002_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_12.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_76_reg_8810[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.053 | TNS=-55345.055 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_88_reg_6386. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_15.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.049 | TNS=-55344.881 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_89_reg_6184. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6184_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_17.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_89_reg_6184[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.048 | TNS=-55344.779 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_88_reg_6386. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386_reg[0]. Critical path length was reduced through logic transformation on cell design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_comp_13.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.045 | TNS=-55344.772 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_93_reg_5376. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_93_reg_5376[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.044 | TNS=-55344.673 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/is_reg_computed_95_reg_4972. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_95_reg_4972[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55344.528 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/is_reg_computed_88_reg_6386. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_88_reg_6386[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55343.979 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[12].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[13]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55343.779 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[2].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55343.582 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[3].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55343.386 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[4].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/d_i_imm_6_fu_652_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/trunc_ln2_fu_15209_p4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.043 | TNS=-55363.616 |
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_1/inst/zext_ln103_fu_15096_p1[12].  Re-placed instance design_1_i/multicycle_pipeline_1/inst/pc_1_fu_676_reg[10]
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/zext_ln103_fu_15096_p1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.039 | TNS=-55363.420 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/int_data_ram_reg[16][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.038 | TNS=-55358.141 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_2/inst/is_reg_computed_90_reg_5982. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_3_n_0.  Re-placed instance design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_2/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/is_reg_computed_90_reg_5982[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.037 | TNS=-55357.963 |
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/control_s_axi_U/int_ip_code_ram/ip_code_ram_q0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/add_i4019_fu_4641. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/address_fu_800_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/reg_11573_reg[12]_i_7_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/result_25_reg_20257[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.036 | TNS=-55238.466 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.036 | TNS=-55238.466 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
Phase 4 Critical Path Optimization | Checksum: 1b4baed34

Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.036 | TNS=-55238.466 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.172  |        967.160  |            0  |              0  |                    65  |           0  |           2  |  00:00:11  |
|  Total          |          0.172  |        967.160  |            0  |              0  |                    65  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
Ending Physical Synthesis Task | Checksum: 1d6489558

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8713 ; free virtual = 22292
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8700 ; free virtual = 22286
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8674 ; free virtual = 22301
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8674 ; free virtual = 22301
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8674 ; free virtual = 22302
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8665 ; free virtual = 22296
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8665 ; free virtual = 22297
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8665 ; free virtual = 22297
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: af0d37aa ConstDB: 0 ShapeSum: 36d20711 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 3491111f | NumContArr: 34608e9b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ee4394f4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8746 ; free virtual = 22337

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ee4394f4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8746 ; free virtual = 22337

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ee4394f4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8746 ; free virtual = 22337
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 218c79cda

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8705 ; free virtual = 22297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.863 | TNS=-49614.828| WHS=-0.240 | THS=-266.700|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41048
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 41048
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 231a25e22

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8689 ; free virtual = 22281

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 231a25e22

Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8689 ; free virtual = 22281

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1d28d7899

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8662 ; free virtual = 22253
Phase 4 Initial Routing | Checksum: 1d28d7899

Time (s): cpu = 00:01:22 ; elapsed = 00:00:30 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8662 ; free virtual = 22253
INFO: [Route 35-580] Design has 429 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                    |
+====================+===================+========================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_1/inst/is_reg_computed_87_reg_6588_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_1/inst/is_reg_computed_89_reg_6184_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_0/inst/is_reg_computed_87_reg_6588_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_0/inst/is_reg_computed_88_reg_6386_reg[0]/D             |
| clk_fpga_0         | clk_fpga_0        | design_1_i/multicycle_pipeline_2/inst/ap_phi_reg_pp0_iter1_d_i_type_reg_11447_reg[0]/D |
+--------------------+-------------------+----------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 10566
 Number of Nodes with overlaps = 2816
 Number of Nodes with overlaps = 1100
 Number of Nodes with overlaps = 468
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.016 | TNS=-68879.863| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28d21394a

Time (s): cpu = 00:03:23 ; elapsed = 00:01:25 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8731 ; free virtual = 22306

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4131
 Number of Nodes with overlaps = 1311
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.696 | TNS=-65823.075| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1c2c393ab

Time (s): cpu = 00:04:51 ; elapsed = 00:02:12 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8680 ; free virtual = 22261

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2701
Phase 5.3 Global Iteration 2 | Checksum: 1bffa088c

Time (s): cpu = 00:04:54 ; elapsed = 00:02:16 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262
Phase 5 Rip-up And Reroute | Checksum: 1bffa088c

Time (s): cpu = 00:04:54 ; elapsed = 00:02:16 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eddd7b7b

Time (s): cpu = 00:04:59 ; elapsed = 00:02:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.683 | TNS=-64238.614| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2cb1ce92c

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2cb1ce92c

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262
Phase 6 Delay and Skew Optimization | Checksum: 2cb1ce92c

Time (s): cpu = 00:05:00 ; elapsed = 00:02:17 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.679 | TNS=-64086.146| WHS=0.009  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 294692a04

Time (s): cpu = 00:05:06 ; elapsed = 00:02:19 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262
Phase 7 Post Hold Fix | Checksum: 294692a04

Time (s): cpu = 00:05:06 ; elapsed = 00:02:19 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.2969 %
  Global Horizontal Routing Utilization  = 21.7361 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y74 -> INT_L_X52Y74
   INT_R_X51Y72 -> INT_R_X51Y72
   INT_R_X53Y72 -> INT_R_X53Y72
   INT_R_X55Y72 -> INT_R_X55Y72
   INT_L_X52Y71 -> INT_L_X52Y71
West Dir 4x4 Area, Max Cong = 85.8456%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y34 -> INT_R_X55Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.6875
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 294692a04

Time (s): cpu = 00:05:06 ; elapsed = 00:02:19 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 294692a04

Time (s): cpu = 00:05:06 ; elapsed = 00:02:19 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8685 ; free virtual = 22262

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 258df7b2e

Time (s): cpu = 00:05:10 ; elapsed = 00:02:21 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8684 ; free virtual = 22261

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 258df7b2e

Time (s): cpu = 00:05:10 ; elapsed = 00:02:21 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8684 ; free virtual = 22261

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.679 | TNS=-64086.146| WHS=0.009  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 258df7b2e

Time (s): cpu = 00:05:11 ; elapsed = 00:02:21 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8684 ; free virtual = 22261
Total Elapsed time in route_design: 140.95 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: f38c8d72

Time (s): cpu = 00:05:11 ; elapsed = 00:02:21 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8684 ; free virtual = 22261
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f38c8d72

Time (s): cpu = 00:05:11 ; elapsed = 00:02:22 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8684 ; free virtual = 22261

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
426 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:16 ; elapsed = 00:02:24 . Memory (MB): peak = 3566.633 ; gain = 0.000 ; free physical = 8688 ; free virtual = 22265
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3653.312 ; gain = 0.000 ; free physical = 8651 ; free virtual = 22229
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
446 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3681.320 ; gain = 28.008 ; free physical = 8548 ; free virtual = 22133
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3681.320 ; gain = 114.688 ; free physical = 8527 ; free virtual = 22112
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8529 ; free virtual = 22122
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8508 ; free virtual = 22141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8508 ; free virtual = 22141
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8507 ; free virtual = 22150
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8503 ; free virtual = 22148
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8503 ; free virtual = 22149
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.320 ; gain = 0.000 ; free physical = 8503 ; free virtual = 22149
INFO: [Common 17-1381] The checkpoint '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_4c_ip/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
457 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 4032.426 ; gain = 351.105 ; free physical = 8187 ; free virtual = 21793
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 18:43:29 2024...
