Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,105
design__inferred_latch__count,0
design__instance__count,26040
design__instance__area,169902
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,896
design__max_cap_violation__count__corner:nom_tt_025C_1v80,3
power__internal__total,0.0013251417549327016
power__switching__total,0.000509607489220798
power__leakage__total,1.8612152530295134E-7
power__total,0.0018349353922531009
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.6647041993854027
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.1647042548965556
timing__hold__ws__corner:nom_tt_025C_1v80,0.31618630830738836
timing__setup__ws__corner:nom_tt_025C_1v80,56.756752015804246
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316186
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,84.277534
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,819
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,896
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,1.4513617385382516
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.9513617940494044
timing__hold__ws__corner:nom_ss_100C_1v60,0.8597605093436927
timing__setup__ws__corner:nom_ss_100C_1v60,53.45737870341268
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.859761
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,67.403130
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,896
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,3
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3817305746214778
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.8606294809296431
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10196599408983859
timing__setup__ws__corner:nom_ff_n40C_1v95,57.91757992690069
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.101966
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.268692
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,947
design__max_fanout_violation__count,896
design__max_cap_violation__count,5
clock__skew__worst_hold,1.4778860775697307
clock__skew__worst_setup,0.8488039400483991
timing__hold__ws,0.10145562455098417
timing__setup__ws,53.39369275620534
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.101456
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,67.030937
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 500.0
design__core__bbox,5.52 10.88 544.18 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,275000
design__core__area,256402
design__instance__count__stdcell,26040
design__instance__area__stdcell,169902
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.662638
design__instance__utilization__stdcell,0.662638
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,32094335
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,475015
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1561
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,13801
route__net__special,2
route__drc_errors__iter:1,12879
route__wirelength__iter:1,610382
route__drc_errors__iter:2,5079
route__wirelength__iter:2,604836
route__drc_errors__iter:3,5129
route__wirelength__iter:3,603293
route__drc_errors__iter:4,601
route__wirelength__iter:4,602561
route__drc_errors__iter:5,58
route__wirelength__iter:5,602367
route__drc_errors__iter:6,2
route__wirelength__iter:6,602376
route__drc_errors__iter:7,0
route__wirelength__iter:7,602374
route__drc_errors,0
route__wirelength,602374
route__vias,118928
route__vias__singlecut,118928
route__vias__multicut,0
design__disconnected_pin__count,133
design__critical_disconnected_pin__count,0
route__wirelength__max,972.83
timing__unannotated_net__count__corner:nom_tt_025C_1v80,428
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,428
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,428
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,896
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.648762839590865
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.148762895102018
timing__hold__ws__corner:min_tt_025C_1v80,0.3138812631984705
timing__setup__ws__corner:min_tt_025C_1v80,56.80655040484839
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313881
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,84.544411
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,428
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,720
design__max_fanout_violation__count__corner:min_ss_100C_1v60,896
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,1.42408966427854
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.924089608767387
timing__hold__ws__corner:min_ss_100C_1v60,0.8543586080423003
timing__setup__ws__corner:min_ss_100C_1v60,53.54801553734963
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.854359
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,67.777222
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,428
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,896
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3789474674646358
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.8488039400483991
timing__hold__ws__corner:min_ff_n40C_1v95,0.10145562455098417
timing__setup__ws__corner:min_ff_n40C_1v95,57.9501547595429
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.101456
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.454826
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,428
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,10
design__max_fanout_violation__count__corner:max_tt_025C_1v80,896
design__max_cap_violation__count__corner:max_tt_025C_1v80,5
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.6806700951094785
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.1806701506206314
timing__hold__ws__corner:max_tt_025C_1v80,0.31902070776941865
timing__setup__ws__corner:max_tt_025C_1v80,56.71903640632343
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319021
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.017143
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,428
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,947
design__max_fanout_violation__count__corner:max_ss_100C_1v60,896
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.4778860775697307
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.9778861330808835
timing__hold__ws__corner:max_ss_100C_1v60,0.8655032491232846
timing__setup__ws__corner:max_ss_100C_1v60,53.39369275620534
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.865503
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,67.030937
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,428
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,896
design__max_cap_violation__count__corner:max_ff_n40C_1v95,4
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.38499396427235594
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.8733013448464945
timing__hold__ws__corner:max_ff_n40C_1v95,0.10295609101120115
timing__setup__ws__corner:max_ff_n40C_1v95,57.892043020255244
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.102956
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.091011
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,428
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,428
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000686742
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000619716
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000014158
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000619716
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001340000000000000045241588253475129022262990474700927734375
ir__drop__worst,0.000068700000000000002926305031625275887563475407660007476806640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
