11:49:28 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
11:49:36 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
11:49:36 INFO  : Registering command handlers for Vitis TCF services
11:49:38 INFO  : Platform repository initialization has completed.
11:49:40 INFO  : XSCT server has started successfully.
11:49:40 INFO  : plnx-install-location is set to ''
11:49:40 INFO  : Successfully done setting XSCT server connection channel  
11:49:42 INFO  : Successfully done setting workspace for the tool. 
11:49:42 INFO  : Successfully done query RDI_DATADIR 
12:10:32 ERROR : Failed to create application project
java.lang.NullPointerException: null
	at org.eclipse.cdt.managedbuilder.internal.core.BuildSettingsUtil.synchBuildInfo(BuildSettingsUtil.java:175) ~[?:?]
	at org.eclipse.cdt.managedbuilder.core.ManagedBuildManager.updateBuildInfo(ManagedBuildManager.java:1404) ~[?:?]
	at org.eclipse.cdt.managedbuilder.core.ManagedBuildManager.saveBuildInfo(ManagedBuildManager.java:1366) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.saveProjectBuildInfo(NewProjectCreationHandler.java:273) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.createApplicationProject(NewProjectCreationHandler.java:240) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler.internalExecute(NewProjectCreationHandler.java:385) ~[?:?]
	at com.xilinx.sdx.npw.NewProjectCreationHandler$1.execute(NewProjectCreationHandler.java:100) ~[?:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:110) ~[?:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2292) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2317) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:131) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122) [org.eclipse.jface_3.19.0.v20200218-1607.jar:?]
12:15:08 INFO  : Result from executing command 'getProjects': design_2_wrapper
12:15:08 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:15:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:15:12 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
12:15:50 INFO  : Platform 'design_2_wrapper' is added to custom repositories.
12:17:41 INFO  : Result from executing command 'getProjects': design_2_wrapper
12:17:41 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:17:46 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
12:18:48 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

13:42:16 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:43:00 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:43:51 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:44:32 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:45:18 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:45:57 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:47:09 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:48:41 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:54:08 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:54:53 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:57:54 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:02:49 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:28:45 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

14:28:59 ERROR : (XSDB Server)Invalid target. Use "connect" command to connect to hw_server/TCF agent

14:29:59 ERROR : (XSDB Server)unexpected arguments: system

14:30:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:30:45 INFO  : 'jtag frequency' command is executed.
14:30:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:30:45 INFO  : Context for 'APU' is selected.
14:30:46 INFO  : System reset is completed.
14:30:49 INFO  : 'after 3000' command is executed.
14:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:30:54 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:30:54 INFO  : Context for 'APU' is selected.
14:30:56 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:56 INFO  : Context for 'APU' is selected.
14:30:56 INFO  : Boot mode is read from the target.
14:30:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:58 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:30:59 INFO  : 'set bp_30_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:30:59 INFO  : 'con -block -timeout 60' command is executed.
14:30:59 INFO  : 'bpremove $bp_30_58_fsbl_bp' command is executed.
14:30:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:30:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:01 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_30_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:01 INFO  : 'con' command is executed.
14:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:31:01 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:32:03 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:32:45 INFO  : Disconnected from the channel tcfchan#3.
14:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:32:45 INFO  : 'jtag frequency' command is executed.
14:32:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:32:45 INFO  : Context for 'APU' is selected.
14:32:46 INFO  : System reset is completed.
14:32:49 INFO  : 'after 3000' command is executed.
14:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:32:54 ERROR : 'fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' is cancelled.
14:32:54 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' is cancelled.
14:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

14:32:54 ERROR : 'fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' is cancelled.
14:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:33:44 INFO  : 'jtag frequency' command is executed.
14:33:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:33:45 INFO  : Context for 'APU' is selected.
14:33:45 INFO  : System reset is completed.
14:33:48 INFO  : 'after 3000' command is executed.
14:33:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:33:53 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:33:53 INFO  : Context for 'APU' is selected.
14:33:54 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:54 INFO  : Context for 'APU' is selected.
14:33:54 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:34:31 ERROR : 'psu_init' is cancelled.
14:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:34:31 ERROR : 'psu_init' is cancelled.
14:35:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:35:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:24 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:37:31 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:37:31 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:37:55 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:37:55 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:40:04 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:40:04 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:40:13 ERROR : (XSDB Server)unexpected arguments: system

14:42:30 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:42:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:42:36 INFO  : XSCT server has started successfully.
14:42:36 INFO  : plnx-install-location is set to ''
14:42:36 INFO  : Successfully done setting XSCT server connection channel  
14:42:36 INFO  : Successfully done setting workspace for the tool. 
14:42:36 INFO  : Platform repository initialization has completed.
14:48:31 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:48:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:48:38 INFO  : XSCT server has started successfully.
14:48:38 INFO  : plnx-install-location is set to ''
14:48:38 INFO  : Successfully done setting XSCT server connection channel  
14:48:38 INFO  : Successfully done setting workspace for the tool. 
14:48:39 INFO  : Platform repository initialization has completed.
14:48:51 INFO  : Registering command handlers for Vitis TCF services
14:48:53 INFO  : Successfully done query RDI_DATADIR 
14:49:40 ERROR : (XSDB Server)unexpected arguments: system

14:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:50:20 INFO  : 'jtag frequency' command is executed.
14:50:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:20 INFO  : Context for 'APU' is selected.
14:50:21 INFO  : System reset is completed.
14:50:24 INFO  : 'after 3000' command is executed.
14:50:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:50:29 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:50:29 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:31 INFO  : Context for 'APU' is selected.
14:50:31 INFO  : Boot mode is read from the target.
14:50:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:32 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:33 INFO  : 'set bp_50_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:33 INFO  : 'con -block -timeout 60' command is executed.
14:50:33 INFO  : 'bpremove $bp_50_32_fsbl_bp' command is executed.
14:50:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:34 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_50_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:35 INFO  : 'con' command is executed.
14:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:50:35 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:51:11 ERROR : (XSDB Server)unexpected arguments: system

14:51:30 ERROR : (XSDB Server)Cannot halt processor core, timeout

14:52:00 INFO  : Disconnected from the channel tcfchan#1.
14:52:01 INFO  : XRT server has started successfully on port '4354'
14:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:52:03 INFO  : 'jtag frequency' command is executed.
14:52:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:52:03 INFO  : Context for 'APU' is selected.
14:52:03 INFO  : System reset is completed.
14:52:06 INFO  : 'after 3000' command is executed.
14:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:52:11 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:52:11 INFO  : Context for 'APU' is selected.
14:52:21 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:21 INFO  : Context for 'APU' is selected.
14:52:21 INFO  : Boot mode is read from the target.
14:52:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:23 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:23 INFO  : 'set bp_52_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:52:23 INFO  : 'con -block -timeout 60' command is executed.
14:52:24 INFO  : 'bpremove $bp_52_23_fsbl_bp' command is executed.
14:52:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:25 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_52_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:25 INFO  : 'con' command is executed.
14:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:52:25 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:57:22 INFO  : Disconnected from the channel tcfchan#2.
14:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:57:23 INFO  : 'jtag frequency' command is executed.
14:57:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:23 INFO  : Context for 'APU' is selected.
14:57:23 INFO  : System reset is completed.
14:57:26 INFO  : 'after 3000' command is executed.
14:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:57:31 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:57:31 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:57:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:43 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : Boot mode is read from the target.
14:57:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:45 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:45 INFO  : 'set bp_57_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:45 INFO  : 'con -block -timeout 60' command is executed.
14:57:45 INFO  : 'bpremove $bp_57_45_fsbl_bp' command is executed.
14:57:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:47 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_57_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:47 INFO  : 'con' command is executed.
14:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:57:47 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:58:36 INFO  : Disconnected from the channel tcfchan#3.
14:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:37 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:58:37 INFO  : 'jtag frequency' command is executed.
14:58:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:37 INFO  : Context for 'APU' is selected.
14:58:37 INFO  : System reset is completed.
14:58:41 INFO  : 'after 3000' command is executed.
14:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:58:46 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:58:46 INFO  : Context for 'APU' is selected.
14:58:56 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:56 INFO  : Context for 'APU' is selected.
14:58:56 INFO  : Boot mode is read from the target.
14:58:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:58 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:58 INFO  : 'set bp_58_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:59 INFO  : 'con -block -timeout 60' command is executed.
14:58:59 INFO  : 'bpremove $bp_58_58_fsbl_bp' command is executed.
14:58:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:00 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_58_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:00 INFO  : 'con' command is executed.
14:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:59:00 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:59:51 INFO  : Disconnected from the channel tcfchan#4.
14:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:59:52 INFO  : 'jtag frequency' command is executed.
14:59:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:52 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : System reset is completed.
14:59:55 INFO  : 'after 3000' command is executed.
14:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:00:00 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:00:01 INFO  : Context for 'APU' is selected.
15:00:11 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:11 INFO  : Context for 'APU' is selected.
15:00:11 INFO  : Boot mode is read from the target.
15:00:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:13 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:13 INFO  : 'set bp_0_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:00:13 INFO  : 'con -block -timeout 60' command is executed.
15:00:13 INFO  : 'bpremove $bp_0_13_fsbl_bp' command is executed.
15:00:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:15 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_0_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:15 INFO  : 'con' command is executed.
15:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:15 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:01:07 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:01:54 INFO  : Disconnected from the channel tcfchan#5.
15:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:01:55 INFO  : 'jtag frequency' command is executed.
15:01:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:55 INFO  : Context for 'APU' is selected.
15:01:56 INFO  : System reset is completed.
15:01:59 INFO  : 'after 3000' command is executed.
15:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:02:04 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:02:04 INFO  : Context for 'APU' is selected.
15:02:14 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:14 INFO  : Context for 'APU' is selected.
15:02:14 INFO  : Boot mode is read from the target.
15:02:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:16 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:16 INFO  : 'set bp_2_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:02:16 INFO  : 'con -block -timeout 60' command is executed.
15:02:17 INFO  : 'bpremove $bp_2_16_fsbl_bp' command is executed.
15:02:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:02:18 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:02:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_2_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:02:18 INFO  : 'con' command is executed.
15:02:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:02:18 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:03:23 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:04:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

15:04:16 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

15:07:22 INFO  : Disconnected from the channel tcfchan#6.
15:07:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:23 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:07:23 INFO  : 'jtag frequency' command is executed.
15:07:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:07:23 INFO  : Context for 'APU' is selected.
15:07:23 INFO  : System reset is completed.
15:07:26 INFO  : 'after 3000' command is executed.
15:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:07:31 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:07:31 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:42 INFO  : Context for 'APU' is selected.
15:07:42 INFO  : Boot mode is read from the target.
15:07:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:44 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:44 INFO  : 'set bp_7_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:07:44 INFO  : 'con -block -timeout 60' command is executed.
15:07:44 INFO  : 'bpremove $bp_7_44_fsbl_bp' command is executed.
15:07:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:07:46 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_7_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:07:46 INFO  : 'con' command is executed.
15:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:07:46 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:09:25 ERROR : (XSDB Server)Execution context is running

15:09:35 ERROR : (XSDB Server)Context Cortex-A53 #0 state: Cannot write register pc. Cortex-A53 #0: EDITR not ready

15:13:39 INFO  : Result from executing command 'getProjects': design_2_wrapper;design_2_wrapper_1
15:13:39 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:13:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:13:43 INFO  : Platform 'design_2_wrapper_1' is added to custom repositories.
15:14:25 INFO  : Platform 'design_2_wrapper_1' is added to custom repositories.
15:14:58 INFO  : Disconnected from the channel tcfchan#8.
15:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:14:59 INFO  : 'jtag frequency' command is executed.
15:14:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:14:59 INFO  : Context for 'APU' is selected.
15:15:00 INFO  : System reset is completed.
15:15:03 INFO  : 'after 3000' command is executed.
15:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:15:08 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:15:08 INFO  : Context for 'APU' is selected.
15:15:20 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:20 INFO  : Context for 'APU' is selected.
15:15:20 INFO  : Boot mode is read from the target.
15:15:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:22 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:22 INFO  : 'set bp_15_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:22 INFO  : 'con -block -timeout 60' command is executed.
15:15:22 INFO  : 'bpremove $bp_15_22_fsbl_bp' command is executed.
15:15:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:23 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_15_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:23 INFO  : 'con' command is executed.
15:15:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:23 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:27:17 WARN  : channel "tcfchan#9" closed
15:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:27:18 INFO  : 'jtag frequency' command is executed.
15:27:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:27:18 INFO  : Context for 'APU' is selected.
15:27:18 INFO  : System reset is completed.
15:27:21 INFO  : 'after 3000' command is executed.
15:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:27:26 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:27:26 INFO  : Context for 'APU' is selected.
15:27:27 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:27 INFO  : Context for 'APU' is selected.
15:27:27 INFO  : Boot mode is read from the target.
15:27:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:28 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:28 INFO  : 'set bp_27_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:27:28 INFO  : 'con -block -timeout 60' command is executed.
15:27:29 INFO  : 'bpremove $bp_27_28_fsbl_bp' command is executed.
15:27:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:30 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_27_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:30 INFO  : 'con' command is executed.
15:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:27:30 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:30:01 INFO  : Result from executing command 'getProjects': design_2_wrapper;design_2_wrapper_1
15:30:01 INFO  : Result from executing command 'getPlatforms': design_2_wrapper_1|/home/emg2-abtics/project_2/design_2_wrapper_1/export/design_2_wrapper_1/design_2_wrapper_1.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:30:06 INFO  : Checking for BSP changes to sync application flags for project 'helloworld'...
15:31:10 INFO  : Disconnected from the channel tcfchan#10.
15:31:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:31:11 INFO  : 'jtag frequency' command is executed.
15:31:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:11 INFO  : Context for 'APU' is selected.
15:31:11 INFO  : System reset is completed.
15:31:14 INFO  : 'after 3000' command is executed.
15:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:31:20 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:31:20 INFO  : Context for 'APU' is selected.
15:31:20 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:20 INFO  : Context for 'APU' is selected.
15:31:20 INFO  : Boot mode is read from the target.
15:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:22 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:22 INFO  : 'set bp_31_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:22 INFO  : 'con -block -timeout 60' command is executed.
15:31:22 INFO  : 'bpremove $bp_31_22_fsbl_bp' command is executed.
15:31:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:24 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_31_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:24 INFO  : 'con' command is executed.
15:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:24 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:31:47 INFO  : Checking for BSP changes to sync application flags for project 'helloworld'...
15:32:41 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper_1/export/design_2_wrapper_1/sw/fsbl.elf': No such file

15:32:59 INFO  : Disconnected from the channel tcfchan#12.
15:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:33:00 INFO  : 'jtag frequency' command is executed.
15:33:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:00 INFO  : Context for 'APU' is selected.
15:33:00 INFO  : System reset is completed.
15:33:03 INFO  : 'after 3000' command is executed.
15:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:33:09 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:33:09 INFO  : Context for 'APU' is selected.
15:33:09 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:09 INFO  : Context for 'APU' is selected.
15:33:09 INFO  : Boot mode is read from the target.
15:33:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:11 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:11 INFO  : 'set bp_33_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:11 INFO  : 'con -block -timeout 60' command is executed.
15:33:11 INFO  : 'bpremove $bp_33_11_fsbl_bp' command is executed.
15:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:13 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_33_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:13 INFO  : 'con' command is executed.
15:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:13 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:33:46 INFO  : Disconnected from the channel tcfchan#14.
15:34:38 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
15:34:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
15:34:42 INFO  : XSCT server has started successfully.
15:34:42 INFO  : Successfully done setting XSCT server connection channel  
15:34:42 INFO  : plnx-install-location is set to ''
15:34:42 INFO  : Successfully done setting workspace for the tool. 
15:34:45 INFO  : Successfully done query RDI_DATADIR 
15:34:46 INFO  : Registering command handlers for Vitis TCF services
15:34:47 INFO  : Platform repository initialization has completed.
15:34:58 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:36:35 INFO  : 'jtag frequency' command is executed.
15:36:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:35 INFO  : Context for 'APU' is selected.
15:36:36 INFO  : System reset is completed.
15:36:39 INFO  : 'after 3000' command is executed.
15:36:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:36:44 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:36:44 INFO  : Context for 'APU' is selected.
15:36:46 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:36:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:46 INFO  : Context for 'APU' is selected.
15:36:46 INFO  : Boot mode is read from the target.
15:36:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:48 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:48 INFO  : 'set bp_36_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:48 INFO  : 'con -block -timeout 60' command is executed.
15:36:48 INFO  : 'bpremove $bp_36_48_fsbl_bp' command is executed.
15:36:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:50 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_36_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:50 INFO  : 'con' command is executed.
15:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:50 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:09:59 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:23:00 WARN  : channel "tcfchan#1" closed
16:23:09 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:24:01 ERROR : (XSDB Server)no targets found with "name=~ "PSU"". available targets: none

16:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:23 ERROR : (XSDB Server)no targets found with "name=~ "PSU"". available targets: none
16:24:23 ERROR : (XSDB Server)

16:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:24:26 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
08:48:24 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
08:48:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
08:48:29 INFO  : XSCT server has started successfully.
08:48:29 INFO  : Successfully done setting XSCT server connection channel  
08:48:29 INFO  : plnx-install-location is set to ''
08:48:29 INFO  : Successfully done setting workspace for the tool. 
08:48:29 INFO  : Platform repository initialization has completed.
08:48:41 INFO  : Registering command handlers for Vitis TCF services
08:48:50 INFO  : Successfully done query RDI_DATADIR 
10:25:52 ERROR : (XSDB Server)no targets found with "name=~ "PSU"". available targets: none
10:25:52 ERROR : (XSDB Server)

10:26:11 ERROR : (XSDB Server)no targets found with "name=~ "PSU"". available targets: none

10:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:27:25 INFO  : 'jtag frequency' command is executed.
10:27:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:27:25 INFO  : Context for 'APU' is selected.
10:27:26 INFO  : System reset is completed.
10:27:29 INFO  : 'after 3000' command is executed.
10:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
10:27:33 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
10:27:33 INFO  : Context for 'APU' is selected.
10:27:34 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
10:27:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:34 INFO  : Context for 'APU' is selected.
10:27:34 INFO  : Boot mode is read from the target.
10:27:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:36 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:36 INFO  : 'set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:27:36 INFO  : 'con -block -timeout 60' command is executed.
10:27:36 INFO  : 'bpremove $bp_27_36_fsbl_bp' command is executed.
10:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:37 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:37 INFO  : 'con' command is executed.
10:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:27:37 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:29:15 WARN  : channel "tcfchan#1" closed
10:29:43 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
10:29:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
10:29:46 INFO  : XSCT server has started successfully.
10:29:46 INFO  : plnx-install-location is set to ''
10:29:46 INFO  : Successfully done setting XSCT server connection channel  
10:29:46 INFO  : Successfully done setting workspace for the tool. 
10:29:47 INFO  : Successfully done query RDI_DATADIR 
10:29:48 INFO  : Platform repository initialization has completed.
10:29:48 INFO  : Registering command handlers for Vitis TCF services
10:30:57 INFO  : XRT server has started successfully on port '4351'
10:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:30:59 INFO  : 'jtag frequency' command is executed.
10:30:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:30:59 INFO  : Context for 'APU' is selected.
10:30:59 INFO  : System reset is completed.
10:31:02 INFO  : 'after 3000' command is executed.
10:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
10:31:07 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
10:31:07 INFO  : Context for 'APU' is selected.
10:31:08 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
10:31:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:08 INFO  : Context for 'APU' is selected.
10:31:08 INFO  : Boot mode is read from the target.
10:31:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:09 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:09 INFO  : 'set bp_31_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:09 INFO  : 'con -block -timeout 60' command is executed.
10:31:09 INFO  : 'bpremove $bp_31_9_fsbl_bp' command is executed.
10:31:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:10 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_31_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:10 INFO  : 'con' command is executed.
10:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:31:10 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:32:36 INFO  : Disconnected from the channel tcfchan#1.
10:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:32:36 INFO  : 'jtag frequency' command is executed.
10:32:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:32:36 INFO  : Context for 'APU' is selected.
10:32:36 INFO  : System reset is completed.
10:32:39 INFO  : 'after 3000' command is executed.
10:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
10:32:44 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
10:32:44 INFO  : Context for 'APU' is selected.
10:32:44 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
10:32:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:44 INFO  : Context for 'APU' is selected.
10:32:44 INFO  : Boot mode is read from the target.
10:32:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:46 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:46 INFO  : 'set bp_32_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:32:46 INFO  : 'con -block -timeout 60' command is executed.
10:32:46 INFO  : 'bpremove $bp_32_46_fsbl_bp' command is executed.
10:32:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:47 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_32_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:47 INFO  : 'con' command is executed.
10:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:32:47 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:50:39 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
10:50:39 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
10:50:39 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:50:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:51:41 INFO  : Disconnected from the channel tcfchan#2.
10:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:51:41 INFO  : 'jtag frequency' command is executed.
10:51:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:41 INFO  : Context for 'APU' is selected.
10:51:42 INFO  : System reset is completed.
10:51:45 INFO  : 'after 3000' command is executed.
10:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
10:51:49 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
10:51:49 INFO  : Context for 'APU' is selected.
10:51:50 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
10:51:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:50 INFO  : Context for 'APU' is selected.
10:51:50 INFO  : Boot mode is read from the target.
10:51:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:51 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:51 INFO  : 'set bp_51_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:51:51 INFO  : 'con -block -timeout 60' command is executed.
10:51:51 INFO  : 'bpremove $bp_51_51_fsbl_bp' command is executed.
10:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:51:52 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
10:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_51_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:52 INFO  : 'con' command is executed.
10:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:51:52 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:56:43 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
10:56:43 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
10:56:46 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
10:56:59 ERROR : (XSDB Server)readelf: Error: 
10:56:59 ERROR : (XSDB Server)'/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

10:57:17 INFO  : Disconnected from the channel tcfchan#3.
10:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:57:17 INFO  : 'jtag frequency' command is executed.
10:57:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:17 INFO  : Context for 'APU' is selected.
10:57:18 INFO  : System reset is completed.
10:57:21 INFO  : 'after 3000' command is executed.
10:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
10:57:25 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
10:57:25 INFO  : Context for 'APU' is selected.
10:57:25 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
10:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:26 INFO  : Context for 'APU' is selected.
10:57:26 INFO  : Boot mode is read from the target.
10:57:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:27 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:27 INFO  : 'set bp_57_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:57:27 INFO  : 'con -block -timeout 60' command is executed.
10:57:27 INFO  : 'bpremove $bp_57_27_fsbl_bp' command is executed.
10:57:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:28 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_57_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:28 INFO  : 'con' command is executed.
10:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:57:28 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:59:43 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
10:59:55 INFO  : Disconnected from the channel tcfchan#6.
10:59:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
10:59:55 INFO  : 'jtag frequency' command is executed.
10:59:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:59:55 INFO  : Context for 'APU' is selected.
10:59:56 INFO  : System reset is completed.
10:59:59 INFO  : 'after 3000' command is executed.
10:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:00:03 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
11:00:03 INFO  : Context for 'APU' is selected.
11:00:04 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
11:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:04 INFO  : Context for 'APU' is selected.
11:00:04 INFO  : Boot mode is read from the target.
11:00:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:05 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:05 INFO  : 'set bp_0_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:00:05 INFO  : 'con -block -timeout 60' command is executed.
11:00:05 INFO  : 'bpremove $bp_0_5_fsbl_bp' command is executed.
11:00:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:00:06 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
11:00:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_0_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:00:06 INFO  : 'con' command is executed.
11:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:00:06 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
11:00:23 INFO  : Disconnected from the channel tcfchan#7.
11:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:00:24 INFO  : 'jtag frequency' command is executed.
11:00:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:00:24 INFO  : Context for 'APU' is selected.
11:00:24 INFO  : System reset is completed.
11:00:27 INFO  : 'after 3000' command is executed.
11:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:00:32 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
11:00:32 INFO  : Context for 'APU' is selected.
11:00:32 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
11:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:32 INFO  : Context for 'APU' is selected.
11:00:32 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
11:01:15 ERROR : 'psu_init' is cancelled.
11:01:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

11:01:31 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
11:01:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
11:01:35 INFO  : XSCT server has started successfully.
11:01:35 INFO  : plnx-install-location is set to ''
11:01:35 INFO  : Successfully done setting XSCT server connection channel  
11:01:35 INFO  : Successfully done setting workspace for the tool. 
11:01:36 INFO  : Successfully done query RDI_DATADIR 
11:01:37 INFO  : Platform repository initialization has completed.
11:01:37 INFO  : Registering command handlers for Vitis TCF services
11:05:18 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
11:05:19 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
11:05:22 INFO  : XSCT server has started successfully.
11:05:22 INFO  : plnx-install-location is set to ''
11:05:22 INFO  : Successfully done setting XSCT server connection channel  
11:05:22 INFO  : Successfully done setting workspace for the tool. 
11:05:23 INFO  : Platform repository initialization has completed.
11:06:16 INFO  : Successfully done query RDI_DATADIR 
11:06:17 INFO  : Registering command handlers for Vitis TCF services
11:06:44 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
11:06:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:06:48 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
11:07:06 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

11:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:08:36 INFO  : 'jtag frequency' command is executed.
11:08:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:08:36 INFO  : Context for 'APU' is selected.
11:08:36 INFO  : System reset is completed.
11:08:39 INFO  : 'after 3000' command is executed.
11:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:08:52 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
11:08:52 INFO  : Context for 'APU' is selected.
11:08:53 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:08:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:53 INFO  : Context for 'APU' is selected.
11:08:53 INFO  : Boot mode is read from the target.
11:08:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:55 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:55 INFO  : 'set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:08:55 INFO  : 'con -block -timeout 60' command is executed.
11:08:55 INFO  : 'bpremove $bp_8_55_fsbl_bp' command is executed.
11:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:56 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:57 INFO  : 'con' command is executed.
11:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:08:57 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
11:09:05 INFO  : Disconnected from the channel tcfchan#3.
11:09:05 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
11:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:09:05 INFO  : 'jtag frequency' command is executed.
11:09:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:05 INFO  : Context for 'APU' is selected.
11:09:05 INFO  : System reset is completed.
11:09:08 INFO  : 'after 3000' command is executed.
11:09:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:09:13 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
11:09:13 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:09:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:13 INFO  : Context for 'APU' is selected.
11:09:13 INFO  : Boot mode is read from the target.
11:09:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:09:15 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:09:15 INFO  : 'set bp_9_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:09:15 INFO  : 'con -block -timeout 60' command is executed.
11:09:15 INFO  : 'bpremove $bp_9_15_fsbl_bp' command is executed.
11:09:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:09:16 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
11:09:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_9_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:09:16 INFO  : 'con' command is executed.
11:09:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:09:16 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
11:09:43 ERROR : (XSDB Server)invalid command name "rst-system"
11:09:43 ERROR : (XSDB Server)

11:10:01 INFO  : Disconnected from the channel tcfchan#4.
11:10:01 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
11:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:01 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:10:01 INFO  : 'jtag frequency' command is executed.
11:10:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:10:01 INFO  : Context for 'APU' is selected.
11:10:02 INFO  : System reset is completed.
11:10:05 INFO  : 'after 3000' command is executed.
11:10:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:10:10 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
11:10:10 INFO  : Context for 'APU' is selected.
11:10:10 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:10:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:10 INFO  : Context for 'APU' is selected.
11:10:10 INFO  : Boot mode is read from the target.
11:10:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:10:11 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:10:11 INFO  : 'set bp_10_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:10:12 INFO  : 'con -block -timeout 60' command is executed.
11:10:12 INFO  : 'bpremove $bp_10_11_fsbl_bp' command is executed.
11:10:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:10:12 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
11:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Debug/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:10:13 INFO  : 'con' command is executed.
11:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:10:13 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
11:11:04 INFO  : Disconnected from the channel tcfchan#5.
11:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:11:07 INFO  : 'jtag frequency' command is executed.
11:11:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:11:07 INFO  : Context for 'APU' is selected.
11:11:07 INFO  : System reset is completed.
11:11:10 INFO  : 'after 3000' command is executed.
11:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:11:15 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
11:11:15 INFO  : Context for 'APU' is selected.
11:11:16 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
11:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:16 INFO  : Context for 'APU' is selected.
11:11:16 INFO  : Boot mode is read from the target.
11:11:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:17 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:17 INFO  : 'set bp_11_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:11:17 INFO  : 'con -block -timeout 60' command is executed.
11:11:17 INFO  : 'bpremove $bp_11_17_fsbl_bp' command is executed.
11:11:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:11:18 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
11:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_11_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:18 INFO  : 'con' command is executed.
11:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:11:18 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
11:11:29 ERROR : (XSDB Server)Already stopped

11:11:54 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
11:11:54 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:11:58 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
11:12:10 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

11:17:41 INFO  : Build configuration of 'test_1_ancien_design' is updated to 'Release'
11:17:41 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
11:17:45 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

11:18:07 INFO  : Disconnected from the channel tcfchan#6.
11:18:08 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
11:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:18:18 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:18:34 INFO  : Build configuration of 'axis_IO' is updated to 'Release'
11:18:34 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
11:18:38 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

11:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:18:52 INFO  : 'jtag frequency' command is executed.
11:18:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:18:52 INFO  : Context for 'APU' is selected.
11:18:53 INFO  : System reset is completed.
11:18:56 INFO  : 'after 3000' command is executed.
11:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:19:01 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
11:19:01 INFO  : Context for 'APU' is selected.
11:19:02 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
11:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:02 INFO  : Context for 'APU' is selected.
11:19:02 INFO  : Boot mode is read from the target.
11:19:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:03 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:03 INFO  : 'set bp_19_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:19:03 INFO  : 'con -block -timeout 60' command is executed.
11:19:03 INFO  : 'bpremove $bp_19_3_fsbl_bp' command is executed.
11:19:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:04 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_19_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:04 INFO  : 'con' command is executed.
11:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:19:04 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
11:19:12 ERROR : (XSDB Server)Cannot halt processor core, timeout

11:19:15 ERROR : (XSDB Server)Cannot halt processor core, timeout

11:19:16 ERROR : (XSDB Server)Cannot halt processor core, timeout

11:20:31 INFO  : Disconnected from the channel tcfchan#10.
11:20:32 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
11:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
11:20:32 INFO  : 'jtag frequency' command is executed.
11:20:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:20:32 INFO  : Context for 'APU' is selected.
11:20:33 INFO  : System reset is completed.
11:20:36 INFO  : 'after 3000' command is executed.
11:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
11:20:40 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
11:20:40 INFO  : Context for 'APU' is selected.
11:20:41 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:41 INFO  : Context for 'APU' is selected.
11:20:41 INFO  : Boot mode is read from the target.
11:20:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:42 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:42 INFO  : 'set bp_20_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:20:42 INFO  : 'con -block -timeout 60' command is executed.
11:20:43 INFO  : 'bpremove $bp_20_42_fsbl_bp' command is executed.
11:20:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:43 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_20_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:43 INFO  : 'con' command is executed.
11:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:20:43 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
13:45:08 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
13:45:34 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
13:45:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:07:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
14:07:26 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

14:08:47 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202310091710.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202310091710.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202310091710.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202310091710.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202310091710.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202310091710.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
14:08:47 INFO  : Disconnected from the channel tcfchan#12.
14:08:47 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
14:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:08:49 INFO  : 'jtag frequency' command is executed.
14:08:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:08:49 INFO  : Context for 'APU' is selected.
14:08:49 INFO  : System reset is completed.
14:08:52 INFO  : 'after 3000' command is executed.
14:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:08:57 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
14:08:57 INFO  : Context for 'APU' is selected.
14:08:57 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:57 INFO  : Context for 'APU' is selected.
14:08:58 INFO  : Boot mode is read from the target.
14:08:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:59 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:59 INFO  : 'set bp_8_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:08:59 INFO  : 'con -block -timeout 60' command is executed.
14:08:59 INFO  : 'bpremove $bp_8_59_fsbl_bp' command is executed.
14:08:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:09:00 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_8_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:00 INFO  : 'con' command is executed.
14:09:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:09:00 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
14:09:22 INFO  : Disconnected from the channel tcfchan#15.
14:10:27 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:10:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:10:31 INFO  : XSCT server has started successfully.
14:10:32 INFO  : plnx-install-location is set to ''
14:10:32 INFO  : Successfully done setting XSCT server connection channel  
14:10:32 INFO  : Successfully done setting workspace for the tool. 
14:10:33 INFO  : Platform repository initialization has completed.
14:13:36 INFO  : Successfully done query RDI_DATADIR 
14:13:36 INFO  : Registering command handlers for Vitis TCF services
14:14:36 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
14:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:14:50 INFO  : 'jtag frequency' command is executed.
14:14:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:14:50 INFO  : Context for 'APU' is selected.
14:14:50 INFO  : System reset is completed.
14:14:53 INFO  : 'after 3000' command is executed.
14:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:14:58 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
14:14:58 INFO  : Context for 'APU' is selected.
14:14:59 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:59 INFO  : Context for 'APU' is selected.
14:14:59 INFO  : Boot mode is read from the target.
14:14:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:15:01 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:15:01 INFO  : 'set bp_15_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:15:01 INFO  : 'con -block -timeout 60' command is executed.
14:15:01 INFO  : 'bpremove $bp_15_1_fsbl_bp' command is executed.
14:15:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:15:02 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
14:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_15_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:02 INFO  : 'con' command is executed.
14:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:15:02 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
14:16:01 INFO  : Disconnected from the channel tcfchan#1.
14:25:55 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:25:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:25:59 INFO  : XSCT server has started successfully.
14:25:59 INFO  : Successfully done setting XSCT server connection channel  
14:25:59 INFO  : plnx-install-location is set to ''
14:25:59 INFO  : Successfully done setting workspace for the tool. 
14:25:59 INFO  : Platform repository initialization has completed.
14:26:00 INFO  : Successfully done query RDI_DATADIR 
14:26:00 INFO  : Registering command handlers for Vitis TCF services
14:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:02 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:27:02 INFO  : 'jtag frequency' command is executed.
14:27:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:27:02 INFO  : Context for 'APU' is selected.
14:27:03 INFO  : System reset is completed.
14:27:06 INFO  : 'after 3000' command is executed.
14:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:27:10 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:27:11 INFO  : Context for 'APU' is selected.
14:27:11 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:11 INFO  : Context for 'APU' is selected.
14:27:11 INFO  : Boot mode is read from the target.
14:27:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:13 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:13 INFO  : 'set bp_27_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:27:13 INFO  : 'con -block -timeout 60' command is executed.
14:27:13 INFO  : 'bpremove $bp_27_13_fsbl_bp' command is executed.
14:27:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:27:14 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:27:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_27_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:27:14 INFO  : 'con' command is executed.
14:27:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:27:14 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:27:33 INFO  : Disconnected from the channel tcfchan#1.
14:32:54 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:32:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:32:58 INFO  : XSCT server has started successfully.
14:32:58 INFO  : Successfully done setting XSCT server connection channel  
14:32:58 INFO  : plnx-install-location is set to ''
14:32:58 INFO  : Successfully done setting workspace for the tool. 
14:32:59 INFO  : Platform repository initialization has completed.
14:33:06 INFO  : Successfully done query RDI_DATADIR 
14:33:07 INFO  : Registering command handlers for Vitis TCF services
14:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:34:17 INFO  : 'jtag frequency' command is executed.
14:34:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:34:17 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : System reset is completed.
14:34:21 INFO  : 'after 3000' command is executed.
14:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:34:25 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:34:26 INFO  : Context for 'APU' is selected.
14:34:27 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:27 INFO  : Context for 'APU' is selected.
14:34:27 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:34:49 ERROR : 'psu_init' is cancelled.
14:34:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:34:49 ERROR : 'psu_init' is cancelled.
14:36:03 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:03 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:06 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:06 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:32 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:36:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:36:50 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
14:36:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
14:36:55 INFO  : XSCT server has started successfully.
14:36:55 INFO  : plnx-install-location is set to ''
14:36:55 INFO  : Successfully done setting XSCT server connection channel  
14:36:55 INFO  : Successfully done setting workspace for the tool. 
14:36:56 INFO  : Successfully done query RDI_DATADIR 
14:36:57 INFO  : Platform repository initialization has completed.
14:36:57 INFO  : Registering command handlers for Vitis TCF services
14:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:37:25 INFO  : 'jtag frequency' command is executed.
14:37:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:37:25 INFO  : Context for 'APU' is selected.
14:37:26 INFO  : System reset is completed.
14:37:29 INFO  : 'after 3000' command is executed.
14:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:37:34 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:37:34 INFO  : Context for 'APU' is selected.
14:37:35 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:37:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:35 INFO  : Context for 'APU' is selected.
14:37:35 INFO  : Boot mode is read from the target.
14:37:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:36 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:36 INFO  : 'set bp_37_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:37:36 INFO  : 'con -block -timeout 60' command is executed.
14:37:36 INFO  : 'bpremove $bp_37_36_fsbl_bp' command is executed.
14:37:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:37:37 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_37_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:37:38 INFO  : 'con' command is executed.
14:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:37:38 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:38:09 INFO  : Disconnected from the channel tcfchan#1.
14:38:10 INFO  : Updating launch configuration 'SystemDebugger_test_1_ancien_design_system_Standalone' from currrent build state
14:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:38:24 INFO  : 'jtag frequency' command is executed.
14:38:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:24 INFO  : Context for 'APU' is selected.
14:38:24 INFO  : System reset is completed.
14:38:27 INFO  : 'after 3000' command is executed.
14:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:38:32 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit"
14:38:32 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:33 INFO  : Context for 'APU' is selected.
14:38:33 INFO  : Boot mode is read from the target.
14:38:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:34 INFO  : The application '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:34 INFO  : 'set bp_38_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:35 INFO  : 'con -block -timeout 60' command is executed.
14:38:35 INFO  : 'bpremove $bp_38_34_fsbl_bp' command is executed.
14:38:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:35 INFO  : The application '/home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/test_1_ancien_design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_38_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/test_1_ancien_design/Release/test_1_ancien_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:36 INFO  : 'con' command is executed.
14:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:36 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/test_1_ancien_design_system/_ide/scripts/systemdebugger_test_1_ancien_design_system_standalone.tcl'
14:39:26 INFO  : Disconnected from the channel tcfchan#2.
14:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:27 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:39:27 INFO  : 'jtag frequency' command is executed.
14:39:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:39:27 INFO  : Context for 'APU' is selected.
14:39:27 INFO  : System reset is completed.
14:39:31 INFO  : 'after 3000' command is executed.
14:39:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:39:35 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:39:35 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Boot mode is read from the target.
14:39:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:49 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:50 INFO  : 'set bp_39_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:39:50 INFO  : 'con -block -timeout 60' command is executed.
14:39:50 INFO  : 'bpremove $bp_39_49_fsbl_bp' command is executed.
14:39:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:51 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_39_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:51 INFO  : 'con' command is executed.
14:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:39:51 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:40:49 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
14:40:49 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:40:53 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:41:07 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

14:41:27 INFO  : Disconnected from the channel tcfchan#3.
14:41:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:29 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:41:29 INFO  : 'jtag frequency' command is executed.
14:41:29 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:41:29 INFO  : Context for 'APU' is selected.
14:41:29 INFO  : System reset is completed.
14:41:32 INFO  : 'after 3000' command is executed.
14:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:41:37 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:41:37 INFO  : Context for 'APU' is selected.
14:41:38 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:38 INFO  : Context for 'APU' is selected.
14:41:38 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:42:36 ERROR : 'psu_init' is cancelled.
14:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

15:52:32 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
15:52:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
15:52:37 INFO  : XSCT server has started successfully.
15:52:37 INFO  : Successfully done setting XSCT server connection channel  
15:52:37 INFO  : plnx-install-location is set to ''
15:52:37 INFO  : Successfully done setting workspace for the tool. 
15:52:41 INFO  : Platform repository initialization has completed.
15:54:32 INFO  : Successfully done query RDI_DATADIR 
15:54:32 INFO  : Registering command handlers for Vitis TCF services
15:55:52 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
15:55:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:55:57 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:56:08 INFO  : Updating application flags with new BSP settings...
15:56:09 INFO  : Successfully updated application flags for project axis_IO.
15:56:47 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
15:57:35 INFO  : The hardware specification used by project 'axis_IO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:57:36 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' stored in project is removed.
15:57:36 INFO  : The updated bitstream files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream' in project 'axis_IO'.
15:57:36 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' stored in project is removed.
15:57:36 INFO  : The updated ps init files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/psinit' in project 'axis_IO'.
15:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:58:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:59:02 ERROR : (XSDB Server)no targets found with "name=~ "PSU"". available targets: none

15:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:59:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:00:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:00:17 INFO  : 'jtag frequency' command is executed.
16:00:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:17 INFO  : Context for 'APU' is selected.
16:00:18 INFO  : System reset is completed.
16:00:21 INFO  : 'after 3000' command is executed.
16:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:00:26 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:00:26 INFO  : Context for 'APU' is selected.
16:00:28 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:28 INFO  : Context for 'APU' is selected.
16:00:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:00:43 INFO  : 'psu_init' command is executed.
16:00:44 INFO  : 'after 1000' command is executed.
16:00:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:00:45 INFO  : 'after 1000' command is executed.
16:00:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:00:45 INFO  : 'catch {psu_protection}' command is executed.
16:00:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:47 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:47 INFO  : 'con' command is executed.
16:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:47 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:01:40 INFO  : Disconnected from the channel tcfchan#2.
16:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:01:40 INFO  : 'jtag frequency' command is executed.
16:01:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:40 INFO  : Context for 'APU' is selected.
16:01:41 INFO  : System reset is completed.
16:01:44 INFO  : 'after 3000' command is executed.
16:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:01:49 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:01:49 INFO  : Context for 'APU' is selected.
16:01:50 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:50 INFO  : Context for 'APU' is selected.
16:01:50 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:01:56 INFO  : 'psu_init' command is executed.
16:01:57 INFO  : 'after 1000' command is executed.
16:01:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:01:58 INFO  : 'after 1000' command is executed.
16:01:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:01:58 INFO  : 'catch {psu_protection}' command is executed.
16:01:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:59 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:59 INFO  : 'con' command is executed.
16:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:59 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:04:02 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:04:43 INFO  : Disconnected from the channel tcfchan#3.
16:04:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:04:44 INFO  : 'jtag frequency' command is executed.
16:04:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:04:44 INFO  : Context for 'APU' is selected.
16:04:44 INFO  : System reset is completed.
16:04:47 INFO  : 'after 3000' command is executed.
16:04:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:04:52 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:04:52 INFO  : Context for 'APU' is selected.
16:04:52 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:53 INFO  : Context for 'APU' is selected.
16:04:53 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:04:59 INFO  : 'psu_init' command is executed.
16:05:00 INFO  : 'after 1000' command is executed.
16:05:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:05:01 INFO  : 'after 1000' command is executed.
16:05:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:05:01 INFO  : 'catch {psu_protection}' command is executed.
16:05:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:02 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:02 INFO  : 'con' command is executed.
16:05:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:05:02 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:07:47 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:08:35 INFO  : Build configuration of 'axis_IO_system' is updated to 'Debug'
16:08:35 INFO  : Build configuration of system project is automatically updated to 'Debug'.
16:08:48 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:09:34 INFO  : Disconnected from the channel tcfchan#4.
16:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:09:35 INFO  : 'jtag frequency' command is executed.
16:09:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:09:35 INFO  : Context for 'APU' is selected.
16:09:35 INFO  : System reset is completed.
16:09:38 INFO  : 'after 3000' command is executed.
16:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:09:44 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:09:44 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:09:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:44 INFO  : Context for 'APU' is selected.
16:09:44 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:09:50 INFO  : 'psu_init' command is executed.
16:09:51 INFO  : 'after 1000' command is executed.
16:09:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:09:53 INFO  : 'after 1000' command is executed.
16:09:53 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:09:53 INFO  : 'catch {psu_protection}' command is executed.
16:09:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:54 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:54 INFO  : 'con' command is executed.
16:09:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:09:54 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
10:59:42 ERROR : (XSDB Server)Invalid reset type

10:59:46 ERROR : (XSDB Server)Invalid context

13:15:45 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
13:15:47 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
13:15:51 INFO  : XSCT server has started successfully.
13:15:51 INFO  : plnx-install-location is set to ''
13:15:51 INFO  : Successfully done setting XSCT server connection channel  
13:15:51 INFO  : Successfully done setting workspace for the tool. 
13:15:55 INFO  : Platform repository initialization has completed.
13:15:59 INFO  : Registering command handlers for Vitis TCF services
13:16:01 INFO  : Successfully done query RDI_DATADIR 
13:17:43 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
13:18:55 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
13:18:55 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
13:19:00 INFO  : Build configuration of 'axis_IO' is updated to 'Release'
13:19:01 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:19:11 INFO  : Updating application flags with new BSP settings...
13:19:13 INFO  : Successfully updated application flags for project axis_IO.
13:19:52 INFO  : The hardware specification used by project 'axis_IO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:19:52 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' stored in project is removed.
13:19:52 INFO  : The updated bitstream files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream' in project 'axis_IO'.
13:19:52 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' stored in project is removed.
13:19:53 INFO  : The updated ps init files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/psinit' in project 'axis_IO'.
13:20:10 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

13:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:20:50 INFO  : 'jtag frequency' command is executed.
13:20:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:20:50 INFO  : Context for 'APU' is selected.
13:20:51 INFO  : System reset is completed.
13:20:54 INFO  : 'after 3000' command is executed.
13:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:20:59 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:20:59 INFO  : Context for 'APU' is selected.
13:21:02 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:21:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:02 INFO  : Context for 'APU' is selected.
13:21:02 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:21:08 INFO  : 'psu_init' command is executed.
13:21:09 INFO  : 'after 1000' command is executed.
13:21:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:21:10 INFO  : 'after 1000' command is executed.
13:21:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:21:11 INFO  : 'catch {psu_protection}' command is executed.
13:21:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:12 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:12 INFO  : 'con' command is executed.
13:21:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:21:12 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:21:49 INFO  : Disconnected from the channel tcfchan#3.
13:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:21:52 INFO  : 'jtag frequency' command is executed.
13:21:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:21:52 INFO  : Context for 'APU' is selected.
13:21:52 INFO  : System reset is completed.
13:21:55 INFO  : 'after 3000' command is executed.
13:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:22:01 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:22:01 INFO  : Context for 'APU' is selected.
13:22:01 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:01 INFO  : Context for 'APU' is selected.
13:22:01 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:22:08 INFO  : 'psu_init' command is executed.
13:22:09 INFO  : 'after 1000' command is executed.
13:22:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:22:11 INFO  : 'after 1000' command is executed.
13:22:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:22:11 INFO  : 'catch {psu_protection}' command is executed.
13:22:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:22:12 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:12 INFO  : 'con' command is executed.
13:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:22:12 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:23:22 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:24:33 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

13:28:58 INFO  : Disconnected from the channel tcfchan#4.
16:12:02 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
16:12:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
16:12:06 INFO  : XSCT server has started successfully.
16:12:06 INFO  : Successfully done setting XSCT server connection channel  
16:12:06 INFO  : plnx-install-location is set to ''
16:12:06 INFO  : Successfully done setting workspace for the tool. 
16:12:09 INFO  : Successfully done query RDI_DATADIR 
16:12:10 INFO  : Registering command handlers for Vitis TCF services
16:12:11 INFO  : Platform repository initialization has completed.
16:16:16 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_2_wrapper
16:16:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:16:21 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:17:13 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
16:18:14 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

16:19:56 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:20:46 ERROR : (XSDB Server)readelf: Error: 
16:20:46 ERROR : (XSDB Server)'/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

16:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:46 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:21:46 INFO  : 'jtag frequency' command is executed.
16:21:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:21:46 INFO  : Context for 'APU' is selected.
16:21:47 INFO  : System reset is completed.
16:21:50 INFO  : 'after 3000' command is executed.
16:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:21:55 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:21:55 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:57 INFO  : Context for 'APU' is selected.
16:21:57 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:22:04 INFO  : 'psu_init' command is executed.
16:22:05 INFO  : 'after 1000' command is executed.
16:22:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:22:06 INFO  : 'after 1000' command is executed.
16:22:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:22:06 INFO  : 'catch {psu_protection}' command is executed.
16:22:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:22:08 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:22:08 INFO  : 'con' command is executed.
16:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:22:08 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:26:30 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:27:18 INFO  : Disconnected from the channel tcfchan#4.
16:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:27:18 INFO  : 'jtag frequency' command is executed.
16:27:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:19 INFO  : Context for 'APU' is selected.
16:27:19 INFO  : System reset is completed.
16:27:22 INFO  : 'after 3000' command is executed.
16:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:27:27 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:27:27 INFO  : Context for 'APU' is selected.
16:27:27 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:27 INFO  : Context for 'APU' is selected.
16:27:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:27:34 INFO  : 'psu_init' command is executed.
16:27:35 INFO  : 'after 1000' command is executed.
16:27:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:27:36 INFO  : 'after 1000' command is executed.
16:27:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:27:36 INFO  : 'catch {psu_protection}' command is executed.
16:27:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:38 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:38 INFO  : 'con' command is executed.
16:27:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:27:38 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:28:08 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:29:30 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:30:28 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

16:30:38 INFO  : Checking for BSP changes to sync application flags for project 'test_1_ancien_design'...
16:31:31 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

16:31:43 INFO  : Disconnected from the channel tcfchan#5.
16:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:31:43 INFO  : 'jtag frequency' command is executed.
16:31:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:31:43 INFO  : Context for 'APU' is selected.
16:31:44 INFO  : System reset is completed.
16:31:47 INFO  : 'after 3000' command is executed.
16:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:31:52 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:31:52 INFO  : Context for 'APU' is selected.
16:31:52 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:31:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:52 INFO  : Context for 'APU' is selected.
16:31:52 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:31:59 INFO  : 'psu_init' command is executed.
16:32:00 INFO  : 'after 1000' command is executed.
16:32:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:32:01 INFO  : 'after 1000' command is executed.
16:32:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:32:01 INFO  : 'catch {psu_protection}' command is executed.
16:32:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:03 INFO  : 'con' command is executed.
16:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:03 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:38:30 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
16:38:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
16:38:37 INFO  : XSCT server has started successfully.
16:38:37 INFO  : plnx-install-location is set to ''
16:38:37 INFO  : Successfully done setting XSCT server connection channel  
16:38:37 INFO  : Successfully done setting workspace for the tool. 
16:38:40 INFO  : Registering command handlers for Vitis TCF services
16:38:40 INFO  : Successfully done query RDI_DATADIR 
16:38:42 INFO  : Platform repository initialization has completed.
13:02:29 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
13:02:31 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
13:02:35 INFO  : XSCT server has started successfully.
13:02:35 INFO  : Successfully done setting XSCT server connection channel  
13:02:35 INFO  : plnx-install-location is set to ''
13:02:35 INFO  : Successfully done setting workspace for the tool. 
13:02:36 INFO  : Platform repository initialization has completed.
13:04:24 INFO  : Registering command handlers for Vitis TCF services
13:04:26 INFO  : Successfully done query RDI_DATADIR 
13:04:56 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:05:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

13:05:18 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

13:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:07:39 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:14:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:15:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:15:44 INFO  : 'jtag frequency' command is executed.
13:15:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:15:44 INFO  : Context for 'APU' is selected.
13:15:45 INFO  : System reset is completed.
13:15:48 INFO  : 'after 3000' command is executed.
13:15:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:15:53 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:15:53 INFO  : Context for 'APU' is selected.
13:15:55 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:55 INFO  : Context for 'APU' is selected.
13:15:55 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:16:00 INFO  : 'psu_init' command is executed.
13:16:01 INFO  : 'after 1000' command is executed.
13:16:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:16:02 INFO  : 'after 1000' command is executed.
13:16:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:16:02 INFO  : 'catch {psu_protection}' command is executed.
13:16:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:16:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:16:04 INFO  : 'con' command is executed.
13:16:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:16:04 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:16:38 INFO  : Disconnected from the channel tcfchan#2.
13:16:59 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
13:17:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
13:17:03 INFO  : XSCT server has started successfully.
13:17:03 INFO  : Successfully done setting XSCT server connection channel  
13:17:03 INFO  : plnx-install-location is set to ''
13:17:03 INFO  : Successfully done setting workspace for the tool. 
13:17:04 INFO  : Platform repository initialization has completed.
13:17:13 INFO  : Successfully done query RDI_DATADIR 
13:17:13 INFO  : Registering command handlers for Vitis TCF services
13:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:21 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:18:21 INFO  : 'jtag frequency' command is executed.
13:18:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:18:21 INFO  : Context for 'APU' is selected.
13:18:21 INFO  : System reset is completed.
13:18:25 INFO  : 'after 3000' command is executed.
13:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:18:29 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:18:30 INFO  : Context for 'APU' is selected.
13:18:31 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:31 INFO  : Context for 'APU' is selected.
13:18:31 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:18:36 INFO  : 'psu_init' command is executed.
13:18:37 INFO  : 'after 1000' command is executed.
13:18:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:18:39 INFO  : 'after 1000' command is executed.
13:18:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:18:39 INFO  : 'catch {psu_protection}' command is executed.
13:18:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:40 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:40 INFO  : 'con' command is executed.
13:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:18:40 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:19:16 INFO  : Disconnected from the channel tcfchan#1.
13:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:19:17 INFO  : 'jtag frequency' command is executed.
13:19:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:17 INFO  : Context for 'APU' is selected.
13:19:17 INFO  : System reset is completed.
13:19:21 INFO  : 'after 3000' command is executed.
13:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:19:26 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:19:26 INFO  : Context for 'APU' is selected.
13:19:38 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:19:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:38 INFO  : Context for 'APU' is selected.
13:19:38 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:19:42 INFO  : 'psu_init' command is executed.
13:19:43 INFO  : 'after 1000' command is executed.
13:19:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:19:44 INFO  : 'after 1000' command is executed.
13:19:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:19:44 INFO  : 'catch {psu_protection}' command is executed.
13:19:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:45 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:46 INFO  : 'con' command is executed.
13:19:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:19:46 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:25:01 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:25:15 INFO  : Disconnected from the channel tcfchan#2.
13:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:25:16 INFO  : 'jtag frequency' command is executed.
13:25:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:25:16 INFO  : Context for 'APU' is selected.
13:25:16 INFO  : System reset is completed.
13:25:19 INFO  : 'after 3000' command is executed.
13:25:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:25:24 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:25:24 INFO  : Context for 'APU' is selected.
13:25:39 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:39 INFO  : Context for 'APU' is selected.
13:25:39 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:25:42 INFO  : 'psu_init' command is executed.
13:25:43 INFO  : 'after 1000' command is executed.
13:25:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:25:45 INFO  : 'after 1000' command is executed.
13:25:45 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:25:45 INFO  : 'catch {psu_protection}' command is executed.
13:25:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:25:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:25:46 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:25:46 INFO  : 'con' command is executed.
13:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:25:46 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:50:05 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:50:21 INFO  : Disconnected from the channel tcfchan#3.
13:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:50:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:50:41 INFO  : 'jtag frequency' command is executed.
13:50:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:50:41 INFO  : Context for 'APU' is selected.
13:50:41 INFO  : System reset is completed.
13:50:44 INFO  : 'after 3000' command is executed.
13:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:50:49 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:50:49 INFO  : Context for 'APU' is selected.
13:51:06 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:51:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:07 INFO  : Context for 'APU' is selected.
13:51:07 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:51:10 INFO  : 'psu_init' command is executed.
13:51:11 INFO  : 'after 1000' command is executed.
13:51:12 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:51:13 INFO  : 'after 1000' command is executed.
13:51:13 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:51:13 INFO  : 'catch {psu_protection}' command is executed.
13:51:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:51:14 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:51:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:51:14 INFO  : 'con' command is executed.
13:51:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:51:14 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:51:41 INFO  : Disconnected from the channel tcfchan#4.
13:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:51:41 INFO  : 'jtag frequency' command is executed.
13:51:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:51:42 INFO  : Context for 'APU' is selected.
13:51:42 INFO  : System reset is completed.
13:51:45 INFO  : 'after 3000' command is executed.
13:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:51:50 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:51:50 INFO  : Context for 'APU' is selected.
13:52:05 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:05 INFO  : Context for 'APU' is selected.
13:52:05 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:52:09 INFO  : 'psu_init' command is executed.
13:52:10 INFO  : 'after 1000' command is executed.
13:52:10 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:52:11 INFO  : 'after 1000' command is executed.
13:52:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:52:11 INFO  : 'catch {psu_protection}' command is executed.
13:52:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:12 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:13 INFO  : 'con' command is executed.
13:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:52:13 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:55:18 INFO  : Disconnected from the channel tcfchan#5.
13:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:55:18 INFO  : 'jtag frequency' command is executed.
13:55:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:18 INFO  : Context for 'APU' is selected.
13:55:19 INFO  : System reset is completed.
13:55:22 INFO  : 'after 3000' command is executed.
13:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:55:27 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:55:27 INFO  : Context for 'APU' is selected.
13:55:40 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:40 INFO  : Context for 'APU' is selected.
13:55:40 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:55:43 INFO  : 'psu_init' command is executed.
13:55:44 INFO  : 'after 1000' command is executed.
13:55:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:45 INFO  : 'after 1000' command is executed.
13:55:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:46 INFO  : 'catch {psu_protection}' command is executed.
13:55:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:47 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:47 INFO  : 'con' command is executed.
13:55:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:47 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:59:45 INFO  : Build configuration of 'axis_IO' is updated to 'Debug'
13:59:45 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:59:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa is already opened

13:59:52 ERROR : (XSDB Server)readelf: Error: '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/fsbl.elf': No such file

14:00:18 INFO  : Disconnected from the channel tcfchan#6.
14:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:00:31 INFO  : 'jtag frequency' command is executed.
14:00:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:00:31 INFO  : Context for 'APU' is selected.
14:00:31 INFO  : System reset is completed.
14:00:34 INFO  : 'after 3000' command is executed.
14:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:00:39 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:00:39 INFO  : Context for 'APU' is selected.
14:00:41 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:00:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:41 INFO  : Context for 'APU' is selected.
14:00:41 INFO  : Boot mode is read from the target.
14:00:44 INFO  : Boot mode of the target is set to jtag.
14:00:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:46 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:46 INFO  : 'set bp_0_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:00:47 INFO  : 'con -block -timeout 60' command is executed.
14:00:47 INFO  : 'bpremove $bp_0_46_fsbl_bp' command is executed.
14:00:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:48 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_0_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
----------------End of Script----------------

14:00:48 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:59 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:00:59 INFO  : 'jtag frequency' command is executed.
14:00:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:00:59 INFO  : Context for 'APU' is selected.
14:00:59 INFO  : System reset is completed.
14:01:03 INFO  : 'after 3000' command is executed.
14:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:01:08 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:01:08 INFO  : Context for 'APU' is selected.
14:01:08 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:08 INFO  : Context for 'APU' is selected.
14:01:08 INFO  : Boot mode is read from the target.
14:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

14:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:01:47 INFO  : 'jtag frequency' command is executed.
14:01:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:47 INFO  : Context for 'APU' is selected.
14:01:47 INFO  : System reset is completed.
14:01:51 INFO  : 'after 3000' command is executed.
14:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:01:56 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:01:56 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:56 INFO  : Context for 'APU' is selected.
14:01:56 INFO  : Boot mode is read from the target.
14:01:59 INFO  : Boot mode of the target is set to jtag.
14:02:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:02:01 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:02:01 INFO  : 'set bp_2_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:02:02 INFO  : 'con -block -timeout 60' command is executed.
14:02:02 INFO  : 'bpremove $bp_2_1_fsbl_bp' command is executed.
14:02:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:02:03 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_2_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
----------------End of Script----------------

14:02:03 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
14:02:25 INFO  : Build configuration of 'axis_IO_system' is updated to 'Release'
14:02:25 INFO  : Build configuration of system project is automatically updated to 'Release'.
14:02:25 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:44 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:02:44 INFO  : 'jtag frequency' command is executed.
14:02:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:02:44 INFO  : Context for 'APU' is selected.
14:02:45 INFO  : System reset is completed.
14:02:49 INFO  : 'after 3000' command is executed.
14:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:02:54 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:02:54 INFO  : Context for 'APU' is selected.
14:02:54 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:54 INFO  : Context for 'APU' is selected.
14:02:54 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:02:59 INFO  : 'psu_init' command is executed.
14:03:00 INFO  : 'after 1000' command is executed.
14:03:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:03:01 INFO  : 'after 1000' command is executed.
14:03:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:03:01 INFO  : 'catch {psu_protection}' command is executed.
14:03:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:03 INFO  : 'con' command is executed.
14:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:03 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:03:28 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:03:38 INFO  : Disconnected from the channel tcfchan#8.
14:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:39 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:03:39 INFO  : 'jtag frequency' command is executed.
14:03:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:03:39 INFO  : Context for 'APU' is selected.
14:03:39 INFO  : System reset is completed.
14:03:42 INFO  : 'after 3000' command is executed.
14:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:03:48 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:03:48 INFO  : Context for 'APU' is selected.
14:04:01 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:04:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:01 INFO  : Context for 'APU' is selected.
14:04:01 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:04:05 INFO  : 'psu_init' command is executed.
14:04:06 INFO  : 'after 1000' command is executed.
14:04:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:04:07 INFO  : 'after 1000' command is executed.
14:04:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:04:07 INFO  : 'catch {psu_protection}' command is executed.
14:04:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:09 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:09 INFO  : 'con' command is executed.
14:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:04:09 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:48:37 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:49:09 INFO  : Disconnected from the channel tcfchan#9.
14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:09 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:49:09 INFO  : 'jtag frequency' command is executed.
14:49:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:49:09 INFO  : Context for 'APU' is selected.
14:49:10 INFO  : System reset is completed.
14:49:13 INFO  : 'after 3000' command is executed.
14:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:49:18 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:49:18 INFO  : Context for 'APU' is selected.
14:49:32 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:32 INFO  : Context for 'APU' is selected.
14:49:32 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:49:36 INFO  : 'psu_init' command is executed.
14:49:37 INFO  : 'after 1000' command is executed.
14:49:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:49:38 INFO  : 'after 1000' command is executed.
14:49:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:49:38 INFO  : 'catch {psu_protection}' command is executed.
14:49:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:49:40 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:49:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:40 INFO  : 'con' command is executed.
14:49:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:49:40 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:51:27 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:51:43 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:52:01 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:52:10 INFO  : Disconnected from the channel tcfchan#10.
14:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:52:11 INFO  : 'jtag frequency' command is executed.
14:52:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:52:11 INFO  : Context for 'APU' is selected.
14:52:12 INFO  : System reset is completed.
14:52:15 INFO  : 'after 3000' command is executed.
14:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:52:20 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:52:20 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:52:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:34 INFO  : Context for 'APU' is selected.
14:52:34 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:52:38 INFO  : 'psu_init' command is executed.
14:52:39 INFO  : 'after 1000' command is executed.
14:52:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:52:40 INFO  : 'after 1000' command is executed.
14:52:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:52:40 INFO  : 'catch {psu_protection}' command is executed.
14:52:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:42 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:42 INFO  : 'con' command is executed.
14:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:52:42 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:57:44 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:58:03 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:58:30 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:58:52 INFO  : Disconnected from the channel tcfchan#11.
14:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:58:53 INFO  : 'jtag frequency' command is executed.
14:58:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:53 INFO  : Context for 'APU' is selected.
14:58:54 INFO  : System reset is completed.
14:58:57 INFO  : 'after 3000' command is executed.
14:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:59:02 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:59:02 INFO  : Context for 'APU' is selected.
14:59:18 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:18 INFO  : Context for 'APU' is selected.
14:59:18 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:59:22 INFO  : 'psu_init' command is executed.
14:59:23 INFO  : 'after 1000' command is executed.
14:59:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:59:25 INFO  : 'after 1000' command is executed.
14:59:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:59:25 INFO  : 'catch {psu_protection}' command is executed.
14:59:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:26 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:26 INFO  : 'con' command is executed.
14:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:59:26 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:00:08 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:00:15 INFO  : Disconnected from the channel tcfchan#12.
15:00:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:15 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:00:15 INFO  : 'jtag frequency' command is executed.
15:00:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:15 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : System reset is completed.
15:00:19 INFO  : 'after 3000' command is executed.
15:00:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:00:24 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:00:24 INFO  : Context for 'APU' is selected.
15:00:40 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:40 INFO  : Context for 'APU' is selected.
15:00:40 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:00:49 INFO  : 'psu_init' command is executed.
15:00:50 INFO  : 'after 1000' command is executed.
15:00:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:00:51 INFO  : 'after 1000' command is executed.
15:00:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:00:51 INFO  : 'catch {psu_protection}' command is executed.
15:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:52 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:52 INFO  : 'con' command is executed.
15:00:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:52 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:03:25 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:03:35 INFO  : Disconnected from the channel tcfchan#13.
15:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:03:35 INFO  : 'jtag frequency' command is executed.
15:03:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:03:35 INFO  : Context for 'APU' is selected.
15:03:35 INFO  : System reset is completed.
15:03:38 INFO  : 'after 3000' command is executed.
15:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:03:43 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:03:43 INFO  : Context for 'APU' is selected.
15:03:55 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:55 INFO  : Context for 'APU' is selected.
15:03:55 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:03:59 INFO  : 'psu_init' command is executed.
15:04:00 INFO  : 'after 1000' command is executed.
15:04:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:04:01 INFO  : 'after 1000' command is executed.
15:04:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:04:01 INFO  : 'catch {psu_protection}' command is executed.
15:04:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:02 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:02 INFO  : 'con' command is executed.
15:04:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:04:02 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:05:21 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:05:30 INFO  : Disconnected from the channel tcfchan#14.
15:05:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:30 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:05:30 INFO  : 'jtag frequency' command is executed.
15:05:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:30 INFO  : Context for 'APU' is selected.
15:05:30 INFO  : System reset is completed.
15:05:33 INFO  : 'after 3000' command is executed.
15:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:05:38 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:05:38 INFO  : Context for 'APU' is selected.
15:05:48 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:48 INFO  : Context for 'APU' is selected.
15:05:48 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:05:52 INFO  : 'psu_init' command is executed.
15:05:53 INFO  : 'after 1000' command is executed.
15:05:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:05:54 INFO  : 'after 1000' command is executed.
15:05:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:05:54 INFO  : 'catch {psu_protection}' command is executed.
15:05:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:55 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:55 INFO  : 'con' command is executed.
15:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:05:55 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:10:53 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:10:56 INFO  : Disconnected from the channel tcfchan#15.
15:10:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:10:57 INFO  : 'jtag frequency' command is executed.
15:10:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:10:57 INFO  : Context for 'APU' is selected.
15:10:57 INFO  : System reset is completed.
15:11:00 INFO  : 'after 3000' command is executed.
15:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:11:05 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:11:05 INFO  : Context for 'APU' is selected.
15:11:16 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:16 INFO  : Context for 'APU' is selected.
15:11:16 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:11:19 INFO  : 'psu_init' command is executed.
15:11:20 INFO  : 'after 1000' command is executed.
15:11:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:11:21 INFO  : 'after 1000' command is executed.
15:11:21 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:11:21 INFO  : 'catch {psu_protection}' command is executed.
15:11:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:22 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:22 INFO  : 'con' command is executed.
15:11:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:22 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:15:27 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:15:30 INFO  : Disconnected from the channel tcfchan#16.
15:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:15:31 INFO  : 'jtag frequency' command is executed.
15:15:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:15:31 INFO  : Context for 'APU' is selected.
15:15:31 INFO  : System reset is completed.
15:15:34 INFO  : 'after 3000' command is executed.
15:15:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:15:39 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:15:39 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:15:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:50 INFO  : Context for 'APU' is selected.
15:15:50 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:15:54 INFO  : 'psu_init' command is executed.
15:15:55 INFO  : 'after 1000' command is executed.
15:15:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:15:56 INFO  : 'after 1000' command is executed.
15:15:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:15:56 INFO  : 'catch {psu_protection}' command is executed.
15:15:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:57 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:57 INFO  : 'con' command is executed.
15:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:57 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:17:26 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:17:30 INFO  : Disconnected from the channel tcfchan#17.
15:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:31 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:17:31 INFO  : 'jtag frequency' command is executed.
15:17:31 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:31 INFO  : Context for 'APU' is selected.
15:17:31 INFO  : System reset is completed.
15:17:34 INFO  : 'after 3000' command is executed.
15:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:17:39 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:17:39 INFO  : Context for 'APU' is selected.
15:17:50 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:17:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:51 INFO  : Context for 'APU' is selected.
15:17:51 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:17:54 INFO  : 'psu_init' command is executed.
15:17:55 INFO  : 'after 1000' command is executed.
15:17:55 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:17:56 INFO  : 'after 1000' command is executed.
15:17:56 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:17:56 INFO  : 'catch {psu_protection}' command is executed.
15:17:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:57 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:57 INFO  : 'con' command is executed.
15:17:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:17:57 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:20:04 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:20:32 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:20:40 INFO  : Disconnected from the channel tcfchan#18.
15:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:40 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:20:40 INFO  : 'jtag frequency' command is executed.
15:20:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:41 INFO  : System reset is completed.
15:20:44 INFO  : 'after 3000' command is executed.
15:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:20:49 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:20:49 INFO  : Context for 'APU' is selected.
15:21:00 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:21:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:00 INFO  : Context for 'APU' is selected.
15:21:00 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:21:03 INFO  : 'psu_init' command is executed.
15:21:04 INFO  : 'after 1000' command is executed.
15:21:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:21:05 INFO  : 'after 1000' command is executed.
15:21:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:21:05 INFO  : 'catch {psu_protection}' command is executed.
15:21:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:06 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:06 INFO  : 'con' command is executed.
15:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:21:06 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:47:06 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:47:16 INFO  : Disconnected from the channel tcfchan#19.
15:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:47:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:34 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:47:34 INFO  : 'jtag frequency' command is executed.
15:47:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:47:34 INFO  : Context for 'APU' is selected.
15:47:34 INFO  : System reset is completed.
15:47:37 INFO  : 'after 3000' command is executed.
15:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:47:42 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:47:42 INFO  : Context for 'APU' is selected.
15:47:54 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:54 INFO  : Context for 'APU' is selected.
15:47:54 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:47:58 INFO  : 'psu_init' command is executed.
15:47:59 INFO  : 'after 1000' command is executed.
15:47:59 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:48:00 INFO  : 'after 1000' command is executed.
15:48:00 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:48:00 INFO  : 'catch {psu_protection}' command is executed.
15:48:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:48:01 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:01 INFO  : 'con' command is executed.
15:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:48:01 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:48:24 INFO  : Disconnected from the channel tcfchan#20.
15:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:48:24 INFO  : 'jtag frequency' command is executed.
15:48:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:24 INFO  : Context for 'APU' is selected.
15:48:24 INFO  : System reset is completed.
15:48:27 INFO  : 'after 3000' command is executed.
15:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:48:32 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:48:32 INFO  : Context for 'APU' is selected.
15:48:45 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:45 INFO  : Context for 'APU' is selected.
15:48:45 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:48:48 INFO  : 'psu_init' command is executed.
15:48:49 INFO  : 'after 1000' command is executed.
15:48:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:48:51 INFO  : 'after 1000' command is executed.
15:48:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:48:51 INFO  : 'catch {psu_protection}' command is executed.
15:48:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:48:52 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:48:52 INFO  : 'con' command is executed.
15:48:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:48:52 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:15:33 INFO  : Result from executing command 'getProjects': design_2_wrapper
16:15:33 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:15:37 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
16:16:56 INFO  : Disconnected from the channel tcfchan#21.
16:16:56 INFO  : The hardware specification used by project 'axis_IO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:16:56 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' stored in project is removed.
16:16:56 INFO  : The updated bitstream files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream' in project 'axis_IO'.
16:16:56 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' stored in project is removed.
16:16:58 INFO  : The updated ps init files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/psinit' in project 'axis_IO'.
16:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:17:08 INFO  : 'jtag frequency' command is executed.
16:17:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:08 INFO  : Context for 'APU' is selected.
16:17:08 INFO  : System reset is completed.
16:17:11 INFO  : 'after 3000' command is executed.
16:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:17:16 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:17:16 INFO  : Context for 'APU' is selected.
16:17:17 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:18 INFO  : Context for 'APU' is selected.
16:17:18 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:17:21 INFO  : 'psu_init' command is executed.
16:17:22 INFO  : 'after 1000' command is executed.
16:17:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:17:23 INFO  : 'after 1000' command is executed.
16:17:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:17:23 INFO  : 'catch {psu_protection}' command is executed.
16:17:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:24 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:25 INFO  : 'con' command is executed.
16:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:25 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:17:33 INFO  : Disconnected from the channel tcfchan#23.
16:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:17:33 INFO  : 'jtag frequency' command is executed.
16:17:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:33 INFO  : Context for 'APU' is selected.
16:17:33 INFO  : System reset is completed.
16:17:37 INFO  : 'after 3000' command is executed.
16:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:17:41 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:17:41 INFO  : Context for 'APU' is selected.
16:17:41 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:42 INFO  : Context for 'APU' is selected.
16:17:42 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:17:45 INFO  : 'psu_init' command is executed.
16:17:46 INFO  : 'after 1000' command is executed.
16:17:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:17:47 INFO  : 'after 1000' command is executed.
16:17:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:17:47 INFO  : 'catch {psu_protection}' command is executed.
16:17:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:48 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:48 INFO  : 'con' command is executed.
16:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:48 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:19:30 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:19:33 INFO  : Disconnected from the channel tcfchan#24.
16:19:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:33 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:19:33 INFO  : 'jtag frequency' command is executed.
16:19:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:33 INFO  : Context for 'APU' is selected.
16:19:34 INFO  : System reset is completed.
16:19:37 INFO  : 'after 3000' command is executed.
16:19:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:19:41 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:42 INFO  : Context for 'APU' is selected.
16:19:42 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:19:45 INFO  : 'psu_init' command is executed.
16:19:46 INFO  : 'after 1000' command is executed.
16:19:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:19:47 INFO  : 'after 1000' command is executed.
16:19:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:19:47 INFO  : 'catch {psu_protection}' command is executed.
16:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:48 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:48 INFO  : 'con' command is executed.
16:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:48 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:32:40 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
16:33:03 INFO  : Result from executing command 'getProjects': design_2_wrapper
16:33:03 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
16:33:31 INFO  : Disconnected from the channel tcfchan#25.
16:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:33:32 INFO  : 'jtag frequency' command is executed.
16:33:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:33:33 INFO  : Context for 'APU' is selected.
16:33:33 INFO  : System reset is completed.
16:33:36 INFO  : 'after 3000' command is executed.
16:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:33:41 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:33:41 INFO  : Context for 'APU' is selected.
16:33:42 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:42 INFO  : Context for 'APU' is selected.
16:33:42 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:33:45 INFO  : 'psu_init' command is executed.
16:33:46 INFO  : 'after 1000' command is executed.
16:33:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:33:47 INFO  : 'after 1000' command is executed.
16:33:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:33:47 INFO  : 'catch {psu_protection}' command is executed.
16:33:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:48 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:48 INFO  : 'con' command is executed.
16:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:33:48 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:34:19 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:34:32 INFO  : Disconnected from the channel tcfchan#27.
16:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:34:32 INFO  : 'jtag frequency' command is executed.
16:34:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:34:32 INFO  : Context for 'APU' is selected.
16:34:32 INFO  : System reset is completed.
16:34:36 INFO  : 'after 3000' command is executed.
16:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:34:40 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:34:40 INFO  : Context for 'APU' is selected.
16:34:40 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:41 INFO  : Context for 'APU' is selected.
16:34:41 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:34:44 INFO  : 'psu_init' command is executed.
16:34:45 INFO  : 'after 1000' command is executed.
16:34:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:34:46 INFO  : 'after 1000' command is executed.
16:34:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:34:46 INFO  : 'catch {psu_protection}' command is executed.
16:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:34:47 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:34:47 INFO  : 'con' command is executed.
16:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:34:47 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:41:51 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:41:54 INFO  : Disconnected from the channel tcfchan#28.
16:41:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:54 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:41:54 INFO  : 'jtag frequency' command is executed.
16:41:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:54 INFO  : Context for 'APU' is selected.
16:41:55 INFO  : System reset is completed.
16:41:58 INFO  : 'after 3000' command is executed.
16:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:42:03 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:42:03 INFO  : Context for 'APU' is selected.
16:42:03 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:03 INFO  : Context for 'APU' is selected.
16:42:03 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:42:06 INFO  : 'psu_init' command is executed.
16:42:07 INFO  : 'after 1000' command is executed.
16:42:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:42:09 INFO  : 'after 1000' command is executed.
16:42:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:42:09 INFO  : 'catch {psu_protection}' command is executed.
16:42:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:10 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:10 INFO  : 'con' command is executed.
16:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:10 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:42:25 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:42:29 INFO  : Disconnected from the channel tcfchan#29.
16:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:29 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:42:29 INFO  : 'jtag frequency' command is executed.
16:42:29 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:29 INFO  : Context for 'APU' is selected.
16:42:30 INFO  : System reset is completed.
16:42:33 INFO  : 'after 3000' command is executed.
16:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:42:38 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:42:38 INFO  : Context for 'APU' is selected.
16:42:38 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:38 INFO  : Context for 'APU' is selected.
16:42:38 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:42:41 INFO  : 'psu_init' command is executed.
16:42:42 INFO  : 'after 1000' command is executed.
16:42:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:42:43 INFO  : 'after 1000' command is executed.
16:42:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:42:43 INFO  : 'catch {psu_protection}' command is executed.
16:42:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:44 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:45 INFO  : 'con' command is executed.
16:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:45 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:17:02 INFO  : Disconnected from the channel tcfchan#30.
17:17:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:12 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
17:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:17:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:18:54 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
17:18:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
17:19:00 INFO  : XSCT server has started successfully.
17:19:00 INFO  : Successfully done setting XSCT server connection channel  
17:19:00 INFO  : plnx-install-location is set to ''
17:19:00 INFO  : Successfully done setting workspace for the tool. 
17:19:02 INFO  : Platform repository initialization has completed.
17:19:13 INFO  : Successfully done query RDI_DATADIR 
17:19:13 INFO  : Registering command handlers for Vitis TCF services
17:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:53 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:20:53 INFO  : 'jtag frequency' command is executed.
17:20:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:20:53 INFO  : Context for 'APU' is selected.
17:20:54 INFO  : System reset is completed.
17:20:57 INFO  : 'after 3000' command is executed.
17:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:21:02 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:21:02 INFO  : Context for 'APU' is selected.
17:21:04 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:04 INFO  : Context for 'APU' is selected.
17:21:04 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:21:10 INFO  : 'psu_init' command is executed.
17:21:11 INFO  : 'after 1000' command is executed.
17:21:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:21:12 INFO  : 'after 1000' command is executed.
17:21:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:21:13 INFO  : 'catch {psu_protection}' command is executed.
17:21:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:14 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:15 INFO  : 'con' command is executed.
17:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:21:15 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:26:12 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:27:15 INFO  : Disconnected from the channel tcfchan#1.
17:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:16 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:27:16 INFO  : 'jtag frequency' command is executed.
17:27:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:27:16 INFO  : Context for 'APU' is selected.
17:27:16 INFO  : System reset is completed.
17:27:19 INFO  : 'after 3000' command is executed.
17:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:27:24 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:27:24 INFO  : Context for 'APU' is selected.
17:27:39 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:39 INFO  : Context for 'APU' is selected.
17:27:39 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:27:45 INFO  : 'psu_init' command is executed.
17:27:46 INFO  : 'after 1000' command is executed.
17:27:47 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:27:48 INFO  : 'after 1000' command is executed.
17:27:48 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:27:48 INFO  : 'catch {psu_protection}' command is executed.
17:27:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:27:49 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:27:49 INFO  : 'con' command is executed.
17:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:27:49 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:28:05 INFO  : Disconnected from the channel tcfchan#2.
17:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:05 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:28:05 INFO  : 'jtag frequency' command is executed.
17:28:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:28:05 INFO  : Context for 'APU' is selected.
17:28:06 INFO  : System reset is completed.
17:28:09 INFO  : 'after 3000' command is executed.
17:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:28:14 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:28:14 INFO  : Context for 'APU' is selected.
17:28:29 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:28:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:29 INFO  : Context for 'APU' is selected.
17:28:29 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:28:36 INFO  : 'psu_init' command is executed.
17:28:37 INFO  : 'after 1000' command is executed.
17:28:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:28:38 INFO  : 'after 1000' command is executed.
17:28:38 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:28:38 INFO  : 'catch {psu_protection}' command is executed.
17:28:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:28:40 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:28:40 INFO  : 'con' command is executed.
17:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:28:40 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:30:07 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:30:49 INFO  : Disconnected from the channel tcfchan#3.
17:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:30:49 INFO  : 'jtag frequency' command is executed.
17:30:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:49 INFO  : Context for 'APU' is selected.
17:30:50 INFO  : System reset is completed.
17:30:53 INFO  : 'after 3000' command is executed.
17:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:30:58 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:30:58 INFO  : Context for 'APU' is selected.
17:31:10 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:11 INFO  : Context for 'APU' is selected.
17:31:11 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:31:17 INFO  : 'psu_init' command is executed.
17:31:18 INFO  : 'after 1000' command is executed.
17:31:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:31:19 INFO  : 'after 1000' command is executed.
17:31:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:31:20 INFO  : 'catch {psu_protection}' command is executed.
17:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:21 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:21 INFO  : 'con' command is executed.
17:31:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:31:21 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:33:23 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:34:04 INFO  : Disconnected from the channel tcfchan#4.
17:34:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:34:04 INFO  : 'jtag frequency' command is executed.
17:34:04 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:34:04 INFO  : Context for 'APU' is selected.
17:34:05 INFO  : System reset is completed.
17:34:08 INFO  : 'after 3000' command is executed.
17:34:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:34:13 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:34:13 INFO  : Context for 'APU' is selected.
17:34:26 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:34:33 INFO  : 'psu_init' command is executed.
17:34:34 INFO  : 'after 1000' command is executed.
17:34:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:34:35 INFO  : 'after 1000' command is executed.
17:34:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:34:35 INFO  : 'catch {psu_protection}' command is executed.
17:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:34:37 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:34:37 INFO  : 'con' command is executed.
17:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:34:37 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:36:53 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:37:34 INFO  : Disconnected from the channel tcfchan#5.
17:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:34 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:37:34 INFO  : 'jtag frequency' command is executed.
17:37:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:35 INFO  : Context for 'APU' is selected.
17:37:35 INFO  : System reset is completed.
17:37:38 INFO  : 'after 3000' command is executed.
17:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:37:43 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:37:43 INFO  : Context for 'APU' is selected.
17:37:58 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:37:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:58 INFO  : Context for 'APU' is selected.
17:37:58 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:38:04 INFO  : 'psu_init' command is executed.
17:38:05 INFO  : 'after 1000' command is executed.
17:38:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:38:06 INFO  : 'after 1000' command is executed.
17:38:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:38:06 INFO  : 'catch {psu_protection}' command is executed.
17:38:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:38:08 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:38:08 INFO  : 'con' command is executed.
17:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:38:08 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:39:36 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:41:35 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:42:19 INFO  : Disconnected from the channel tcfchan#6.
17:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:42:20 INFO  : 'jtag frequency' command is executed.
17:42:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:20 INFO  : Context for 'APU' is selected.
17:42:20 INFO  : System reset is completed.
17:42:23 INFO  : 'after 3000' command is executed.
17:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:42:29 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:42:29 INFO  : Context for 'APU' is selected.
17:42:45 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:45 INFO  : Context for 'APU' is selected.
17:42:45 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:42:52 INFO  : 'psu_init' command is executed.
17:42:53 INFO  : 'after 1000' command is executed.
17:42:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:42:54 INFO  : 'after 1000' command is executed.
17:42:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:42:54 INFO  : 'catch {psu_protection}' command is executed.
17:42:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:55 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:56 INFO  : 'con' command is executed.
17:42:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:42:56 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:43:29 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:44:09 INFO  : Disconnected from the channel tcfchan#7.
17:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:09 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:44:09 INFO  : 'jtag frequency' command is executed.
17:44:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:44:10 INFO  : Context for 'APU' is selected.
17:44:10 INFO  : System reset is completed.
17:44:13 INFO  : 'after 3000' command is executed.
17:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:44:18 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:44:18 INFO  : Context for 'APU' is selected.
17:44:32 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:32 INFO  : Context for 'APU' is selected.
17:44:32 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:44:38 INFO  : 'psu_init' command is executed.
17:44:39 INFO  : 'after 1000' command is executed.
17:44:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:44:40 INFO  : 'after 1000' command is executed.
17:44:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:44:41 INFO  : 'catch {psu_protection}' command is executed.
17:44:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:44:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:44:42 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:44:42 INFO  : 'con' command is executed.
17:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:44:42 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:45:25 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:46:06 INFO  : Disconnected from the channel tcfchan#8.
17:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:46:07 INFO  : 'jtag frequency' command is executed.
17:46:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:46:07 INFO  : Context for 'APU' is selected.
17:46:07 INFO  : System reset is completed.
17:46:10 INFO  : 'after 3000' command is executed.
17:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:46:15 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:46:15 INFO  : Context for 'APU' is selected.
17:46:28 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:28 INFO  : Context for 'APU' is selected.
17:46:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:46:35 INFO  : 'psu_init' command is executed.
17:46:36 INFO  : 'after 1000' command is executed.
17:46:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:46:37 INFO  : 'after 1000' command is executed.
17:46:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:46:37 INFO  : 'catch {psu_protection}' command is executed.
17:46:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:38 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:39 INFO  : 'con' command is executed.
17:46:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:46:39 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:46:59 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:47:43 INFO  : Disconnected from the channel tcfchan#9.
17:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:47:43 INFO  : 'jtag frequency' command is executed.
17:47:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:47:43 INFO  : Context for 'APU' is selected.
17:47:44 INFO  : System reset is completed.
17:47:47 INFO  : 'after 3000' command is executed.
17:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:47:52 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:47:52 INFO  : Context for 'APU' is selected.
17:48:06 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:06 INFO  : Context for 'APU' is selected.
17:48:06 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:48:13 INFO  : 'psu_init' command is executed.
17:48:14 INFO  : 'after 1000' command is executed.
17:48:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:48:15 INFO  : 'after 1000' command is executed.
17:48:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:48:15 INFO  : 'catch {psu_protection}' command is executed.
17:48:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:17 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:17 INFO  : 'con' command is executed.
17:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:17 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:54:20 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:55:03 INFO  : Disconnected from the channel tcfchan#10.
17:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:55:03 INFO  : 'jtag frequency' command is executed.
17:55:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:55:03 INFO  : Context for 'APU' is selected.
17:55:04 INFO  : System reset is completed.
17:55:07 INFO  : 'after 3000' command is executed.
17:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:55:12 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:55:12 INFO  : Context for 'APU' is selected.
17:55:28 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:55:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:28 INFO  : Context for 'APU' is selected.
17:55:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:55:34 INFO  : 'psu_init' command is executed.
17:55:35 INFO  : 'after 1000' command is executed.
17:55:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:55:36 INFO  : 'after 1000' command is executed.
17:55:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:55:37 INFO  : 'catch {psu_protection}' command is executed.
17:55:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:55:38 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:55:38 INFO  : 'con' command is executed.
17:55:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:55:38 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:56:29 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:57:09 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
17:57:55 INFO  : Disconnected from the channel tcfchan#11.
17:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:55 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:57:55 INFO  : 'jtag frequency' command is executed.
17:57:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:57:55 INFO  : Context for 'APU' is selected.
17:57:56 INFO  : System reset is completed.
17:57:59 INFO  : 'after 3000' command is executed.
17:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:58:04 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:04 INFO  : Context for 'APU' is selected.
17:58:22 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:22 INFO  : Context for 'APU' is selected.
17:58:22 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:58:28 INFO  : 'psu_init' command is executed.
17:58:29 INFO  : 'after 1000' command is executed.
17:58:30 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:58:31 INFO  : 'after 1000' command is executed.
17:58:31 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:58:31 INFO  : 'catch {psu_protection}' command is executed.
17:58:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:32 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:32 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:32 INFO  : 'jtag frequency' command is executed.
17:58:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:58:32 INFO  : Context for 'APU' is selected.
17:58:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:33 INFO  : System reset is completed.
17:58:33 ERROR : Already running
17:58:37 INFO  : 'after 3000' command is executed.
17:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:58:42 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:58:42 INFO  : Context for 'APU' is selected.
17:58:42 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
17:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:42 INFO  : Context for 'APU' is selected.
17:58:42 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
17:58:49 INFO  : 'psu_init' command is executed.
17:58:50 INFO  : 'after 1000' command is executed.
17:58:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:58:51 INFO  : 'after 1000' command is executed.
17:58:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:58:51 INFO  : 'catch {psu_protection}' command is executed.
17:58:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:53 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:53 INFO  : 'con' command is executed.
17:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:58:53 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
17:59:42 INFO  : Disconnected from the channel tcfchan#12.
17:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:42 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
17:59:42 INFO  : 'jtag frequency' command is executed.
17:59:42 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:59:43 INFO  : Context for 'APU' is selected.
17:59:43 INFO  : System reset is completed.
17:59:46 INFO  : 'after 3000' command is executed.
17:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
17:59:51 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
17:59:51 INFO  : Context for 'APU' is selected.
18:00:08 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:08 INFO  : Context for 'APU' is selected.
18:00:08 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
18:00:15 INFO  : 'psu_init' command is executed.
18:00:16 INFO  : 'after 1000' command is executed.
18:00:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:00:17 INFO  : 'after 1000' command is executed.
18:00:17 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:00:18 INFO  : 'catch {psu_protection}' command is executed.
18:00:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:00:19 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
18:00:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:20 INFO  : 'con' command is executed.
18:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:00:20 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
18:03:34 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
18:04:16 INFO  : Disconnected from the channel tcfchan#13.
18:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:17 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
18:04:17 INFO  : 'jtag frequency' command is executed.
18:04:17 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:17 INFO  : Context for 'APU' is selected.
18:04:17 INFO  : System reset is completed.
18:04:20 INFO  : 'after 3000' command is executed.
18:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
18:04:26 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
18:04:26 INFO  : Context for 'APU' is selected.
18:04:43 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
18:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:43 INFO  : Context for 'APU' is selected.
18:04:43 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
18:04:51 INFO  : 'psu_init' command is executed.
18:04:52 INFO  : 'after 1000' command is executed.
18:04:53 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
18:04:54 INFO  : 'after 1000' command is executed.
18:04:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
18:04:54 INFO  : 'catch {psu_protection}' command is executed.
18:04:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:55 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:56 INFO  : 'con' command is executed.
18:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:04:56 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:46:30 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
14:47:21 INFO  : Result from executing command 'getProjects': design_2_wrapper
14:47:21 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:47:40 INFO  : Disconnected from the channel tcfchan#14.
14:47:40 INFO  : The hardware specification used by project 'axis_IO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:47:40 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' stored in project is removed.
14:47:40 INFO  : The updated bitstream files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream' in project 'axis_IO'.
14:47:40 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' stored in project is removed.
14:47:42 INFO  : The updated ps init files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/psinit' in project 'axis_IO'.
14:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:47:45 INFO  : 'jtag frequency' command is executed.
14:47:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : System reset is completed.
14:47:48 INFO  : 'after 3000' command is executed.
14:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:47:53 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:47:53 INFO  : Context for 'APU' is selected.
14:47:55 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:55 INFO  : Context for 'APU' is selected.
14:47:56 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:48:03 INFO  : 'psu_init' command is executed.
14:48:04 INFO  : 'after 1000' command is executed.
14:48:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:48:05 INFO  : 'after 1000' command is executed.
14:48:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:48:05 INFO  : 'catch {psu_protection}' command is executed.
14:48:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:07 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:07 INFO  : 'con' command is executed.
14:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:48:07 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:48:49 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:49:36 INFO  : Disconnected from the channel tcfchan#16.
14:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:37 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:49:37 INFO  : 'jtag frequency' command is executed.
14:49:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:49:37 INFO  : Context for 'APU' is selected.
14:49:37 INFO  : System reset is completed.
14:49:40 INFO  : 'after 3000' command is executed.
14:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:49:45 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:49:45 INFO  : Context for 'APU' is selected.
14:49:46 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:49:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:46 INFO  : Context for 'APU' is selected.
14:49:46 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:49:53 INFO  : 'psu_init' command is executed.
14:49:54 INFO  : 'after 1000' command is executed.
14:49:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:49:55 INFO  : 'after 1000' command is executed.
14:49:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:49:55 INFO  : 'catch {psu_protection}' command is executed.
14:49:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:49:57 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:49:57 INFO  : 'con' command is executed.
14:49:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:49:57 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:50:35 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:51:18 INFO  : Disconnected from the channel tcfchan#17.
14:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:51:18 INFO  : 'jtag frequency' command is executed.
14:51:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:19 INFO  : Context for 'APU' is selected.
14:51:19 INFO  : System reset is completed.
14:51:22 INFO  : 'after 3000' command is executed.
14:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:51:27 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:51:27 INFO  : Context for 'APU' is selected.
14:51:28 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:28 INFO  : Context for 'APU' is selected.
14:51:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:51:35 INFO  : 'psu_init' command is executed.
14:51:36 INFO  : 'after 1000' command is executed.
14:51:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:51:37 INFO  : 'after 1000' command is executed.
14:51:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:51:37 INFO  : 'catch {psu_protection}' command is executed.
14:51:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:39 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:39 INFO  : 'con' command is executed.
14:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:51:39 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:10:29 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:11:11 INFO  : Disconnected from the channel tcfchan#18.
15:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:11:11 INFO  : 'jtag frequency' command is executed.
15:11:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:12 INFO  : Context for 'APU' is selected.
15:11:12 INFO  : System reset is completed.
15:11:15 INFO  : 'after 3000' command is executed.
15:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:11:20 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:11:20 INFO  : Context for 'APU' is selected.
15:11:21 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:21 INFO  : Context for 'APU' is selected.
15:11:21 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:11:27 INFO  : 'psu_init' command is executed.
15:11:28 INFO  : 'after 1000' command is executed.
15:11:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:11:30 INFO  : 'after 1000' command is executed.
15:11:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:11:30 INFO  : 'catch {psu_protection}' command is executed.
15:11:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:31 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:32 INFO  : 'con' command is executed.
15:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:32 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:12:15 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:12:57 INFO  : Disconnected from the channel tcfchan#19.
15:12:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:57 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:12:57 INFO  : 'jtag frequency' command is executed.
15:12:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:12:57 INFO  : Context for 'APU' is selected.
15:12:58 INFO  : System reset is completed.
15:13:01 INFO  : 'after 3000' command is executed.
15:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:13:06 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:13:06 INFO  : Context for 'APU' is selected.
15:13:06 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:06 INFO  : Context for 'APU' is selected.
15:13:06 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:13:13 INFO  : 'psu_init' command is executed.
15:13:14 INFO  : 'after 1000' command is executed.
15:13:14 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:15 INFO  : 'after 1000' command is executed.
15:13:15 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:13:16 INFO  : 'catch {psu_protection}' command is executed.
15:13:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:17 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:17 INFO  : 'con' command is executed.
15:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:17 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:13:40 INFO  : Disconnected from the channel tcfchan#20.
15:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:13:41 INFO  : 'jtag frequency' command is executed.
15:13:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:42 INFO  : System reset is completed.
15:13:45 INFO  : 'after 3000' command is executed.
15:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:13:50 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:13:50 INFO  : Context for 'APU' is selected.
15:13:50 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:13:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:50 INFO  : Context for 'APU' is selected.
15:13:50 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:13:57 INFO  : 'psu_init' command is executed.
15:13:58 INFO  : 'after 1000' command is executed.
15:13:58 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:13:59 INFO  : 'after 1000' command is executed.
15:13:59 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:14:00 INFO  : 'catch {psu_protection}' command is executed.
15:14:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:14:01 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:14:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:01 INFO  : 'con' command is executed.
15:14:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:14:01 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:14:17 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:14:58 INFO  : Disconnected from the channel tcfchan#21.
15:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:58 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:14:58 INFO  : 'jtag frequency' command is executed.
15:14:58 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:14:58 INFO  : Context for 'APU' is selected.
15:14:59 INFO  : System reset is completed.
15:15:02 INFO  : 'after 3000' command is executed.
15:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:15:07 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:15:07 INFO  : Context for 'APU' is selected.
15:15:07 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:07 INFO  : Context for 'APU' is selected.
15:15:07 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:15:14 INFO  : 'psu_init' command is executed.
15:15:15 INFO  : 'after 1000' command is executed.
15:15:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:15:16 INFO  : 'after 1000' command is executed.
15:15:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:15:17 INFO  : 'catch {psu_protection}' command is executed.
15:15:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:18 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:18 INFO  : 'con' command is executed.
15:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:18 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:31:21 INFO  : Disconnected from the channel tcfchan#22.
15:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:31:22 INFO  : 'jtag frequency' command is executed.
15:31:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : System reset is completed.
15:31:25 INFO  : 'after 3000' command is executed.
15:31:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:31:30 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:31:30 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:31 INFO  : Context for 'APU' is selected.
15:31:31 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:31:45 INFO  : 'psu_init' command is executed.
15:31:46 INFO  : 'after 1000' command is executed.
15:31:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:31:47 INFO  : 'after 1000' command is executed.
15:31:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:31:48 INFO  : 'catch {psu_protection}' command is executed.
15:31:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:49 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:49 INFO  : 'con' command is executed.
15:31:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:49 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:32:42 INFO  : Disconnected from the channel tcfchan#23.
15:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:43 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:32:43 INFO  : 'jtag frequency' command is executed.
15:32:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:43 INFO  : Context for 'APU' is selected.
15:32:43 INFO  : System reset is completed.
15:32:46 INFO  : 'after 3000' command is executed.
15:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:32:52 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:32:52 INFO  : Context for 'APU' is selected.
15:32:52 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:52 INFO  : Context for 'APU' is selected.
15:32:52 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:33:07 INFO  : 'psu_init' command is executed.
15:33:08 INFO  : 'after 1000' command is executed.
15:33:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:33:09 INFO  : 'after 1000' command is executed.
15:33:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:33:09 INFO  : 'catch {psu_protection}' command is executed.
15:33:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:11 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:11 INFO  : 'con' command is executed.
15:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:11 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:35:07 INFO  : Disconnected from the channel tcfchan#24.
15:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:10 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:35:10 INFO  : 'jtag frequency' command is executed.
15:35:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:14 INFO  : Context for 'APU' is selected.
15:35:15 INFO  : System reset is completed.
15:35:19 INFO  : 'after 3000' command is executed.
15:35:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:35:28 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:35:31 INFO  : Context for 'APU' is selected.
15:35:32 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:32 INFO  : Context for 'APU' is selected.
15:35:32 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:35:39 INFO  : 'psu_init' command is executed.
15:35:40 INFO  : 'after 1000' command is executed.
15:35:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:35:43 INFO  : 'after 1000' command is executed.
15:35:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:35:48 INFO  : 'catch {psu_protection}' command is executed.
15:35:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:49 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:50 INFO  : 'con' command is executed.
15:35:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:50 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:36:06 INFO  : Disconnected from the channel tcfchan#25.
15:36:43 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
15:36:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
15:36:49 INFO  : XSCT server has started successfully.
15:36:49 INFO  : Successfully done setting XSCT server connection channel  
15:36:49 INFO  : plnx-install-location is set to ''
15:36:49 INFO  : Successfully done setting workspace for the tool. 
15:36:59 INFO  : Successfully done query RDI_DATADIR 
15:36:59 INFO  : Registering command handlers for Vitis TCF services
15:37:00 INFO  : Platform repository initialization has completed.
15:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:04 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:39:04 INFO  : 'jtag frequency' command is executed.
15:39:04 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:39:04 INFO  : Context for 'APU' is selected.
15:39:05 INFO  : System reset is completed.
15:39:08 INFO  : 'after 3000' command is executed.
15:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:39:13 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:39:13 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:15 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:39:22 INFO  : 'psu_init' command is executed.
15:39:23 INFO  : 'after 1000' command is executed.
15:39:23 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:39:24 INFO  : 'after 1000' command is executed.
15:39:24 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:39:24 INFO  : 'catch {psu_protection}' command is executed.
15:39:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:39:26 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:39:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:39:26 INFO  : 'con' command is executed.
15:39:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:39:26 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:42:02 INFO  : Disconnected from the channel tcfchan#1.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:42:03 INFO  : 'jtag frequency' command is executed.
15:42:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:03 INFO  : Context for 'APU' is selected.
15:42:03 INFO  : System reset is completed.
15:42:06 INFO  : 'after 3000' command is executed.
15:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:42:19 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:42:19 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:36 INFO  : Context for 'APU' is selected.
15:42:36 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:42:51 INFO  : 'psu_init' command is executed.
15:42:52 INFO  : 'after 1000' command is executed.
15:42:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:42:53 INFO  : 'after 1000' command is executed.
15:42:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:43:01 INFO  : 'catch {psu_protection}' command is executed.
15:43:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:03 INFO  : 'con' command is executed.
15:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:03 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:44:12 ERROR : (XSDB Server)Already stopped

15:44:24 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
12:02:41 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
12:02:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
12:02:47 INFO  : XSCT server has started successfully.
12:02:47 INFO  : Successfully done setting XSCT server connection channel  
12:02:47 INFO  : plnx-install-location is set to ''
12:02:47 INFO  : Successfully done setting workspace for the tool. 
12:02:48 INFO  : Registering command handlers for Vitis TCF services
12:02:49 INFO  : Platform repository initialization has completed.
12:02:51 INFO  : Successfully done query RDI_DATADIR 
12:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
12:05:49 INFO  : 'jtag frequency' command is executed.
12:05:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:05:49 INFO  : Context for 'APU' is selected.
12:05:49 INFO  : System reset is completed.
12:05:52 INFO  : 'after 3000' command is executed.
12:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
12:05:58 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
12:05:58 INFO  : Context for 'APU' is selected.
12:06:00 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
12:06:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:00 INFO  : Context for 'APU' is selected.
12:06:00 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
12:06:05 INFO  : 'psu_init' command is executed.
12:06:06 INFO  : 'after 1000' command is executed.
12:06:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:06:07 INFO  : 'after 1000' command is executed.
12:06:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:06:08 INFO  : 'catch {psu_protection}' command is executed.
12:06:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:09 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:09 INFO  : 'con' command is executed.
12:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:06:09 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
12:08:24 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
12:10:28 INFO  : Result from executing command 'getProjects': design_2_wrapper
12:10:28 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:10:31 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
12:10:46 INFO  : Build configuration of 'axis_IO_system' is updated to 'Debug'
12:10:46 INFO  : Build configuration of system project is automatically updated to 'Debug'.
12:10:47 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
12:11:22 INFO  : Disconnected from the channel tcfchan#1.
12:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:25 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
12:11:25 INFO  : 'jtag frequency' command is executed.
12:11:25 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:11:25 INFO  : Context for 'APU' is selected.
12:11:26 INFO  : System reset is completed.
12:11:29 INFO  : 'after 3000' command is executed.
12:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
12:11:34 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
12:11:34 INFO  : Context for 'APU' is selected.
12:11:36 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
12:11:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:36 INFO  : Context for 'APU' is selected.
12:11:36 INFO  : Boot mode is read from the target.
12:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

12:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:20 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
12:12:20 INFO  : 'jtag frequency' command is executed.
12:12:20 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:12:20 INFO  : Context for 'APU' is selected.
12:12:21 INFO  : System reset is completed.
12:12:24 INFO  : 'after 3000' command is executed.
12:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
12:12:29 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
12:12:29 INFO  : Context for 'APU' is selected.
12:12:29 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
12:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:29 INFO  : Context for 'APU' is selected.
12:12:29 INFO  : Boot mode is read from the target.
12:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

12:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:00 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
12:13:00 INFO  : 'jtag frequency' command is executed.
12:13:00 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:13:00 INFO  : Context for 'APU' is selected.
12:13:00 INFO  : System reset is completed.
12:13:04 INFO  : 'after 3000' command is executed.
12:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
12:13:09 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
12:13:09 INFO  : Context for 'APU' is selected.
12:13:09 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
12:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:09 INFO  : Context for 'APU' is selected.
12:13:09 INFO  : Boot mode is read from the target.
12:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

12:14:30 ERROR : (XSDB Server)invalid command name "teset"

12:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:48 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
12:14:48 INFO  : 'jtag frequency' command is executed.
12:14:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:14:48 INFO  : Context for 'APU' is selected.
12:14:49 INFO  : System reset is completed.
12:14:52 INFO  : 'after 3000' command is executed.
12:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
12:14:57 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
12:14:57 INFO  : Context for 'APU' is selected.
12:14:57 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
12:14:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:57 INFO  : Context for 'APU' is selected.
12:14:58 INFO  : Boot mode is read from the target.
12:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

13:28:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:54 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:28:54 INFO  : 'jtag frequency' command is executed.
13:28:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:28:54 INFO  : Context for 'APU' is selected.
13:28:55 INFO  : System reset is completed.
13:28:58 INFO  : 'after 3000' command is executed.
13:28:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:29:03 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:29:03 INFO  : Context for 'APU' is selected.
13:29:03 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:03 INFO  : Context for 'APU' is selected.
13:29:03 INFO  : Boot mode is read from the target.
13:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:29:05 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:29:06 INFO  : 'set bp_29_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:29:06 INFO  : 'con -block -timeout 60' command is executed.
13:29:06 INFO  : 'bpremove $bp_29_5_fsbl_bp' command is executed.
13:29:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:29:07 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_29_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:07 INFO  : 'con' command is executed.
13:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:29:07 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:29:44 INFO  : Disconnected from the channel tcfchan#4.
13:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:29:45 INFO  : 'jtag frequency' command is executed.
13:29:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:29:45 INFO  : Context for 'APU' is selected.
13:29:46 INFO  : System reset is completed.
13:29:49 INFO  : 'after 3000' command is executed.
13:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:29:54 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:29:54 INFO  : Context for 'APU' is selected.
13:29:54 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:54 INFO  : Context for 'APU' is selected.
13:29:54 INFO  : Boot mode is read from the target.
13:29:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:29:56 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:29:56 INFO  : 'set bp_29_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:29:56 INFO  : 'con -block -timeout 60' command is executed.
13:29:56 INFO  : 'bpremove $bp_29_56_fsbl_bp' command is executed.
13:29:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:29:58 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_29_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:29:58 INFO  : 'con' command is executed.
13:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:29:58 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:32:19 WARN  : channel "tcfchan#5" closed
13:32:40 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
13:32:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
13:32:44 INFO  : XSCT server has started successfully.
13:32:44 INFO  : plnx-install-location is set to ''
13:32:44 INFO  : Successfully done setting XSCT server connection channel  
13:32:44 INFO  : Successfully done setting workspace for the tool. 
13:32:45 INFO  : Successfully done query RDI_DATADIR 
13:32:45 INFO  : Platform repository initialization has completed.
13:32:46 INFO  : Registering command handlers for Vitis TCF services
13:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:47 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:33:47 INFO  : 'jtag frequency' command is executed.
13:33:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:47 INFO  : Context for 'APU' is selected.
13:33:48 INFO  : System reset is completed.
13:33:51 INFO  : 'after 3000' command is executed.
13:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:33:56 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:33:56 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:58 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Boot mode is read from the target.
13:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

13:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:34:11 INFO  : 'jtag frequency' command is executed.
13:34:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:34:11 INFO  : Context for 'APU' is selected.
13:34:12 INFO  : System reset is completed.
13:34:15 INFO  : 'after 3000' command is executed.
13:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:34:20 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:34:20 INFO  : Context for 'APU' is selected.
13:34:20 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:20 INFO  : Context for 'APU' is selected.
13:34:20 INFO  : Boot mode is read from the target.
13:34:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

13:34:44 ERROR : (XSDB Server)filter syntax error near column 13

13:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:27 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:35:27 INFO  : 'jtag frequency' command is executed.
13:35:27 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:27 INFO  : Context for 'APU' is selected.
13:35:28 INFO  : System reset is completed.
13:35:31 INFO  : 'after 3000' command is executed.
13:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:35:36 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:35:36 INFO  : Context for 'APU' is selected.
13:35:36 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:36 INFO  : Context for 'APU' is selected.
13:35:36 INFO  : Boot mode is read from the target.
13:35:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:38 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:38 INFO  : 'set bp_35_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:35:38 INFO  : 'con -block -timeout 60' command is executed.
13:35:38 INFO  : 'bpremove $bp_35_38_fsbl_bp' command is executed.
13:35:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:40 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_35_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:40 INFO  : 'con' command is executed.
13:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:35:40 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:36:18 INFO  : Build configuration of 'axis_IO_system' is updated to 'Release'
13:36:18 INFO  : Build configuration of system project is automatically updated to 'Release'.
13:36:18 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
13:36:28 INFO  : Disconnected from the channel tcfchan#1.
13:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:36:41 INFO  : 'jtag frequency' command is executed.
13:36:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:41 INFO  : Context for 'APU' is selected.
13:36:42 INFO  : System reset is completed.
13:36:45 INFO  : 'after 3000' command is executed.
13:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:36:50 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:36:50 INFO  : Context for 'APU' is selected.
13:36:52 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:52 INFO  : Context for 'APU' is selected.
13:36:52 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:36:56 INFO  : 'psu_init' command is executed.
13:36:57 INFO  : 'after 1000' command is executed.
13:36:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:36:58 INFO  : 'after 1000' command is executed.
13:36:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:36:58 INFO  : 'catch {psu_protection}' command is executed.
13:36:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:37:00 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:37:00 INFO  : 'con' command is executed.
13:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:37:00 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
13:40:36 INFO  : Disconnected from the channel tcfchan#2.
13:40:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:36 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
13:40:36 INFO  : 'jtag frequency' command is executed.
13:40:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:40:37 INFO  : Context for 'APU' is selected.
13:40:37 INFO  : System reset is completed.
13:40:40 INFO  : 'after 3000' command is executed.
13:40:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
13:40:45 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
13:40:45 INFO  : Context for 'APU' is selected.
13:41:05 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
13:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:05 INFO  : Context for 'APU' is selected.
13:41:05 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
13:41:08 INFO  : 'psu_init' command is executed.
13:41:09 INFO  : 'after 1000' command is executed.
13:41:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:41:10 INFO  : 'after 1000' command is executed.
13:41:11 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:41:11 INFO  : 'catch {psu_protection}' command is executed.
13:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:12 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:13 INFO  : 'con' command is executed.
13:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:41:13 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:12:26 INFO  : Disconnected from the channel tcfchan#3.
14:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:26 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:12:26 INFO  : 'jtag frequency' command is executed.
14:12:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:26 INFO  : Context for 'APU' is selected.
14:12:27 INFO  : System reset is completed.
14:12:30 INFO  : 'after 3000' command is executed.
14:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:12:35 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:12:35 INFO  : Context for 'APU' is selected.
14:12:49 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:49 INFO  : Context for 'APU' is selected.
14:12:49 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:12:53 INFO  : 'psu_init' command is executed.
14:12:54 INFO  : 'after 1000' command is executed.
14:12:54 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:12:55 INFO  : 'after 1000' command is executed.
14:12:55 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:12:55 INFO  : 'catch {psu_protection}' command is executed.
14:12:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:57 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:57 INFO  : 'con' command is executed.
14:12:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:57 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
14:35:22 INFO  : Disconnected from the channel tcfchan#4.
03:10:11 DEBUG : Logs will be stored at '/home/emg2-abtics/project_2/IDE.log'.
03:10:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/emg2-abtics/project_2/temp_xsdb_launch_script.tcl
03:10:17 INFO  : XSCT server has started successfully.
03:10:17 INFO  : Successfully done setting XSCT server connection channel  
03:10:17 INFO  : plnx-install-location is set to ''
03:10:17 INFO  : Successfully done setting workspace for the tool. 
03:10:25 INFO  : Successfully done query RDI_DATADIR 
03:10:25 INFO  : Registering command handlers for Vitis TCF services
03:10:29 INFO  : Platform repository initialization has completed.
03:14:49 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
03:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:10 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:16:10 INFO  : 'jtag frequency' command is executed.
03:16:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:16:10 INFO  : Context for 'APU' is selected.
03:16:10 INFO  : System reset is completed.
03:16:13 INFO  : 'after 3000' command is executed.
03:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:16:19 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:16:19 INFO  : Context for 'APU' is selected.
03:16:21 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:21 INFO  : Context for 'APU' is selected.
03:16:21 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:16:27 INFO  : 'psu_init' command is executed.
03:16:28 INFO  : 'after 1000' command is executed.
03:16:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:16:30 INFO  : 'after 1000' command is executed.
03:16:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:16:30 INFO  : 'catch {psu_protection}' command is executed.
03:16:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:16:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:16:32 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:16:32 INFO  : 'con' command is executed.
03:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:16:32 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
03:18:00 INFO  : Disconnected from the channel tcfchan#1.
03:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:54 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:20:54 INFO  : 'jtag frequency' command is executed.
03:20:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:20:55 INFO  : Context for 'APU' is selected.
03:20:55 INFO  : System reset is completed.
03:20:58 INFO  : 'after 3000' command is executed.
03:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:21:04 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:21:04 INFO  : Context for 'APU' is selected.
03:21:20 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:21:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:20 INFO  : Context for 'APU' is selected.
03:21:21 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:21:27 INFO  : 'psu_init' command is executed.
03:21:28 INFO  : 'after 1000' command is executed.
03:21:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:21:30 INFO  : 'after 1000' command is executed.
03:21:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:21:30 INFO  : 'catch {psu_protection}' command is executed.
03:21:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:21:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:21:32 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:21:32 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:21:32 INFO  : 'con' command is executed.
03:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:21:32 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
03:22:49 INFO  : Disconnected from the channel tcfchan#2.
03:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:22:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:22:50 INFO  : 'jtag frequency' command is executed.
03:22:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:22:50 INFO  : Context for 'APU' is selected.
03:22:50 INFO  : System reset is completed.
03:22:53 INFO  : 'after 3000' command is executed.
03:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:22:59 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:22:59 INFO  : Context for 'APU' is selected.
03:23:13 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:23:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:13 INFO  : Context for 'APU' is selected.
03:23:13 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:23:20 INFO  : 'psu_init' command is executed.
03:23:21 INFO  : 'after 1000' command is executed.
03:23:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:23:22 INFO  : 'after 1000' command is executed.
03:23:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:23:22 INFO  : 'catch {psu_protection}' command is executed.
03:23:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:23:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:23:24 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:23:24 INFO  : 'con' command is executed.
03:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:23:24 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
03:26:48 INFO  : Disconnected from the channel tcfchan#3.
03:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:26:49 INFO  : 'jtag frequency' command is executed.
03:26:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:26:49 INFO  : Context for 'APU' is selected.
03:26:49 INFO  : System reset is completed.
03:26:52 INFO  : 'after 3000' command is executed.
03:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:26:58 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:26:58 INFO  : Context for 'APU' is selected.
03:27:13 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:27:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:13 INFO  : Context for 'APU' is selected.
03:27:13 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:27:21 INFO  : 'psu_init' command is executed.
03:27:22 INFO  : 'after 1000' command is executed.
03:27:22 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:27:23 INFO  : 'after 1000' command is executed.
03:27:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:27:23 INFO  : 'catch {psu_protection}' command is executed.
03:27:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:27:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:27:25 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:27:25 INFO  : 'con' command is executed.
03:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:27:25 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
03:28:23 INFO  : Disconnected from the channel tcfchan#4.
03:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:28:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:28:24 INFO  : 'jtag frequency' command is executed.
03:28:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:28:24 INFO  : Context for 'APU' is selected.
03:28:25 INFO  : System reset is completed.
03:28:28 INFO  : 'after 3000' command is executed.
03:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:28:33 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:28:33 INFO  : Context for 'APU' is selected.
03:28:51 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
03:28:51 INFO  : Context for 'APU' is selected.
03:28:51 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:28:59 INFO  : 'psu_init' command is executed.
03:29:00 INFO  : 'after 1000' command is executed.
03:29:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:29:01 INFO  : 'after 1000' command is executed.
03:29:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:29:01 INFO  : 'catch {psu_protection}' command is executed.
03:29:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:29:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:29:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
03:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:29:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:29:04 INFO  : 'con' command is executed.
03:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:29:04 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
03:29:44 INFO  : Disconnected from the channel tcfchan#5.
03:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:29:45 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:29:45 INFO  : 'jtag frequency' command is executed.
03:29:45 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:29:45 INFO  : Context for 'APU' is selected.
03:29:45 INFO  : System reset is completed.
03:29:49 INFO  : 'after 3000' command is executed.
03:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:29:54 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:29:54 INFO  : Context for 'APU' is selected.
03:30:25 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:30:25 INFO  : Context for 'APU' is selected.
03:30:25 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:30:33 INFO  : 'psu_init' command is executed.
03:30:34 INFO  : 'after 1000' command is executed.
03:30:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:30:35 INFO  : 'after 1000' command is executed.
03:30:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:30:36 INFO  : 'catch {psu_protection}' command is executed.
03:30:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:30:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:31:47 ERROR : Memory write error at 0x4000. Cannot flush CPU cache. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
03:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
----------------End of Script----------------

03:31:47 ERROR : Memory write error at 0x4000. Cannot flush CPU cache. Cannot flush JTAG server queue. ftdi_read_data failed: usb bulk read failed
03:31:57 ERROR : (XSDB Server)Invalid reset type

03:32:42 ERROR : (XSDB Server)no targets found with "name =~ "PSU"". available targets: none

03:33:18 ERROR : (XSDB Server)Invalid reset type

03:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:33:26 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
03:33:26 INFO  : 'jtag frequency' command is executed.
03:33:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
03:33:26 INFO  : Context for 'APU' is selected.
03:33:26 INFO  : System reset is completed.
03:33:30 INFO  : 'after 3000' command is executed.
03:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
03:33:36 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
03:33:36 INFO  : Context for 'APU' is selected.
03:33:36 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:33:36 INFO  : Context for 'APU' is selected.
03:33:36 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
03:33:43 INFO  : 'psu_init' command is executed.
03:33:44 INFO  : 'after 1000' command is executed.
03:33:44 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
03:33:45 INFO  : 'after 1000' command is executed.
03:33:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
03:33:46 INFO  : 'catch {psu_protection}' command is executed.
03:33:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:33:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
03:33:48 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
03:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

03:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
03:33:48 INFO  : 'con' command is executed.
03:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

03:33:48 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:50 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:02:50 INFO  : 'jtag frequency' command is executed.
04:02:50 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:02:51 INFO  : Context for 'APU' is selected.
04:02:51 INFO  : System reset is completed.
04:02:55 INFO  : 'after 3000' command is executed.
04:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:03:07 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:03:07 INFO  : Context for 'APU' is selected.
04:03:07 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:07 INFO  : Context for 'APU' is selected.
04:03:07 INFO  : Boot mode is read from the target.
04:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:03:09 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:03:09 INFO  : 'jtag frequency' command is executed.
04:03:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:03:09 INFO  : Context for 'APU' is selected.
04:03:09 INFO  : System reset is completed.
04:03:12 INFO  : 'after 3000' command is executed.
04:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:03:25 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:03:25 INFO  : Context for 'APU' is selected.
04:03:25 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:03:25 INFO  : 'configparams force-mem-access 1' command is executed.
04:03:25 INFO  : Context for 'APU' is selected.
04:03:25 INFO  : Boot mode is read from the target.
04:03:27 INFO  : Boot mode of the target is set to jtag.
04:03:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:03:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:03:29 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
04:03:29 INFO  : Boot mode of the target is set to jtag.
04:03:30 INFO  : 'set bp_3_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
04:03:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:03:32 INFO  : 'con -block -timeout 60' command is executed.
04:03:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:03:39 INFO  : 'bpremove $bp_3_29_fsbl_bp' command is executed.
04:03:41 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
04:03:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:03:41 INFO  : 'set bp_3_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
04:03:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:03:42 INFO  : 'con -block -timeout 60' command is executed.
04:03:42 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
04:03:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_3_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
----------------End of Script----------------

04:03:42 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
04:03:43 INFO  : 'bpremove $bp_3_41_fsbl_bp' command is executed.
04:03:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:03:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:03:43 ERROR : Memory write error at 0x0. Cannot read register sctlr_el3. Cannot read register r0. Cortex-A53 #0: EDITR not ready
04:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_3_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
----------------End of Script----------------

04:03:43 ERROR : Memory write error at 0x0. Cannot read register sctlr_el3. Cannot read register r0. Cortex-A53 #0: EDITR not ready
04:05:00 ERROR : (XSDB Server)Invalid reset type

04:05:23 INFO  : Disconnected from the channel tcfchan#6.
04:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:05:24 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:05:24 INFO  : 'jtag frequency' command is executed.
04:05:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:05:24 INFO  : Context for 'APU' is selected.
04:05:24 INFO  : System reset is completed.
04:05:27 INFO  : 'after 3000' command is executed.
04:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:05:38 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:05:38 INFO  : Context for 'APU' is selected.
04:05:52 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:52 INFO  : Context for 'APU' is selected.
04:05:52 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
04:05:58 INFO  : 'psu_init' command is executed.
04:05:59 INFO  : 'after 1000' command is executed.
04:06:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
04:06:01 INFO  : 'after 1000' command is executed.
04:06:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
04:06:01 INFO  : 'catch {psu_protection}' command is executed.
04:06:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:06:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:06:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
04:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
04:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

04:06:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:06:03 INFO  : 'con' command is executed.
04:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

04:06:03 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:18:06 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
04:19:07 INFO  : Disconnected from the channel tcfchan#7.
04:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:19:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:19:08 INFO  : 'jtag frequency' command is executed.
04:19:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:19:08 INFO  : Context for 'APU' is selected.
04:19:08 INFO  : System reset is completed.
04:19:12 INFO  : 'after 3000' command is executed.
04:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:19:17 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:19:17 INFO  : Context for 'APU' is selected.
04:19:36 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
04:19:36 INFO  : Context for 'APU' is selected.
04:19:36 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
04:19:44 INFO  : 'psu_init' command is executed.
04:19:45 INFO  : 'after 1000' command is executed.
04:19:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
04:19:46 INFO  : 'after 1000' command is executed.
04:19:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
04:19:46 INFO  : 'catch {psu_protection}' command is executed.
04:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:19:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:19:49 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
04:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
04:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

04:19:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:19:49 INFO  : 'con' command is executed.
04:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

04:19:49 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:21:28 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
04:22:25 INFO  : Disconnected from the channel tcfchan#8.
04:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:26 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:22:26 INFO  : 'jtag frequency' command is executed.
04:22:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:22:26 INFO  : Context for 'APU' is selected.
04:22:26 INFO  : System reset is completed.
04:22:29 INFO  : 'after 3000' command is executed.
04:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:22:35 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:22:35 INFO  : Context for 'APU' is selected.
04:22:51 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:51 INFO  : Context for 'APU' is selected.
04:22:51 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
04:22:59 INFO  : 'psu_init' command is executed.
04:23:00 INFO  : 'after 1000' command is executed.
04:23:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
04:23:01 INFO  : 'after 1000' command is executed.
04:23:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
04:23:01 INFO  : 'catch {psu_protection}' command is executed.
04:23:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:23:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:23:03 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
04:23:03 INFO  : 'configparams force-mem-access 0' command is executed.
04:23:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

04:23:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:23:04 INFO  : 'con' command is executed.
04:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

04:23:04 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:24:49 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
04:25:51 INFO  : Disconnected from the channel tcfchan#9.
04:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:25:52 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:25:52 INFO  : 'jtag frequency' command is executed.
04:25:52 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:25:52 INFO  : Context for 'APU' is selected.
04:25:53 INFO  : System reset is completed.
04:25:56 INFO  : 'after 3000' command is executed.
04:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:26:01 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:26:01 INFO  : Context for 'APU' is selected.
04:26:21 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:26:21 INFO  : Context for 'APU' is selected.
04:26:21 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
04:26:29 INFO  : 'psu_init' command is executed.
04:26:30 INFO  : 'after 1000' command is executed.
04:26:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
04:26:32 INFO  : 'after 1000' command is executed.
04:26:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
04:26:32 INFO  : 'catch {psu_protection}' command is executed.
04:26:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:26:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:26:34 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
04:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
04:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

04:26:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:26:34 INFO  : 'con' command is executed.
04:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

04:26:34 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:26:42 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
04:27:48 INFO  : Disconnected from the channel tcfchan#10.
04:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:27:49 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
04:27:49 INFO  : 'jtag frequency' command is executed.
04:27:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
04:27:49 INFO  : Context for 'APU' is selected.
04:27:49 INFO  : System reset is completed.
04:27:52 INFO  : 'after 3000' command is executed.
04:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
04:27:58 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
04:27:58 INFO  : Context for 'APU' is selected.
04:28:18 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
04:28:18 INFO  : 'configparams force-mem-access 1' command is executed.
04:28:18 INFO  : Context for 'APU' is selected.
04:28:18 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
04:28:26 INFO  : 'psu_init' command is executed.
04:28:27 INFO  : 'after 1000' command is executed.
04:28:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
04:28:28 INFO  : 'after 1000' command is executed.
04:28:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
04:28:28 INFO  : 'catch {psu_protection}' command is executed.
04:28:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:28:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
04:28:30 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
04:28:30 INFO  : 'configparams force-mem-access 0' command is executed.
04:28:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

04:28:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
04:28:31 INFO  : 'con' command is executed.
04:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

04:28:31 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
04:29:02 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:32:31 INFO  : Hardware specification for platform project 'design_2_wrapper' is updated.
14:36:14 INFO  : Result from executing command 'getProjects': design_2_wrapper
14:36:14 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/emg2-abtics/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;design_2_wrapper|/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm;xilinx_zcu102_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|/tools/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
14:36:21 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
14:36:40 INFO  : Updating application flags with new BSP settings...
14:36:42 INFO  : Successfully updated application flags for project axis_IO.
14:37:45 INFO  : Disconnected from the channel tcfchan#11.
14:42:10 INFO  : The hardware specification used by project 'axis_IO' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:42:11 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit' stored in project is removed.
14:42:11 INFO  : The updated bitstream files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/bitstream' in project 'axis_IO'.
14:42:11 INFO  : The file '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' stored in project is removed.
14:42:12 INFO  : The updated ps init files are copied from platform to folder '/home/emg2-abtics/project_2/axis_IO/_ide/psinit' in project 'axis_IO'.
14:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
14:42:35 INFO  : 'jtag frequency' command is executed.
14:42:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:42:35 INFO  : Context for 'APU' is selected.
14:42:35 INFO  : System reset is completed.
14:42:38 INFO  : 'after 3000' command is executed.
14:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
14:42:44 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
14:42:44 INFO  : Context for 'APU' is selected.
14:42:47 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
14:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:47 INFO  : Context for 'APU' is selected.
14:42:47 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
14:42:55 INFO  : 'psu_init' command is executed.
14:42:56 INFO  : 'after 1000' command is executed.
14:42:56 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:42:57 INFO  : 'after 1000' command is executed.
14:42:57 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:42:58 INFO  : 'catch {psu_protection}' command is executed.
14:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
configparams force-mem-access 0
----------------End of Script----------------

14:42:58 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:25:16 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:26:21 INFO  : Disconnected from the channel tcfchan#13.
15:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:22 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:26:22 INFO  : 'jtag frequency' command is executed.
15:26:22 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:22 INFO  : Context for 'APU' is selected.
15:26:22 INFO  : System reset is completed.
15:26:25 INFO  : 'after 3000' command is executed.
15:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:26:31 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:26:31 INFO  : Context for 'APU' is selected.
15:26:31 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:31 INFO  : Context for 'APU' is selected.
15:26:31 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:26:41 INFO  : 'psu_init' command is executed.
15:26:42 INFO  : 'after 1000' command is executed.
15:26:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:26:43 INFO  : 'after 1000' command is executed.
15:26:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:26:43 INFO  : 'catch {psu_protection}' command is executed.
15:26:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:45 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:46 INFO  : 'con' command is executed.
15:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:46 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:27:20 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:28:17 INFO  : Disconnected from the channel tcfchan#14.
15:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:18 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:28:18 INFO  : 'jtag frequency' command is executed.
15:28:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:18 INFO  : Context for 'APU' is selected.
15:28:18 INFO  : System reset is completed.
15:28:22 INFO  : 'after 3000' command is executed.
15:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:28:27 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:28:27 INFO  : Context for 'APU' is selected.
15:28:28 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:28:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:28 INFO  : Context for 'APU' is selected.
15:28:28 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:28:37 INFO  : 'psu_init' command is executed.
15:28:38 INFO  : 'after 1000' command is executed.
15:28:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:28:39 INFO  : 'after 1000' command is executed.
15:28:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:28:40 INFO  : 'catch {psu_protection}' command is executed.
15:28:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:42 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:42 INFO  : 'con' command is executed.
15:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:28:42 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:29:13 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:30:10 INFO  : Disconnected from the channel tcfchan#15.
15:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:11 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:30:11 INFO  : 'jtag frequency' command is executed.
15:30:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:11 INFO  : Context for 'APU' is selected.
15:30:11 INFO  : System reset is completed.
15:30:14 INFO  : 'after 3000' command is executed.
15:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:30:20 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:21 INFO  : Context for 'APU' is selected.
15:30:21 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
15:30:30 INFO  : 'psu_init' command is executed.
15:30:31 INFO  : 'after 1000' command is executed.
15:30:31 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:30:32 INFO  : 'after 1000' command is executed.
15:30:32 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:30:33 INFO  : 'catch {psu_protection}' command is executed.
15:30:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:35 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:35 INFO  : 'con' command is executed.
15:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:30:35 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
15:33:19 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:35:05 INFO  : Build configuration of 'axis_IO_system' is updated to 'Debug'
15:35:05 INFO  : Build configuration of system project is automatically updated to 'Debug'.
15:35:06 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
15:36:04 INFO  : Disconnected from the channel tcfchan#16.
15:36:07 INFO  : XRT server has started successfully on port '4355'
15:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:08 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:36:08 INFO  : 'jtag frequency' command is executed.
15:36:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:08 INFO  : Context for 'APU' is selected.
15:36:09 INFO  : System reset is completed.
15:36:12 INFO  : 'after 3000' command is executed.
15:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:36:17 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:36:18 INFO  : Context for 'APU' is selected.
15:36:18 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:18 INFO  : Context for 'APU' is selected.
15:36:18 INFO  : Boot mode is read from the target.
15:36:26 INFO  : Boot mode of the target is set to jtag.
15:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:28 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:28 INFO  : 'set bp_36_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:29 INFO  : 'con -block -timeout 60' command is executed.
15:36:29 INFO  : 'bpremove $bp_36_28_fsbl_bp' command is executed.
15:36:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:30 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_36_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
----------------End of Script----------------

15:36:30 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:41 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:36:41 INFO  : 'jtag frequency' command is executed.
15:36:41 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:41 INFO  : Context for 'APU' is selected.
15:36:42 INFO  : System reset is completed.
15:36:45 INFO  : 'after 3000' command is executed.
15:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:36:50 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:36:51 INFO  : Context for 'APU' is selected.
15:36:51 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:51 INFO  : Context for 'APU' is selected.
15:36:51 INFO  : Boot mode is read from the target.
15:36:54 INFO  : Boot mode of the target is set to jtag.
15:36:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:56 INFO  : The application '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:56 INFO  : 'set bp_36_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:57 INFO  : 'con -block -timeout 60' command is executed.
15:36:57 INFO  : 'bpremove $bp_36_56_fsbl_bp' command is executed.
15:36:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:58 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/sw/design_2_wrapper/boot/fsbl.elf
set bp_36_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Debug/axis_IO.elf
----------------End of Script----------------

15:36:58 ERROR : Memory write error at 0x0. Cortex-A53 #0: EDITR not ready
15:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:13 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
15:37:13 INFO  : 'jtag frequency' command is executed.
15:37:13 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:13 INFO  : Context for 'APU' is selected.
15:37:13 INFO  : System reset is completed.
15:37:17 INFO  : 'after 3000' command is executed.
15:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
15:37:22 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
15:37:22 INFO  : Context for 'APU' is selected.
15:37:23 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
15:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:23 INFO  : Context for 'APU' is selected.
15:37:23 INFO  : Boot mode is read from the target.
15:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

16:10:51 INFO  : Build configuration of 'axis_IO_system' is updated to 'Release'
16:10:52 INFO  : Build configuration of system project is automatically updated to 'Release'.
16:10:54 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:12:24 ERROR : (XSDB Server)no targets found with "name =~ "PSU"". available targets: none

16:12:39 ERROR : (XSDB Server)no targets found with "name =~ "PSU"". available targets: none

16:12:42 ERROR : (XSDB Server)Invalid reset type

16:12:53 ERROR : (XSDB Server)no targets found with "name =~ "PSU"". available targets: none

16:13:31 ERROR : (XSDB Server)no targets found with "name =~ "PSU"". available targets: none

16:15:54 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:17:51 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:19:03 INFO  : 'jtag frequency' command is executed.
16:19:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:03 INFO  : Context for 'APU' is selected.
16:19:04 INFO  : System reset is completed.
16:19:07 INFO  : 'after 3000' command is executed.
16:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:19:12 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:19:20 INFO  : 'psu_init' command is executed.
16:19:21 INFO  : 'after 1000' command is executed.
16:19:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:19:22 INFO  : 'after 1000' command is executed.
16:19:23 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:19:23 INFO  : 'catch {psu_protection}' command is executed.
16:19:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:24 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:25 INFO  : 'con' command is executed.
16:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:25 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:20:29 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:21:34 INFO  : Disconnected from the channel tcfchan#17.
16:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:35 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:21:35 INFO  : 'jtag frequency' command is executed.
16:21:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:21:35 INFO  : Context for 'APU' is selected.
16:21:35 INFO  : System reset is completed.
16:21:38 INFO  : 'after 3000' command is executed.
16:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:21:43 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:21:43 INFO  : Context for 'APU' is selected.
16:21:44 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:44 INFO  : Context for 'APU' is selected.
16:21:44 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:21:51 INFO  : 'psu_init' command is executed.
16:21:52 INFO  : 'after 1000' command is executed.
16:21:52 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:21:54 INFO  : 'after 1000' command is executed.
16:21:54 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:21:54 INFO  : 'catch {psu_protection}' command is executed.
16:21:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:21:56 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:21:56 INFO  : 'con' command is executed.
16:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:21:56 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:22:14 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
16:23:06 INFO  : Disconnected from the channel tcfchan#18.
16:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:07 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
16:23:07 INFO  : 'jtag frequency' command is executed.
16:23:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:07 INFO  : Context for 'APU' is selected.
16:23:08 INFO  : System reset is completed.
16:23:11 INFO  : 'after 3000' command is executed.
16:23:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
16:23:16 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
16:23:16 INFO  : Context for 'APU' is selected.
16:23:16 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
16:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:16 INFO  : Context for 'APU' is selected.
16:23:16 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
16:23:24 INFO  : 'psu_init' command is executed.
16:23:25 INFO  : 'after 1000' command is executed.
16:23:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
16:23:26 INFO  : 'after 1000' command is executed.
16:23:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
16:23:27 INFO  : 'catch {psu_protection}' command is executed.
16:23:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:28 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:29 INFO  : 'con' command is executed.
16:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:23:29 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
16:23:38 INFO  : Checking for BSP changes to sync application flags for project 'axis_IO'...
08:45:02 INFO  : Disconnected from the channel tcfchan#19.
08:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:03 INFO  : Jtag cable 'Xilinx X-MLCC-01 XFL1TQBDF1BXA' is selected.
08:45:03 INFO  : 'jtag frequency' command is executed.
08:45:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:45:03 INFO  : Context for 'APU' is selected.
08:45:03 INFO  : System reset is completed.
08:45:06 INFO  : 'after 3000' command is executed.
08:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}' command is executed.
08:45:11 INFO  : Device configured successfully with "/home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit"
08:45:12 INFO  : Context for 'APU' is selected.
08:45:12 INFO  : Hardware design and registers information is loaded from '/home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
08:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:12 INFO  : Context for 'APU' is selected.
08:45:12 INFO  : Sourcing of '/home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl' is done.
08:45:20 INFO  : 'psu_init' command is executed.
08:45:21 INFO  : 'after 1000' command is executed.
08:45:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
08:45:22 INFO  : 'after 1000' command is executed.
08:45:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
08:45:22 INFO  : 'catch {psu_protection}' command is executed.
08:45:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:45:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:45:24 INFO  : The application '/home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf' is downloaded to processor 'psu_cortexa53_0'.
08:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx X-MLCC-01 XFL1TQBDF1BXA" && level==0 && jtag_device_ctx=="jsn-X-MLCC-01-XFL1TQBDF1BXA-04724093-0"}
fpga -file /home/emg2-abtics/project_2/axis_IO/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/emg2-abtics/project_2/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/emg2-abtics/project_2/axis_IO/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/emg2-abtics/project_2/axis_IO/Release/axis_IO.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:45:24 INFO  : 'con' command is executed.
08:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:45:24 INFO  : Launch script is exported to file '/home/emg2-abtics/project_2/axis_IO_system/_ide/scripts/systemdebugger_axis_io_system_standalone.tcl'
