
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 278.277 ; gain = 68.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'signed_magnitude_adder' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:5' bound to instance 'adunare' of component 'signed_magnitude_adder' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:102]
INFO: [Synth 8-638] synthesizing module 'signed_magnitude_adder' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:12]
WARNING: [Synth 8-614] signal 'Sign_same' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'signed_magnitude_adder' (1#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:12]
INFO: [Synth 8-3491] module 'inmultire' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:34' bound to instance 'multiply' of component 'inmultire' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:104]
INFO: [Synth 8-638] synthesizing module 'inmultire' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:40]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_01' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:135]
INFO: [Synth 8-638] synthesizing module 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder1bit' (2#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:42]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_02' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:136]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_03' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:137]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_04' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:138]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_05' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:139]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_06' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:140]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_07' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:142]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_08' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:143]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_09' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:144]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_10' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:145]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_11' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:146]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_12' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:147]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_13' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:148]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_14' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:150]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_15' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:151]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_16' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:152]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_17' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:153]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_18' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:154]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_19' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:155]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_20' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:156]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_21' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:158]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_22' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:159]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_23' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:160]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_24' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:161]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_25' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:162]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_26' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:163]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_27' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:164]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_28' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:166]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_29' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:167]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_30' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:168]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_31' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:169]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_32' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:170]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_33' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:171]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_34' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:172]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_35' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:174]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_36' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:175]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_37' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:176]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_38' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:177]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_39' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:178]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_40' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:179]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_41' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:180]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_42' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:182]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_43' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:183]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_44' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:184]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_45' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:185]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_46' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:186]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_47' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:187]
INFO: [Synth 8-3491] module 'full_adder1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/full_adder1bit.vhd:34' bound to instance 'full_48' of component 'full_adder1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:188]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_1' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:190]
INFO: [Synth 8-638] synthesizing module 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'halfadder_1bit' (3#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:41]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_2' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:191]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_3' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:193]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_4' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:194]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_5' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:195]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_6' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:196]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_7' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:197]
INFO: [Synth 8-3491] module 'halfadder_1bit' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/halfadder_1bit.vhd:34' bound to instance 'half_8' of component 'halfadder_1bit' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'inmultire' (4#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/inmultire.vhd:40]
INFO: [Synth 8-3491] module 'divider8' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/impartire.vhd:34' bound to instance 'impartire' of component 'divider8' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:109]
INFO: [Synth 8-638] synthesizing module 'divider8' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/impartire.vhd:39]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/impartire.vhd:64]
WARNING: [Synth 8-614] signal 'neshiftat' is read in the process but is not in the sensitivity list [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/impartire.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'divider8' (5#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/impartire.vhd:39]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'impartireBtn' of component 'debouncer' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:115]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:22]
WARNING: [Synth 8-3848] Net t in module/entity debouncer does not have driver. [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (6#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:22]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'inmultireBtn' of component 'debouncer' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:116]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/debouncer.vhd:16' bound to instance 'adunareBtn' of component 'debouncer' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:117]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:5' bound to instance 'afisare' of component 'SSD' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:127]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'SSD' (7#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/SSD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/ALU.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 316.527 ; gain = 106.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 316.527 ; gain = 106.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Alex/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alex/Downloads/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 626.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:31]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.srcs/sources_1/new/signed_magnitude_adder.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 48    
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module signed_magnitude_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module full_adder1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module halfadder_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module divider8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_26' in module 'partition' to reference 'logic__206' which has no pins
WARNING: [Synth 8-3332] Sequential element (impartireBtn/Q1_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (impartireBtn/Q2_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (impartireBtn/Q3_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (inmultireBtn/Q1_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (inmultireBtn/Q2_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (inmultireBtn/Q3_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (adunareBtn/Q1_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (adunareBtn/Q2_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (adunareBtn/Q3_reg) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 626.945 ; gain = 416.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 685.098 ; gain = 475.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    22|
|4     |LUT2   |    69|
|5     |LUT3   |    31|
|6     |LUT4   |    72|
|7     |LUT5   |    35|
|8     |LUT6   |    99|
|9     |FDRE   |    16|
|10    |IBUF   |    20|
|11    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------------------+------+
|      |Instance    |Module                 |Cells |
+------+------------+-----------------------+------+
|1     |top         |                       |   406|
|2     |  adunare   |signed_magnitude_adder |    34|
|3     |  afisare   |SSD                    |    69|
|4     |  impartire |divider8               |   166|
+------+------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 699.098 ; gain = 178.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 699.098 ; gain = 489.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 699.098 ; gain = 489.137
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projects/calculator_stiintific/calculator_stiintific.runs/synth_1/ALU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 699.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 28 21:50:30 2024...
