{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Perform Register Retiming for Performance On " "Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1544195536428 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1544195536428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544195536490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544195536490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "radioberry 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"radioberry\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544195536875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544195536956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544195536956 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544195537051 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544195537051 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544195537051 ""}  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1544195537051 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1544195537626 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544195537644 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544195538929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544195538929 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544195538929 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544195538929 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 55975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544195539024 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544195539024 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544195539024 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544195539024 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1544195539024 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544195539049 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544195540760 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544195545957 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkk1 " "Entity dcfifo_nkk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5f9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tln1 " "Entity dcfifo_tln1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_umj1 " "Entity dcfifo_umj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1544195546000 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1544195546000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_4f9:dffpipe22\|dffe23a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_4f9:dffpipe22\|dffe23a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544195546216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544195546217 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544195546217 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/radioberry.sdc " "Reading SDC File: 'sdc/radioberry.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544195546251 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544195546294 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544195546294 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544195546294 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544195546294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544195546295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544195546830 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544195547128 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 ad9866:ad9866_inst\|dut1_pc\[0\] " "  10.000 ad9866:ad9866_inst\|dut1_pc\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.020 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.020 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.510 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.068 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   4.068 ad9866pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    clk_10mhz " " 100.000    clk_10mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.020     clk_76m8 " "  13.020     clk_76m8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5000.000 ddr_mux:ddr_mux_inst1\|rd_req " "5000.000 ddr_mux:ddr_mux_inst1\|rd_req" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5000.000 ddr_mux:ddr_mux_inst2\|rd_req " "5000.000 ddr_mux:ddr_mux_inst2\|rd_req" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 208.333       pi_clk " " 208.333       pi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 208.333      pi_clk2 " " 208.333      pi_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce0 " "2500.000      spi_ce0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce1 " "2500.000      spi_ce1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  64.000      spi_sck " "  64.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx2_inst\|done " "2500.000 spi_slave:spi_slave_rx2_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx_inst\|done " "2500.000 spi_slave:spi_slave_rx_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 virt_ad9866_rxclk_rx " "   6.510 virt_ad9866_rxclk_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.510 virt_ad9866_rxclk_tx " "   6.510 virt_ad9866_rxclk_tx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544195547129 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544195547129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549750 ""}  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549750 ""}  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node ad9866pll:ad9866pll_inst\|altpll:altpll_component\|ad9866pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549750 ""}  } { { "db/ad9866pll_altpll.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/db/ad9866pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_10mhz~input (placed in PIN 55 (CLK12, DIFFCLK_7n)) " "Automatically promoted node clk_10mhz~input (placed in PIN 55 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866:ad9866_inst\|sen_n " "Destination node ad9866:ad9866_inst\|sen_n" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866:ad9866_inst\|dut1_pc\[3\] " "Destination node ad9866:ad9866_inst\|dut1_pc\[3\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866:ad9866_inst\|dut1_pc\[4\] " "Destination node ad9866:ad9866_inst\|dut1_pc\[4\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866:ad9866_inst\|dut1_pc\[5\] " "Destination node ad9866:ad9866_inst\|dut1_pc\[5\]" {  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549750 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[22\] " "Destination node counter\[22\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549750 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544195549750 ""}  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 55955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pi_clk~input (placed in PIN 54 (CLK13, DIFFCLK_7p)) " "Automatically promoted node pi_clk~input (placed in PIN 54 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549751 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data~0 " "Destination node data~0" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 24384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549751 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544195549751 ""}  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 55953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_mux:ddr_mux_inst1\|rd_req  " "Automatically promoted node ddr_mux:ddr_mux_inst1\|rd_req " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549752 ""}  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 8671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi_slave_rx2_inst\|done  " "Automatically promoted node spi_slave:spi_slave_rx2_inst\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549752 ""}  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddr_mux:ddr_mux_inst2\|rd_req  " "Automatically promoted node ddr_mux:ddr_mux_inst2\|rd_req " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549752 ""}  } { { "rtl/ddr_mux.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ddr_mux.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 16344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi_slave_rx_inst\|done  " "Automatically promoted node spi_slave:spi_slave_rx_inst\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549752 ""}  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/spi_slave.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad9866:ad9866_inst\|datain\[1\]~2  " "Automatically promoted node ad9866:ad9866_inst\|datain\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549753 ""}  } { { "rtl/ad9866.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/ad9866.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 26126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_handler:reset_handler_inst\|reset  " "Automatically promoted node reset_handler:reset_handler_inst\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[22\] " "Destination node counter\[22\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 465 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[21\] " "Destination node counter\[21\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[20\] " "Destination node counter\[20\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[19\] " "Destination node counter\[19\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[18\] " "Destination node counter\[18\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[17\] " "Destination node counter\[17\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[16\] " "Destination node counter\[16\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[15\] " "Destination node counter\[15\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[14\] " "Destination node counter\[14\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[13\] " "Destination node counter\[13\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544195549753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544195549753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544195549753 ""}  } { { "rtl/reset_handler.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/reset_handler.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 11278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544195549753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544195554473 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544195554552 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544195554556 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544195554667 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544195554894 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544195554894 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544195555072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544195559833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "720 Embedded multiplier block " "Packed 720 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544195559912 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 I/O Input Buffer " "Packed 7 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544195559912 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Output Buffer " "Packed 12 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544195559912 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "184 " "Created 184 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1544195559912 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544195559912 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1544195562299 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1544195570040 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544195570779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544195570846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544195575521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544195592848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544195593156 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544195905699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:05:13 " "Fitter placement operations ending: elapsed time is 00:05:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544195905700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544195911323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544195940211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544195940211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544195966058 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 46.28 " "Total time spent on timing analysis during the Fitter is 46.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544195967095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544195967468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544195970643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544195970663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544195974931 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:18 " "Fitter post-fit operations ending: elapsed time is 00:00:18" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544195985439 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544195988315 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone 10 LP " "20 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_clk 3.3-V LVCMOS 69 " "Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 69" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_clk" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rxclk 3.3-V LVCMOS 71 " "Pin ad9866_rxclk uses I/O standard 3.3-V LVCMOS at 71" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rxclk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rxclk" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVCMOS 59 " "Pin spi_miso uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pi_clk2 3.3-V LVCMOS 113 " "Pin pi_clk2 uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { pi_clk2 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pi_clk2" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pi_clk 3.3-V LVCMOS 54 " "Pin pi_clk uses I/O standard 3.3-V LVCMOS at 54" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { pi_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pi_clk" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ptt_in 3.3-V LVCMOS 42 " "Pin ptt_in uses I/O standard 3.3-V LVCMOS at 42" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ptt_in } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ptt_in" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_10mhz 3.3-V LVCMOS 55 " "Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 55" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk_10mhz } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_10mhz" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ce\[1\] 3.3-V LVCMOS 50 " "Pin spi_ce\[1\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_ce[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_ce\[1\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ce\[0\] 3.3-V LVCMOS 51 " "Pin spi_ce\[0\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_ce[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_ce\[0\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_76m8 3.3-V LVCMOS 53 " "Pin clk_76m8 uses I/O standard 3.3-V LVCMOS at 53" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk_76m8 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_76m8" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sck 3.3-V LVCMOS 58 " "Pin spi_sck uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_sck } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_sck" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVCMOS 60 " "Pin spi_mosi uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_sdo 3.3-V LVCMOS 67 " "Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 67" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_sdo } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_sdo" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rxsync 3.3-V LVCMOS 77 " "Pin ad9866_rxsync uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rxsync } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rxsync" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[5\] 3.3-V LVCMOS 98 " "Pin ad9866_rx\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[5\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[4\] 3.3-V LVCMOS 87 " "Pin ad9866_rx\[4\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[4\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[3\] 3.3-V LVCMOS 86 " "Pin ad9866_rx\[3\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[3\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[2\] 3.3-V LVCMOS 85 " "Pin ad9866_rx\[2\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[2\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[1\] 3.3-V LVCMOS 83 " "Pin ad9866_rx\[1\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[1\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_rx\[0\] 3.3-V LVCMOS 80 " "Pin ad9866_rx\[0\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_rx[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_rx\[0\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544195988552 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544195988552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.fit.smsg " "Generated suppressed messages file C:/dev/git/Radioberry-2.x/fd-firmware/verilog-fpga/output_files/radioberry.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544195990733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5607 " "Peak virtual memory: 5607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544195995694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 16:19:55 2018 " "Processing ended: Fri Dec 07 16:19:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544195995694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:41 " "Elapsed time: 00:07:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544195995694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:11 " "Total CPU time (on all processors): 00:11:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544195995694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544195995694 ""}
