<root><simulation><result_generated_time />2023-05-17 18:51:13<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />8</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [20, 1, 1], 'O': [120, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('K', 24)], [('C', 4)]], [], []]<I />[[[('K', 24)], []], [[], [('C', 4), ('OY', 5)]], [], []]<O />[[[], [('C', 4)]], [[('K', 24)], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2)], [('C', 64), ('OX', 5)], []]<I />[[('C', 2)], [('C', 64), ('OX', 5)], []]<O />[[('C', 2), ('C', 64)], [('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 1, 5, 1], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [4.0, 128, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 98304, 98304], 'I': [16, 102400, 102400], 'O': [8, 4800, 4800], 'O_partial': [8, 0, 0], 'O_final': [0, 4800, 4800]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.01, 0.0], 'I': [0.03, 0.01, 0.0], 'O': [0.02, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 98304, 98304], 'I': [8, 102400, 102400], 'O': [8, 960, 4800], 'O_partial': [8, 0, 0], 'O_final': [0, 960, 4800]}<total_unit_count />{'W': [480, 96, 1, 1], 'I': [480, 20, 1, 1], 'O': [480, 120, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [20, 20, 1, 1], 'O': [120, 120, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [24.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[61440, 61440], [61440, 12288], [12288, 0]]<I />[[12800, 12800], [12800, 12800], [12800, 0]]<O />[[(76200, 76800), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(76200, 76800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7680, 7680], [960, 192], [48, 0]]<I />[[1600, 1600], [200, 200], [50, 0]]<O />[[(9525, 9600), (75, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([9525, 9600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />348160</mac_count></basic_info><energy><total_energy />689254.5<mem_energy_breakdown><W />[5.4, 118.9, 63.9]<I />[1.1, 39.6, 66.6]<O />[6.7, 1.9, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />17408.0<total />688947.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1797<utilization_without_data_loading />0.2351<utilization_spatial />0.4688<utilization_temporal_with_data_loading />0.3835<mac_utilize_temporal_without_data_loading />0.5016</mac_array_utilization><latency><latency_cycle_with_data_loading />1669<latency_cycle_without_data_loading />1276<ideal_computing_cycle />640<data_loading><load_cycle_total />393<load_cycle_individual />{'W': [3, 192, 0], 'I': [1, 200, 0]}<load_cycle_combined />{'W': 192, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />636<mem_stall_cycle_individual />{'W': [[-639], [-638, 319], [-640, -640]], 'I': [[-639], [-638, -319], [-640, -640]], 'O': [[-640], [-640, -630], [-631, -638]]}<mem_stall_cycle_shared />{'W': [[-639], [-638, 636], [0, 0]], 'I': [[-639], [-638, 636], [0, 0]], 'O': [[-640], [-640, -630], [-631, -638]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 98304, 98304], 'I': [16, 102400, 102400], 'O': [8, 4800, 4800], 'O_partial': [8, 0, 0], 'O_final': [0, 4800, 4800]}<data_size_each_level_total />{'W': [1536, 98304, 98304], 'I': [320, 102400, 102400], 'O': [960, 4800, 4800]}<loop_cycles_each_level />{'W': [2, 640, 640], 'I': [2, 640, 640], 'O': [128, 640, 640]}<top_ir_loop_size />{'W': [1, 5, 1], 'I': [1, 1, 1], 'O': [128, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 153.6], [153.6, 153.6]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]], 'O': [[8.0, 0.1], [7.5, 7.5], [7.5, 7.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 768.0], [768.0, 153.6]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 160.0]], 'O': [[8.0, 8.0], [960.0, 7.5], [7.5, 7.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 153.6], [153.6, 0]], 'I': [[8.0, 8.0], [160.0, 160.0], [160.0, 0]], 'O': [[8.0, 0.1], [7.5, 7.5], [7.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [935.5, 321.1], [313.6, 7.5]], 'I': [[8.0, 8.0], [935.5, 321.1], [313.6, 7.5]], 'O': [[8.0, 0.1], [935.5, 321.1], [313.6, 7.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 640], [2, 2, 320], [640, 640, 1]], 'I': [[1, 1, 640], [2, 2, 320], [640, 640, 1]], 'O': [[1, 1, 640], [128, 128, 5], [640, 640, 1]]}<trans_time_real />{'W': [[0, 1, 640], [[0, 2, 320], [3, 2, 320]], [[192, 640, 1], [48, 640, 1]]], 'I': [[0, 1, 640], [[0, 2, 320], [1, 2, 320]], [[200, 640, 1], [50, 640, 1]]], 'O': [[0, 1, 640], [[0, 128, 5], [2, 128, 5]], [[9, 640, 1], [2, 640, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 1], [-448, -592]], 'I': [[-1], [-2, -1], [-440, -590]], 'O': [[-1], [-128, -126], [-631, -638]]}<single_stall_count />{'W': [639, 319, 0], 'I': [639, 319, 0], 'O': [640, 5, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [638, 0], 'I': [319, 0], 'O': [10, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-640, -640], [-631, -640]], 1: [[317, -640], [-630, -631]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>