{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571183867346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571183867346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:57:47 2019 " "Processing started: Tue Oct 15 17:57:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571183867346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1571183867346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAControler -c VGAControler --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAControler -c VGAControler --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1571183867346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1571183868144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1571183868145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDivider_tb " "Found entity 1: CLKDivider_tb" {  } { { "CLKDivider_tb.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/CLKDivider_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroler_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroler_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAControler_tb " "Found entity 1: VGAControler_tb" {  } { { "VGAControler_tb.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA640x480.sv(17) " "Verilog HDL information at VGA640x480.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "VGA640x480.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGA640x480.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1571183879194 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA640x480.sv(28) " "Verilog HDL information at VGA640x480.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "VGA640x480.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGA640x480.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1571183879194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA640x480 " "Found entity 1: VGA640x480" {  } { { "VGA640x480.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGA640x480.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroler.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAControler " "Found entity 1: VGAControler" {  } { { "VGAControler.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDivider " "Found entity 1: CLKDivider" {  } { { "CLKDivider.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/CLKDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 fondo.sv(17) " "Verilog HDL Expression warning at fondo.sv(17): truncated literal to match 2 bits" {  } { { "fondo.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/fondo.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1571183879204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fondo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fondo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fondo " "Found entity 1: fondo" {  } { { "fondo.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/fondo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571183879204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAControler_tb " "Elaborating entity \"VGAControler_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1571183879244 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk VGAControler_tb.sv(29) " "Verilog HDL warning at VGAControler_tb.sv(29): assignments to clk create a combinational loop" {  } { { "VGAControler_tb.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_tb.sv" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1571183879294 "|VGAControler_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAControler VGAControler:DUT " "Elaborating entity \"VGAControler\" for hierarchy \"VGAControler:DUT\"" {  } { { "VGAControler_tb.sv" "DUT" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_tb.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571183879354 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync VGAControler.sv(5) " "Output port \"hsync\" at VGAControler.sv(5) has no driver" {  } { { "VGAControler.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1571183879364 "|VGAControler_tb|VGAControler:DUT"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync VGAControler.sv(6) " "Output port \"vsync\" at VGAControler.sv(6) has no driver" {  } { { "VGAControler.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1571183879364 "|VGAControler_tb|VGAControler:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDivider VGAControler:DUT\|CLKDivider:divider " "Elaborating entity \"CLKDivider\" for hierarchy \"VGAControler:DUT\|CLKDivider:divider\"" {  } { { "VGAControler.sv" "divider" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571183879454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA640x480 VGAControler:DUT\|VGA640x480:display " "Elaborating entity \"VGA640x480\" for hierarchy \"VGAControler:DUT\|VGA640x480:display\"" {  } { { "VGAControler.sv" "display" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571183879464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA640x480.sv(25) " "Verilog HDL assignment warning at VGA640x480.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA640x480.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGA640x480.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1571183879464 "|VGAControler_tb|VGAControler:DUT|VGA640x480:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA640x480.sv(40) " "Verilog HDL assignment warning at VGA640x480.sv(40): truncated value with size 32 to match size of target (9)" {  } { { "VGA640x480.sv" "" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGA640x480.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1571183879464 "|VGAControler_tb|VGAControler:DUT|VGA640x480:display"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "VGAControler_tb.sv" "clk" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571183879504 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1571183879504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/UNIVERSAL/Desktop/Lab4/output_files/VGAControler.map.smsg " "Generated suppressed messages file C:/Users/UNIVERSAL/Desktop/Lab4/output_files/VGAControler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1571183879594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571183879624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:57:59 2019 " "Processing ended: Tue Oct 15 17:57:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571183879624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571183879624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571183879624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571183879624 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571183880264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571183880824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571183880824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:58:00 2019 " "Processing started: Tue Oct 15 17:58:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571183880824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1571183880824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGAControler VGAControler " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim VGAControler VGAControler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1571183880824 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim VGAControler VGAControler " "Quartus(args): --rtl_sim VGAControler VGAControler" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1571183880824 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1571183881064 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1571183881194 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1571183881194 ""}
{ "Warning" "0" "" "Warning: File VGAControler_run_msim_rtl_verilog.do already exists - backing up current file as VGAControler_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File VGAControler_run_msim_rtl_verilog.do already exists - backing up current file as VGAControler_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1571183881254 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/UNIVERSAL/Desktop/Lab4/simulation/modelsim/VGAControler_run_msim_rtl_verilog.do" {  } { { "C:/Users/UNIVERSAL/Desktop/Lab4/simulation/modelsim/VGAControler_run_msim_rtl_verilog.do" "0" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/simulation/modelsim/VGAControler_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/UNIVERSAL/Desktop/Lab4/simulation/modelsim/VGAControler_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1571183881274 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1571183881274 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1571183881274 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1571183881274 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_nativelink_simulation.rpt" {  } { { "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_nativelink_simulation.rpt" "0" { Text "C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/UNIVERSAL/Desktop/Lab4/VGAControler_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1571183881274 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1571183881274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571183881274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:58:01 2019 " "Processing ended: Tue Oct 15 17:58:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571183881274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571183881274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571183881274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1571183881274 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1571183931184 ""}
