;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @30
	SUB @-127, 100
	SUB #72, @200
	SUB @121, 160
	ADD #270, <0
	ADD #270, <0
	CMP -207, <-120
	ADD 270, 60
	SPL 0, <332
	SUB @-127, 100
	SUB #72, @200
	CMP -207, <-120
	SUB @121, 160
	JMP @72, #200
	SUB 12, @10
	SLT 721, 0
	SUB @0, @2
	CMP -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	SUB @127, 106
	SUB @127, 106
	SUB -207, <-120
	MOV -7, <-20
	SUB -207, <-120
	SUB @-127, 100
	SUB #72, @200
	SUB @121, 106
	SUB @-401, <-20
	ADD 210, 60
	SPL 0, <332
	CMP @127, 106
	ADD #270, <0
	SUB #0, -33
	SPL 0, <332
	SPL 0, <332
	SUB @127, 106
	JMP <121, 160
	SUB <10, 0
	SUB #0, -33
	ADD #270, <1
	SUB @-127, 100
	SPL 0, <332
	SUB @-127, 100
	SPL 0, <332
	MOV -7, <-20
	ADD 210, 60
	MOV -1, <-20
