Warning (10268): Verilog HDL information at clock.v(91): always construct contains both blocking and non-blocking assignments File: C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/12hr _clk/clock.v Line: 91
Warning (10268): Verilog HDL information at clock.v(117): always construct contains both blocking and non-blocking assignments File: C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/12hr _clk/clock.v Line: 117
Warning (10268): Verilog HDL information at clock.v(128): always construct contains both blocking and non-blocking assignments File: C:/Users/tania/Desktop/vlsi/4583-Verilog_labs/Verilog_labs/projects/12hr _clk/clock.v Line: 128
