Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Neander/src/neanderTestbench_isim_beh.exe -prj C:/Neander/src/neanderTestbench_beh.prj work.neanderTestbench work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Neander/src/ipcore_dir/memory.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Neander/src/ula.vhd" into library work
Parsing VHDL file "C:/Neander/src/registerD8bit.vhd" into library work
Parsing VHDL file "C:/Neander/src/registerD1bit.vhd" into library work
Parsing VHDL file "C:/Neander/src/programCounter.vhd" into library work
Parsing VHDL file "C:/Neander/src/decod4p16.vhd" into library work
Parsing VHDL file "C:/Neander/src/controlUnit.vhd" into library work
Parsing VHDL file "C:/Neander/src/Neander.vhd" into library work
Parsing VHDL file "C:/Neander/src/neanderTestbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 181944 KB
Fuse CPU Usage: 562 ms
Compiling module glbl
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module memory
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vl_types
Compiling architecture behavioral of entity programCounter [programcounter_default]
Compiling architecture behavioral of entity registerD8bit [registerd8bit_default]
Compiling architecture behavioral of entity ula [ula_default]
Compiling architecture behavioral of entity registerD1bit [registerd1bit_default]
Compiling architecture behavioral of entity decod4p16 [decod4p16_default]
Compiling architecture behavioral of entity controlUnit [controlunit_default]
Compiling architecture behavioral of entity Neander [neander_default]
Compiling architecture behavior of entity neandertestbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
