# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Desktop/dual_port_ram.vhdl" \

# Do not sort compile order
nosort
