<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
  <xd:fcnMap xd:fcnName="block_mmult" xd:type="hls_adapter" xd:adapterCompRef="block_mmult_if" xd:clockId="2" xd:templateInstantiation="__NA__" xd:componentRef="block_mmult" xd:initiationInterval="220512450" xd:clockPeriod="10.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
    <xd:ctrlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="axis_acc_adapter" xd:offset="0x8" xd:bufferDepth="16" xd:dataWidth="4"/>
    <xd:arg xd:name="A" xd:swRootName="A" xd:direction="in" xd:busInterfaceRef="A_offset" xd:hwName="A_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmMasterRef="m_axi_A" xd:aximmMasterDirection="in" xd:aximmMasterDataWidth="32" xd:aximmMasterArraySize="1048576" xd:dataWidth="32" xd:instanceRef="block_mmult_if" xd:index="0" xd:offset="0xC" xd:bufferDepth="16"/>
    <xd:arg xd:name="B" xd:swRootName="B" xd:direction="in" xd:busInterfaceRef="B_offset" xd:hwName="B_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmMasterRef="m_axi_B" xd:aximmMasterDirection="in" xd:aximmMasterDataWidth="32" xd:aximmMasterArraySize="1048576" xd:dataWidth="32" xd:instanceRef="block_mmult_if" xd:index="1" xd:offset="0x10" xd:bufferDepth="16"/>
    <xd:arg xd:name="C" xd:swRootName="C" xd:direction="in" xd:busInterfaceRef="C_offset" xd:hwName="C_offset" xd:portInterfaceType="register" xd:handshakeRef="ap_none" xd:aximmMasterRef="m_axi_C" xd:aximmMasterDirection="out" xd:aximmMasterDataWidth="32" xd:aximmMasterArraySize="1048576" xd:dataWidth="32" xd:instanceRef="block_mmult_if" xd:index="2" xd:offset="0x14" xd:bufferDepth="16"/>
    <xd:latencyEstimates xd:best-case="220512449" xd:worst-case="220512449" xd:average-case="220512449"/>
    <xd:resourceEstimates xd:LUT="28904" xd:FF="20897" xd:BRAM="68" xd:DSP="160"/>
  </xd:fcnMap>
</xd:repository>
