INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/lab3/project_1/project_1.srcs/sources_1/new/dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/lab2/project_1/project_1.srcs/sim_1/new/dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_sim
