
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001277                       # Number of seconds simulated
sim_ticks                                  1277346132                       # Number of ticks simulated
final_tick                                 1277346132                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221918                       # Simulator instruction rate (inst/s)
host_op_rate                                   221918                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              129179059                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697460                       # Number of bytes of host memory used
host_seconds                                     9.89                       # Real time elapsed on the host
sim_insts                                     2194358                       # Number of instructions simulated
sim_ops                                       2194358                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        120000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             603584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       120000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9431                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         93944779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        295011658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9319322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4409142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1202493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4509349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           701454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4308934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           350727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4258830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           200416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3557376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          2555298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4409142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           350727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4359038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           150312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4308934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           901870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4409142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           200416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3507272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           651350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3507272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          1653428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4208726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           901870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4208726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           300623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3407064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          2805817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3958207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472529712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     93944779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9319322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1202493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       701454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       350727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       200416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      2555298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       350727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       150312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       901870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       200416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       651350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      1653428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       901870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       300623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      2805817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        116190903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        93944779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       295011658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9319322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4409142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1202493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4509349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          701454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4308934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          350727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4258830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          200416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3557376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         2555298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4409142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          350727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4359038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          150312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4308934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          901870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4409142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          200416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3507272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          651350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3507272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         1653428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4208726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          901870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4208726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          300623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3407064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         2805817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3958207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472529712                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                133644                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           74730                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5728                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              86923                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66841                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.896794                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26563                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               93                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3663                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2893                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            770                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          248                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     183313                       # DTB read hits
system.cpu00.dtb.read_misses                      636                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183949                       # DTB read accesses
system.cpu00.dtb.write_hits                    127987                       # DTB write hits
system.cpu00.dtb.write_misses                    1060                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129047                       # DTB write accesses
system.cpu00.dtb.data_hits                     311300                       # DTB hits
system.cpu00.dtb.data_misses                     1696                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312996                       # DTB accesses
system.cpu00.itb.fetch_hits                    150141                       # ITB hits
system.cpu00.itb.fetch_misses                     151                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                150292                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2051                       # Number of system calls
system.cpu00.numCycles                        1029627                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            82311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1195830                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    133644                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96297                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      733367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12836                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                405                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6184                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          626                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  150141                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2610                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           829311                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.441956                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.708153                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 609191     73.46%     73.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16663      2.01%     75.47% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  18463      2.23%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17564      2.12%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37962      4.58%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  16297      1.97%     86.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18749      2.26%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11654      1.41%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82768      9.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             829311                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.129798                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.161421                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  89937                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              571531                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128517                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               34655                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4671                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26506                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1789                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1127070                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7342                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4671                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 106105                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 92299                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       221802                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146988                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              257446                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1107407                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2784                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                24874                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2015                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               220145                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            759363                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1371330                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1213367                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155676                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668982                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  90381                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4087                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1715                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  155042                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179936                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135414                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32329                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12741                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   970563                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2800                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  955313                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1842                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        103268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51886                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          423                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       829311                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.151936                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.913211                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            526989     63.55%     63.55% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             75775      9.14%     72.68% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             62243      7.51%     80.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             46738      5.64%     85.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43754      5.28%     91.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             29073      3.51%     94.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26148      3.15%     97.76% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11159      1.35%     99.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7432      0.90%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        829311                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4763     15.24%     15.24% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.11%     28.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  82      0.26%     28.60% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     28.60% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     28.60% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5985     19.15%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                10056     32.17%     79.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6278     20.08%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              552049     57.79%     57.79% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12784      1.34%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35717      3.74%     62.86% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37102      3.88%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.75% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             187078     19.58%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130559     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               955313                       # Type of FU issued
system.cpu00.iq.rate                         0.927824                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31261                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032723                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2529426                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          953839                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       815052                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243614                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123218                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116948                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               861380                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125194                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21228                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18923                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          437                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15886                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          222                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        12416                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4671                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22736                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               59579                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1081074                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1452                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179936                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135414                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1623                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  173                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               59329                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          437                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1598                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3160                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4758                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              947936                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183970                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7377                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107711                       # number of nop insts executed
system.cpu00.iew.exec_refs                     313025                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110580                       # Number of branches executed
system.cpu00.iew.exec_stores                   129055                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.920660                       # Inst execution rate
system.cpu00.iew.wb_sent                       935262                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      932000                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  546014                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  778787                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.905182                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701108                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        107798                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3981                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       812372                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.192508                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.296670                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       563870     69.41%     69.41% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        52158      6.42%     75.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51203      6.30%     82.13% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30018      3.70%     85.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        34847      4.29%     90.12% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         9019      1.11%     91.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12804      1.58%     92.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4789      0.59%     93.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53664      6.61%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       812372                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968760                       # Number of instructions committed
system.cpu00.commit.committedOps               968760                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280541                       # Number of memory references committed
system.cpu00.commit.loads                      161013                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100167                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792222                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98666     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503388     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162051     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119529     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968760                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53664                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1831275                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2170174                       # The number of ROB writes
system.cpu00.timesIdled                          1394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        200316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      70586                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870094                       # Number of Instructions Simulated
system.cpu00.committedOps                      870094                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.183351                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.183351                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.845057                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.845057                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1144710                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613404                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151786                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102890                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4780                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2258                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           17312                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.027393                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            219462                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           17376                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           12.630180                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        62206380                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.027393                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.984803                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.984803                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          560113                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         560113                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       136609                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        136609                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        80821                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        80821                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          836                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          836                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1115                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1115                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       217430                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         217430                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       217430                       # number of overall hits
system.cpu00.dcache.overall_hits::total        217430                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        13974                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        13974                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        37582                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        37582                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          356                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          356                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        51556                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        51556                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        51556                       # number of overall misses
system.cpu00.dcache.overall_misses::total        51556                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    480436893                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    480436893                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5459801462                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5459801462                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3276342                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3276342                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       318114                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       318114                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5940238355                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5940238355                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5940238355                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5940238355                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150583                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150583                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118403                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268986                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268986                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268986                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268986                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.092799                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.092799                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.317407                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.317407                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.298658                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.298658                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.008889                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.008889                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.191668                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.191668                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.191668                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.191668                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 34380.770932                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 34380.770932                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 145277.033207                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 145277.033207                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9203.207865                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9203.207865                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 31811.400000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 31811.400000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 115219.147238                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 115219.147238                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 115219.147238                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 115219.147238                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       161895                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3583                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    45.184203                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        12816                       # number of writebacks
system.cpu00.dcache.writebacks::total           12816                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         4348                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         4348                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        29834                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        29834                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          167                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        34182                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        34182                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        34182                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        34182                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         9626                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         9626                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7748                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7748                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          189                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          189                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        17374                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        17374                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        17374                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        17374                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    273511863                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    273511863                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1157091932                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1157091932                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1417581                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1417581                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       308826                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       308826                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1430603795                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1430603795                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1430603795                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1430603795                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.063925                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.063925                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.065438                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.065438                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.158557                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.158557                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.007111                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.064591                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.064591                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.064591                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.064591                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 28413.864845                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 28413.864845                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 149340.724316                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 149340.724316                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7500.428571                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7500.428571                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 38603.250000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 38603.250000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 82341.648152                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 82341.648152                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 82341.648152                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 82341.648152                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7403                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.494465                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            141173                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7915                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.836134                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       791112366                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.494465                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920888                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920888                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          308183                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         308183                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       141173                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        141173                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       141173                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         141173                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       141173                       # number of overall hits
system.cpu00.icache.overall_hits::total        141173                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8961                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8961                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8961                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8961                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8961                       # number of overall misses
system.cpu00.icache.overall_misses::total         8961                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    660667035                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    660667035                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    660667035                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    660667035                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    660667035                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    660667035                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       150134                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       150134                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       150134                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       150134                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       150134                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       150134                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059687                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059687                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059687                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059687                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059687                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059687                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73726.931704                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73726.931704                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73726.931704                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73726.931704                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73726.931704                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73726.931704                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          801                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    34.826087                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7403                       # number of writebacks
system.cpu00.icache.writebacks::total            7403                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1046                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1046                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1046                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7915                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7915                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7915                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7915                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7915                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7915                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    477016572                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    477016572                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    477016572                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    477016572                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    477016572                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    477016572                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052720                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052720                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052720                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052720                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052720                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052720                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60267.412761                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60267.412761                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60267.412761                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60267.412761                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60267.412761                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60267.412761                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 42545                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           33631                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1414                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              31557                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 22637                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.733688                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3998                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      32690                       # DTB read hits
system.cpu01.dtb.read_misses                      428                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  33118                       # DTB read accesses
system.cpu01.dtb.write_hits                      9468                       # DTB write hits
system.cpu01.dtb.write_misses                      22                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  9490                       # DTB write accesses
system.cpu01.dtb.data_hits                      42158                       # DTB hits
system.cpu01.dtb.data_misses                      450                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  42608                       # DTB accesses
system.cpu01.itb.fetch_hits                     39270                       # ITB hits
system.cpu01.itb.fetch_misses                      57                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 39327                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         113072                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       232400                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     42545                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            26652                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       70110                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3121                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2159                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   39270                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 548                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            86978                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.671940                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.889185                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  39152     45.01%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2297      2.64%     47.65% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3375      3.88%     51.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   8470      9.74%     61.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  12209     14.04%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1585      1.82%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   8052      9.26%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1834      2.11%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10004     11.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              86978                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.376265                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.055328                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14750                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               29667                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   38869                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2610                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1072                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               4220                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 503                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               214443                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2066                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1072                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  16442                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11704                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        14577                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   39678                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3495                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               209453                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 523                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  698                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1239                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  345                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            137378                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              247289                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         234521                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12762                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps              113211                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  24167                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              470                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          445                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    9755                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              33485                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             11256                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2567                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1436                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   178691                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               797                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  173587                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             426                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         27048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12800                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        86978                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.995758                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.290124                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             39135     44.99%     44.99% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5837      6.71%     51.71% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             11177     12.85%     64.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9748     11.21%     75.76% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4767      5.48%     81.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4468      5.14%     86.38% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              9285     10.68%     97.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1454      1.67%     98.73% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1107      1.27%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         86978                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1158     31.14%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     31.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  89      2.39%     33.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     33.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     33.53% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                379     10.19%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     43.72% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1229     33.05%     76.77% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 864     23.23%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              124804     71.90%     71.90% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                191      0.11%     72.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.01% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2923      1.68%     73.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1926      1.11%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.80% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              33810     19.48%     94.28% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9929      5.72%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               173587                       # Type of FU issued
system.cpu01.iq.rate                         1.535190                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3719                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.021424                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           414182                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          193122                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       158993                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             24115                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13462                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10351                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               164879                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12423                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           1394                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4685                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3336                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1072                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4184                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1438                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            203114                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             300                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               33485                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              11256                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              414                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   41                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1385                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          339                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          769                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1108                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              171697                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               33118                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1890                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       23626                       # number of nop insts executed
system.cpu01.iew.exec_refs                      42608                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  36619                       # Number of branches executed
system.cpu01.iew.exec_stores                     9490                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.518475                       # Inst execution rate
system.cpu01.iew.wb_sent                       170182                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      169344                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   98193                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  117578                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.497665                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.835131                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         28393                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             926                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        82761                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.094030                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.889541                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        43896     53.04%     53.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         9687     11.70%     64.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3918      4.73%     69.48% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1855      2.24%     71.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2372      2.87%     74.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6503      7.86%     82.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          904      1.09%     83.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         6219      7.51%     91.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7407      8.95%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        82761                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             173304                       # Number of instructions committed
system.cpu01.commit.committedOps               173304                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        36720                       # Number of memory references committed
system.cpu01.commit.loads                       28800                       # Number of loads committed
system.cpu01.commit.membars                       286                       # Number of memory barriers committed
system.cpu01.commit.branches                    33411                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  147376                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2783                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        20868     12.04%     12.04% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         110499     63.76%     75.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.07%     75.87% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      1.66%     77.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.11%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.64% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         29086     16.78%     95.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7938      4.58%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          173304                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7407                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     275751                       # The number of ROB reads
system.cpu01.rob.rob_writes                    407591                       # The number of ROB writes
system.cpu01.timesIdled                           280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     946423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    152440                       # Number of Instructions Simulated
system.cpu01.committedOps                      152440                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.741748                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.741748                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.348168                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.348168                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 216349                       # number of integer regfile reads
system.cpu01.int_regfile_writes                118690                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11103                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8111                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  1006                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  455                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements            1297                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.415774                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             34503                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1356                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           25.444690                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1142514558                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.415774                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.318996                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.318996                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           77997                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          77997                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        27274                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         27274                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6666                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6666                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          147                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          150                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        33940                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          33940                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        33940                       # number of overall hits
system.cpu01.dcache.overall_hits::total         33940                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2735                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2735                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1041                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1041                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           98                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           59                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3776                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3776                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3776                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3776                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    146739951                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    146739951                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     89356284                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     89356284                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1633527                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1633527                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       709371                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       709371                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       264708                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       264708                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    236096235                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    236096235                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    236096235                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    236096235                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        30009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        30009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7707                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7707                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          209                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        37716                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        37716                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        37716                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        37716                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.091139                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.091139                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.135072                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.135072                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.282297                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.282297                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.100117                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.100117                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.100117                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.100117                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 53652.632907                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 53652.632907                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 85836.968300                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 85836.968300                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16668.642857                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16668.642857                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12023.237288                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12023.237288                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 62525.485964                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 62525.485964                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 62525.485964                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 62525.485964                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3829                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          272                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             160                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    23.931250                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          799                       # number of writebacks
system.cpu01.dcache.writebacks::total             799                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1406                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1406                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          681                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          681                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2087                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2087                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2087                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2087                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1329                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1329                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          360                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           81                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           57                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1689                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1689                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1689                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1689                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     51404436                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     51404436                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     24783848                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     24783848                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       957825                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       957825                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       646677                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       646677                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       261225                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       261225                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     76188284                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     76188284                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     76188284                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     76188284                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.044287                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.044287                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.046711                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.046711                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.330612                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.330612                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.272727                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.044782                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.044782                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.044782                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.044782                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 38679.033860                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 38679.033860                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 68844.022222                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 68844.022222                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data        11825                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11825                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 11345.210526                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 11345.210526                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 45108.516282                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 45108.516282                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 45108.516282                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 45108.516282                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             523                       # number of replacements
system.cpu01.icache.tags.tagsinuse         118.335240                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             38045                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1009                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           37.705649                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   118.335240                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.231124                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.231124                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           79541                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          79541                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        38045                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         38045                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        38045                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          38045                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        38045                       # number of overall hits
system.cpu01.icache.overall_hits::total         38045                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1221                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1221                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1221                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1221                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1221                       # number of overall misses
system.cpu01.icache.overall_misses::total         1221                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     86883435                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     86883435                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     86883435                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     86883435                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     86883435                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     86883435                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        39266                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        39266                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        39266                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        39266                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        39266                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        39266                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.031096                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.031096                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.031096                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.031096                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.031096                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.031096                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 71157.604423                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 71157.604423                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 71157.604423                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 71157.604423                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 71157.604423                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 71157.604423                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          523                       # number of writebacks
system.cpu01.icache.writebacks::total             523                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          212                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          212                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          212                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1009                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1009                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     64000125                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     64000125                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     64000125                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     64000125                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     64000125                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     64000125                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.025697                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.025697                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.025697                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.025697                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.025697                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.025697                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 63429.261645                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 63429.261645                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 63429.261645                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 63429.261645                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 63429.261645                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 63429.261645                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 43594                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           33122                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1563                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              31900                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 22569                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           70.749216                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  4642                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           132                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               23                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      33683                       # DTB read hits
system.cpu02.dtb.read_misses                      445                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  34128                       # DTB read accesses
system.cpu02.dtb.write_hits                     10857                       # DTB write hits
system.cpu02.dtb.write_misses                      32                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 10889                       # DTB write accesses
system.cpu02.dtb.data_hits                      44540                       # DTB hits
system.cpu02.dtb.data_misses                      477                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  45017                       # DTB accesses
system.cpu02.itb.fetch_hits                     39523                       # ITB hits
system.cpu02.itb.fetch_misses                      73                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 39596                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         137521                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       242289                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     43594                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            27234                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       72723                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  3445                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        41635                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2388                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   39523                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 536                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           129716                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.867842                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.744578                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  80473     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2629      2.03%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3721      2.87%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   7912      6.10%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  12203      9.41%     82.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   1854      1.43%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   7544      5.82%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1904      1.47%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  11476      8.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             129716                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.316999                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.761833                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  13837                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               31020                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   39249                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2793                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1182                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               4970                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 553                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               221524                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2473                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1182                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  15738                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 11512                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        15616                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   40035                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3998                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               215674                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 415                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  667                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1711                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  365                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            141632                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              254760                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         241884                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12870                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              114300                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  27332                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              524                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          495                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   10039                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              34702                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             12838                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            2972                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1603                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   183455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               900                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  177422                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             502                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         30602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        14472                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       129716                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.367773                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.131333                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             81285     62.66%     62.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              6285      4.85%     67.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             10808      8.33%     75.84% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              9276      7.15%     82.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              5150      3.97%     86.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              4958      3.82%     90.78% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              8721      6.72%     97.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1887      1.45%     98.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1346      1.04%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        129716                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1308     31.82%     31.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     31.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     31.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  94      2.29%     34.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     34.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     34.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                381      9.27%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     43.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1325     32.23%     75.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1003     24.40%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              126046     71.04%     71.05% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                192      0.11%     71.15% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     71.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2948      1.66%     72.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.82% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1937      1.09%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.91% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              34891     19.67%     93.57% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             11404      6.43%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               177422                       # Type of FU issued
system.cpu02.iq.rate                         1.290145                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      4111                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.023171                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           464996                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          201347                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       162436                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24177                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13668                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10454                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               169063                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12466                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           1694                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         5219                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3858                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1182                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  4478                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1458                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            208167                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             391                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               34702                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              12838                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              462                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1412                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          376                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          849                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1225                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              175317                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               34128                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2105                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       23812                       # number of nop insts executed
system.cpu02.iew.exec_refs                      45017                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  36704                       # Number of branches executed
system.cpu02.iew.exec_stores                    10889                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.274838                       # Inst execution rate
system.cpu02.iew.wb_sent                       173854                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      172890                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   99344                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  121056                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.257190                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.820645                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         32116                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           697                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1023                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        83339                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.092850                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.913863                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        44659     53.59%     53.59% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         9178     11.01%     64.60% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         4290      5.15%     69.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         2070      2.48%     72.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2551      3.06%     75.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         5719      6.86%     82.15% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          977      1.17%     83.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         5373      6.45%     89.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         8522     10.23%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        83339                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             174416                       # Number of instructions committed
system.cpu02.commit.committedOps               174416                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        38463                       # Number of memory references committed
system.cpu02.commit.loads                       29483                       # Number of loads committed
system.cpu02.commit.membars                       337                       # Number of memory barriers committed
system.cpu02.commit.branches                    33082                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  148631                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               3290                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        20667     11.85%     11.85% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         110018     63.08%     74.93% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.07%     74.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     74.99% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.65%     76.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     76.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     76.64% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.10%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         29820     17.10%     94.84% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         8998      5.16%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          174416                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                8522                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     279958                       # The number of ROB reads
system.cpu02.rob.rob_writes                    417798                       # The number of ROB writes
system.cpu02.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     962691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    153753                       # Number of Instructions Simulated
system.cpu02.committedOps                      153753                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.894428                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.894428                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.118033                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.118033                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 220509                       # number of integer regfile reads
system.cpu02.int_regfile_writes                121402                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11194                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8189                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1073                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  544                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1364                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.057483                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             36348                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1421                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           25.579170                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1139008338                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.057483                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.297773                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.297773                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           81733                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          81733                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        27934                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         27934                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         7757                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         7757                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          203                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          177                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        35691                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          35691                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        35691                       # number of overall hits
system.cpu02.dcache.overall_hits::total         35691                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2805                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2805                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          967                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          967                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           91                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           91                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           75                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3772                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3772                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3772                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3772                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    134001459                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    134001459                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     98631506                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     98631506                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1542969                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1542969                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       962469                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       962469                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       240327                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       240327                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    232632965                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    232632965                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    232632965                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    232632965                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        30739                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        30739                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         8724                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         8724                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          252                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          252                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        39463                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        39463                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        39463                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        39463                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.091252                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.091252                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.110844                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.110844                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.309524                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.309524                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.297619                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.297619                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.095583                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.095583                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.095583                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.095583                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 47772.356150                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 47772.356150                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 101997.420889                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 101997.420889                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 16955.703297                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 16955.703297                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 12832.920000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 12832.920000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 61673.638653                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 61673.638653                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 61673.638653                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 61673.638653                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3384                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             159                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.283019                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          823                       # number of writebacks
system.cpu02.dcache.writebacks::total             823                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1391                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1391                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          617                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           17                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2008                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2008                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2008                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2008                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1414                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1414                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          350                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          350                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           74                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1764                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1764                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1764                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1764                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     47270115                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     47270115                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     26027278                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     26027278                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       741879                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       741879                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       878877                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       878877                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       236844                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       236844                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     73297393                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     73297393                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     73297393                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     73297393                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.046000                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.046000                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.040119                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.040119                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.251701                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.251701                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.297619                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.297619                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.044700                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.044700                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.044700                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.044700                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 33430.067185                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 33430.067185                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 74363.651429                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 74363.651429                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10025.391892                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10025.391892                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 11718.360000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 11718.360000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 41551.810091                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 41551.810091                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 41551.810091                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 41551.810091                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             617                       # number of replacements
system.cpu02.icache.tags.tagsinuse         114.325558                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             38251                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1103                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           34.679057                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   114.325558                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.223292                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.223292                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           80145                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          80145                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        38251                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         38251                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        38251                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          38251                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        38251                       # number of overall hits
system.cpu02.icache.overall_hits::total         38251                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1270                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1270                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1270                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1270                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1270                       # number of overall misses
system.cpu02.icache.overall_misses::total         1270                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     40920605                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     40920605                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     40920605                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     40920605                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     40920605                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     40920605                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        39521                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        39521                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        39521                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        39521                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        39521                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        39521                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.032135                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.032135                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.032135                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.032135                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.032135                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.032135                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 32220.948819                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 32220.948819                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 32220.948819                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 32220.948819                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 32220.948819                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 32220.948819                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          617                       # number of writebacks
system.cpu02.icache.writebacks::total             617                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          167                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          167                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          167                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1103                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1103                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1103                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1103                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     31305203                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     31305203                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     31305203                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     31305203                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     31305203                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     31305203                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.027909                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.027909                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.027909                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.027909                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.027909                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.027909                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 28381.870354                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 28381.870354                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 28381.870354                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 28381.870354                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 28381.870354                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 28381.870354                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 23641                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           19970                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             871                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              18080                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 11974                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           66.227876                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1615                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      19471                       # DTB read hits
system.cpu03.dtb.read_misses                      333                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  19804                       # DTB read accesses
system.cpu03.dtb.write_hits                      6180                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6211                       # DTB write accesses
system.cpu03.dtb.data_hits                      25651                       # DTB hits
system.cpu03.dtb.data_misses                      364                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  26015                       # DTB accesses
system.cpu03.itb.fetch_hits                     20557                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 20628                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          71047                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             7369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       139068                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     23641                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            13590                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       51118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1935                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2359                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   20557                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 385                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            62014                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.242526                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.933177                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  34809     56.13%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1069      1.72%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1904      3.07%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4725      7.62%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   6319     10.19%     78.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    527      0.85%     79.58% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3673      5.92%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1837      2.96%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7151     11.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              62014                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.332752                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.957408                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   9693                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               28943                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   20751                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1979                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  638                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1636                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 338                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               128126                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1334                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  638                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  10850                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  9389                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16861                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   21499                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2767                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               125607                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 392                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  650                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  679                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  231                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             84520                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              157291                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         144628                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12657                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               71164                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13356                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              438                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          415                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8153                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              19480                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              7089                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2044                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2082                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   109472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               740                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  107471                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             328                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         14664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         7060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        62014                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.733012                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.270830                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             33363     53.80%     53.80% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3638      5.87%     59.67% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              5368      8.66%     68.32% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5677      9.15%     77.48% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3444      5.55%     83.03% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              2856      4.61%     87.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              6290     10.14%     97.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               754      1.22%     98.99% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               624      1.01%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         62014                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1021     27.16%     27.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     27.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     27.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  90      2.39%     29.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     29.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     29.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                378     10.06%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     39.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1557     41.42%     81.03% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 713     18.97%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               75755     70.49%     70.49% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                180      0.17%     70.66% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.66% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2922      2.72%     73.38% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.38% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.38% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1925      1.79%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.17% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              20337     18.92%     94.09% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6348      5.91%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               107471                       # Type of FU issued
system.cpu03.iq.rate                         1.512675                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3759                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.034977                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           257060                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          111587                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        94248                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23983                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13314                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                98869                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            276                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2303                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1461                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  638                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2657                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1457                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            122308                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             194                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               19480                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               7089                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              401                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1415                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          500                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                649                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              106522                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               19804                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             949                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       12096                       # number of nop insts executed
system.cpu03.iew.exec_refs                      26015                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  20495                       # Number of branches executed
system.cpu03.iew.exec_stores                     6211                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.499317                       # Inst execution rate
system.cpu03.iew.wb_sent                       105205                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      104637                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   59623                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   72998                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.472786                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.816776                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         15223                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           662                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             542                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        59690                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.787603                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.702371                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        34754     58.22%     58.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6348     10.63%     68.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2488      4.17%     73.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1309      2.19%     75.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2640      4.42%     79.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3691      6.18%     85.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          631      1.06%     86.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3982      6.67%     93.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         3847      6.44%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        59690                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             106702                       # Number of instructions committed
system.cpu03.commit.committedOps               106702                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        22805                       # Number of memory references committed
system.cpu03.commit.loads                       17177                       # Number of loads committed
system.cpu03.commit.membars                       306                       # Number of memory barriers committed
system.cpu03.commit.branches                    18806                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   90327                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1108                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        11158     10.46%     10.46% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          67517     63.28%     73.73% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.11%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.70%     76.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.80%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         17483     16.38%     94.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5631      5.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          106702                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                3847                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     176780                       # The number of ROB reads
system.cpu03.rob.rob_writes                    246152                       # The number of ROB writes
system.cpu03.timesIdled                           171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          9033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     988292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     95548                       # Number of Instructions Simulated
system.cpu03.committedOps                       95548                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.743574                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.743574                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.344856                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.344856                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 137050                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 70961                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   268                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             630                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.062054                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             21354                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             687                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           31.082969                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1161015093                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.062054                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.282220                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.282220                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           48338                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          48338                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        16328                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         16328                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4605                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4605                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           50                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           29                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        20933                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          20933                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        20933                       # number of overall hits
system.cpu03.dcache.overall_hits::total         20933                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1759                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1759                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          973                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          973                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           18                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           19                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2732                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2732                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2732                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2732                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    120381768                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    120381768                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     95192629                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     95192629                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       652482                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       652482                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       207819                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       207819                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       196209                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       196209                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    215574397                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    215574397                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    215574397                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    215574397                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        18087                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        18087                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5578                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5578                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        23665                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        23665                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        23665                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        23665                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.097252                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.097252                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.174435                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.174435                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.395833                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.395833                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.115445                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.115445                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.115445                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.115445                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 68437.616828                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 68437.616828                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 97834.151079                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 97834.151079                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        36249                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        36249                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 10937.842105                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 10937.842105                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 78907.173133                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 78907.173133                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 78907.173133                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 78907.173133                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2838                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             141                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.127660                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu03.dcache.writebacks::total             400                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1147                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1147                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          623                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          623                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            7                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1770                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1770                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1770                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1770                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          612                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          350                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          350                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           17                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          962                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          962                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     37203084                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     37203084                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     27110489                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     27110489                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       141642                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       141642                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       189243                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       189243                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       195048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       195048                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     64313573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     64313573                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     64313573                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     64313573                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.033836                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.033836                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.062747                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.062747                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.161765                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.161765                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.354167                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.354167                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.040651                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.040651                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.040651                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.040651                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 60789.352941                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 60789.352941                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 77458.540000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 77458.540000                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12876.545455                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12876.545455                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 11131.941176                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 11131.941176                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 66854.025988                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 66854.025988                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 66854.025988                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 66854.025988                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             213                       # number of replacements
system.cpu03.icache.tags.tagsinuse         108.358732                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             19770                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             673                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           29.375929                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   108.358732                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.211638                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.211638                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           41783                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          41783                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        19770                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         19770                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        19770                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          19770                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        19770                       # number of overall hits
system.cpu03.icache.overall_hits::total         19770                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          785                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          785                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          785                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          785                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          785                       # number of overall misses
system.cpu03.icache.overall_misses::total          785                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     37905488                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     37905488                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     37905488                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     37905488                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     37905488                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     37905488                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        20555                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        20555                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        20555                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        20555                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        20555                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        20555                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.038190                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038190                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.038190                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038190                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.038190                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038190                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 48287.245860                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 48287.245860                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 48287.245860                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 48287.245860                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 48287.245860                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 48287.245860                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          213                       # number of writebacks
system.cpu03.icache.writebacks::total             213                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          112                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          112                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          673                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          673                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          673                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          673                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     28593107                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     28593107                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     28593107                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     28593107                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     28593107                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     28593107                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.032741                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.032741                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.032741                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.032741                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.032741                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.032741                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 42486.043091                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 42486.043091                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 42486.043091                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 42486.043091                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 42486.043091                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 42486.043091                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 21454                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           16206                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1065                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              16466                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  9742                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           59.164339                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  2292                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            99                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      17693                       # DTB read hits
system.cpu04.dtb.read_misses                      399                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  18092                       # DTB read accesses
system.cpu04.dtb.write_hits                      6510                       # DTB write hits
system.cpu04.dtb.write_misses                      35                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  6545                       # DTB write accesses
system.cpu04.dtb.data_hits                      24203                       # DTB hits
system.cpu04.dtb.data_misses                      434                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  24637                       # DTB accesses
system.cpu04.itb.fetch_hits                     17910                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 17982                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         108875                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             8154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       132242                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     21454                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            12034                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       47253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2385                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        41812                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2406                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   17910                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 447                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           101036                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.308860                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.571447                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  75895     75.12%     75.12% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   1412      1.40%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   2675      2.65%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2692      2.66%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   5320      5.27%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    626      0.62%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2220      2.20%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1894      1.87%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   8302      8.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             101036                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.197052                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.214622                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  10913                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               27357                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   18067                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2057                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  830                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               2403                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 374                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               118426                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1498                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  830                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12155                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 10049                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        14822                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   18789                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2579                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               114900                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 380                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  433                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  815                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  228                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             78510                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              145715                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         132951                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12758                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               58835                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  19675                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              437                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          414                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    7865                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              18362                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              8016                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2054                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2008                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   100010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               714                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   95414                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             374                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         22457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        11165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       101036                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.944356                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.890885                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             75289     74.52%     74.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              4231      4.19%     78.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4567      4.52%     83.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3453      3.42%     86.64% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4018      3.98%     90.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              3541      3.50%     94.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              4369      4.32%     98.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               845      0.84%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               723      0.72%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        101036                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1062     29.76%     29.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     29.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     29.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  89      2.49%     32.26% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                314      8.80%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     41.06% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1439     40.33%     81.39% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 664     18.61%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               64971     68.09%     68.10% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                178      0.19%     68.28% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     68.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2928      3.07%     71.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     71.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     71.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1934      2.03%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.38% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              18635     19.53%     92.91% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              6764      7.09%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                95414                       # Type of FU issued
system.cpu04.iq.rate                         0.876363                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3568                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.037395                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           271934                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          109674                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        81720                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23872                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13538                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10403                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                86703                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12275                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            409                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         3922                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         2486                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  830                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3345                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1863                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            110657                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             210                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               18362                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               8016                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              393                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1833                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          204                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          607                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                811                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               94155                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               18093                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1259                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        9933                       # number of nop insts executed
system.cpu04.iew.exec_refs                      24638                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  16954                       # Number of branches executed
system.cpu04.iew.exec_stores                     6545                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.864799                       # Inst execution rate
system.cpu04.iew.wb_sent                        92807                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       92123                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   51403                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   66819                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.846135                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.769287                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         23209                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           542                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             703                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        55739                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.546727                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.636802                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        35682     64.02%     64.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         4724      8.48%     72.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         2873      5.15%     77.65% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1476      2.65%     80.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2126      3.81%     84.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1672      3.00%     87.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          607      1.09%     88.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1823      3.27%     91.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         4756      8.53%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        55739                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              86213                       # Number of instructions committed
system.cpu04.commit.committedOps                86213                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        19970                       # Number of memory references committed
system.cpu04.commit.loads                       14440                       # Number of loads committed
system.cpu04.commit.membars                       246                       # Number of memory barriers committed
system.cpu04.commit.branches                    14372                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   73154                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               1398                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         7950      9.22%      9.22% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          53134     61.63%     70.85% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.13%     70.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      3.34%     74.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      2.23%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         14686     17.03%     93.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         5532      6.42%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           86213                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                4756                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     159092                       # The number of ROB reads
system.cpu04.rob.rob_writes                    222326                       # The number of ROB writes
system.cpu04.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          7839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     991337                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     78267                       # Number of Instructions Simulated
system.cpu04.committedOps                       78267                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.391072                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.391072                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.718870                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.718870                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 119881                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 62294                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   453                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  133                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             754                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.171292                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             19019                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             812                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           23.422414                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1148783958                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.171292                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.268301                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.268301                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           44724                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          44724                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        14120                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         14120                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         4586                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         4586                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           49                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           36                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        18706                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          18706                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        18706                       # number of overall hits
system.cpu04.dcache.overall_hits::total         18706                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2109                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2109                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          889                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          889                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           27                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           14                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2998                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2998                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2998                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2998                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    120027663                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    120027663                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     82762975                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     82762975                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1035612                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1035612                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        90558                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        90558                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       337851                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       337851                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    202790638                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    202790638                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    202790638                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    202790638                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        16229                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        16229                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         5475                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         5475                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        21704                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        21704                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        21704                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        21704                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.129953                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.129953                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.162374                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.162374                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.355263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.355263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.138131                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.138131                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.138131                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.138131                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 56912.120910                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 56912.120910                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 93096.709786                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 93096.709786                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        38356                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        38356                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  6468.428571                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  6468.428571                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 67641.973983                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 67641.973983                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 67641.973983                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 67641.973983                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2920                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             144                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.277778                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           99                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          503                       # number of writebacks
system.cpu04.dcache.writebacks::total             503                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1238                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1238                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          566                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          566                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1804                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1804                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1804                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1804                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          871                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          323                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           18                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1194                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1194                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     40380741                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     40380741                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     23476565                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     23476565                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       458595                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       458595                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        81270                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        81270                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       332046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       332046                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     63857306                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     63857306                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     63857306                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     63857306                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.053669                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.053669                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.058995                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.058995                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.236842                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.236842                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.260000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.260000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.055013                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.055013                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.055013                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.055013                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 46361.355913                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 46361.355913                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 72682.863777                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 72682.863777                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 25477.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25477.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  6251.538462                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  6251.538462                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 53481.830821                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 53481.830821                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 53481.830821                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 53481.830821                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             311                       # number of replacements
system.cpu04.icache.tags.tagsinuse         102.137732                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17022                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             766                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           22.221932                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   102.137732                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.199488                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.199488                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           36580                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          36580                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        17022                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         17022                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        17022                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          17022                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        17022                       # number of overall hits
system.cpu04.icache.overall_hits::total         17022                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          885                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          885                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          885                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          885                       # number of overall misses
system.cpu04.icache.overall_misses::total          885                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     35240992                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     35240992                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     35240992                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     35240992                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     35240992                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     35240992                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        17907                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        17907                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        17907                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        17907                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        17907                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        17907                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.049422                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.049422                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.049422                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.049422                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.049422                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.049422                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 39820.329944                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 39820.329944                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 39820.329944                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 39820.329944                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 39820.329944                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 39820.329944                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          311                       # number of writebacks
system.cpu04.icache.writebacks::total             311                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          119                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          119                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          119                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          766                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          766                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          766                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     26634499                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     26634499                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     26634499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     26634499                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     26634499                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     26634499                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.042777                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.042777                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.042777                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.042777                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.042777                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.042777                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 34770.886423                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 34770.886423                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 34770.886423                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 34770.886423                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 34770.886423                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 34770.886423                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9612                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7552                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             711                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7859                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3068                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           39.038046                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   808                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6622                       # DTB read hits
system.cpu05.dtb.read_misses                      338                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6960                       # DTB read accesses
system.cpu05.dtb.write_hits                      3419                       # DTB write hits
system.cpu05.dtb.write_misses                      31                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3450                       # DTB write accesses
system.cpu05.dtb.data_hits                      10041                       # DTB hits
system.cpu05.dtb.data_misses                      369                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10410                       # DTB accesses
system.cpu05.itb.fetch_hits                      7222                       # ITB hits
system.cpu05.itb.fetch_misses                      71                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7293                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          81602                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        66059                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9612                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3877                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       23957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1597                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        41334                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2294                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    7222                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 297                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            74055                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.892026                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.314483                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  62679     84.64%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    802      1.08%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    939      1.27%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    843      1.14%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1667      2.25%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    355      0.48%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    472      0.64%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    809      1.09%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5489      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              74055                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.117791                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.809527                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7802                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               15405                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7704                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1255                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  555                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                878                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 250                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                56856                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 993                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  555                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8532                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8353                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         5006                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    8155                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2120                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                54630                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 381                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  591                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  800                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  224                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             39781                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               76716                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          63911                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12800                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               27420                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12361                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4715                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6792                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4160                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             301                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            163                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    49014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   46361                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             261                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        74055                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.626035                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.677440                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             62352     84.20%     84.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2025      2.73%     86.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1854      2.50%     89.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1183      1.60%     91.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1614      2.18%     93.21% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1605      2.17%     95.38% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2011      2.72%     98.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               756      1.02%     99.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               655      0.88%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         74055                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   997     50.46%     50.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  82      4.15%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                328     16.60%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     71.20% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  421     21.31%     92.51% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 148      7.49%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               30544     65.88%     65.89% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                186      0.40%     66.29% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     66.29% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2953      6.37%     72.66% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.66% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.66% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1928      4.16%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.82% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7188     15.50%     92.33% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3558      7.67%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                46361                       # Type of FU issued
system.cpu05.iq.rate                         0.568136                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1976                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.042622                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           145278                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           48972                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        33599                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23736                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13526                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                36130                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12203                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1911                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1220                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  555                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2284                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1201                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             51568                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             124                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6792                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4160                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1172                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          433                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                556                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               45512                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6960                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             849                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2429                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10410                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6865                       # Number of branches executed
system.cpu05.iew.exec_stores                     3450                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.557731                       # Inst execution rate
system.cpu05.iew.wb_sent                        44561                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       44010                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   26068                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   36586                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.539325                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.712513                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13628                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             468                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        30639                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.225986                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.500521                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        22785     74.37%     74.37% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          996      3.25%     77.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1518      4.95%     82.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          578      1.89%     84.46% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1059      3.46%     87.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          250      0.82%     88.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          429      1.40%     90.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          455      1.49%     91.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2569      8.38%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        30639                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              37563                       # Number of instructions committed
system.cpu05.commit.committedOps                37563                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7821                       # Number of memory references committed
system.cpu05.commit.loads                        4881                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     5359                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   31134                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                445                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1764      4.70%      4.70% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          23046     61.35%     66.05% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.30%     66.35% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     66.35% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.66%     74.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.01% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      5.11%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4902     13.05%     92.17% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2940      7.83%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           37563                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2569                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      78364                       # The number of ROB reads
system.cpu05.rob.rob_writes                    104452                       # The number of ROB writes
system.cpu05.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1018610                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     35803                       # Number of Instructions Simulated
system.cpu05.committedOps                       35803                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.279194                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.279194                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.438752                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.438752                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  55537                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 25943                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8157                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             480                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.263544                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6622                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             538                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           12.308550                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.263544                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.254118                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.254118                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           17822                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          17822                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4218                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4218                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2362                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2362                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           36                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           15                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6580                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6580                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6580                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6580                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1427                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1427                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          552                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            5                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           10                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1979                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1979                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1979                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1979                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    106842186                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    106842186                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     78225783                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     78225783                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       292572                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       292572                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       134676                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       134676                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       214785                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       214785                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    185067969                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    185067969                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    185067969                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    185067969                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5645                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5645                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8559                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8559                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8559                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8559                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.252790                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.252790                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.189430                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.189430                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.121951                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.121951                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.231219                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.231219                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.231219                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.231219                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 74871.889278                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 74871.889278                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 141713.375000                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 141713.375000                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 58514.400000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 58514.400000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 13467.600000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 13467.600000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 93515.901465                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 93515.901465                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 93515.901465                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 93515.901465                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2769                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    26.122642                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          284                       # number of writebacks
system.cpu05.dcache.writebacks::total             284                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          977                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          977                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          415                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          415                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1392                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1392                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1392                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1392                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          450                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          137                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          587                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          587                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          587                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          587                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     33425190                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     33425190                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     19316701                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     19316701                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total         9288                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       124227                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       124227                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       213624                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     52741891                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     52741891                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     52741891                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     52741891                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.047014                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.047014                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.048780                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.068583                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.068583                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.068583                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.068583                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 74278.200000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 74278.200000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 140997.817518                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 140997.817518                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4644                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 12422.700000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 12422.700000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 89849.899489                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 89849.899489                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 89849.899489                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 89849.899489                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             107                       # number of replacements
system.cpu05.icache.tags.tagsinuse          92.593775                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6616                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.921875                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    92.593775                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.180847                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.180847                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14938                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14938                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6616                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6616                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6616                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6616                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6616                       # number of overall hits
system.cpu05.icache.overall_hits::total          6616                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          597                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          597                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          597                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          597                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          597                       # number of overall misses
system.cpu05.icache.overall_misses::total          597                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     27915082                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     27915082                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     27915082                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     27915082                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     27915082                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     27915082                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         7213                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         7213                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         7213                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         7213                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         7213                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         7213                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.082767                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.082767                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.082767                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.082767                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.082767                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.082767                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 46758.931323                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 46758.931323                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 46758.931323                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 46758.931323                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 46758.931323                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 46758.931323                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          107                       # number of writebacks
system.cpu05.icache.writebacks::total             107                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           85                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           85                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           85                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          512                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          512                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          512                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          512                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     20979268                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     20979268                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     20979268                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     20979268                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     20979268                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     20979268                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.070983                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.070983                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.070983                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.070983                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.070983                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.070983                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 40975.132812                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 40975.132812                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 40975.132812                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 40975.132812                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 40975.132812                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 40975.132812                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 18954                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           14661                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1139                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              15031                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  8167                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           54.334376                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1779                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           131                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            131                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      13839                       # DTB read hits
system.cpu06.dtb.read_misses                      376                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  14215                       # DTB read accesses
system.cpu06.dtb.write_hits                      4925                       # DTB write hits
system.cpu06.dtb.write_misses                      33                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  4958                       # DTB write accesses
system.cpu06.dtb.data_hits                      18764                       # DTB hits
system.cpu06.dtb.data_misses                      409                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  19173                       # DTB accesses
system.cpu06.itb.fetch_hits                     15830                       # ITB hits
system.cpu06.itb.fetch_misses                      78                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 15908                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         106124                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            10082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       112879                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     18954                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             9946                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       36066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2513                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        41961                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2564                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   15830                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 513                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            92091                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.225733                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.514498                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  70736     76.81%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1346      1.46%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1829      1.99%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   2670      2.90%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4183      4.54%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    629      0.68%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2270      2.46%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1056      1.15%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   7372      8.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              92091                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.178602                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.063652                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  12120                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               19301                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   16269                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1602                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  838                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1901                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 433                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                99555                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1779                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  838                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  13177                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  9731                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         7191                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16727                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2466                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                96330                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 396                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  456                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  903                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  411                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             66211                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              122264                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         109548                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12709                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               48729                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  17482                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              211                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    5758                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              14077                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              6042                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             682                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            370                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    83863                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   80489                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             339                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         19343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         8772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        92091                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.874016                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.862205                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             70645     76.71%     76.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3156      3.43%     80.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4538      4.93%     85.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3075      3.34%     88.41% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              2485      2.70%     91.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2672      2.90%     94.01% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              3648      3.96%     97.97% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1132      1.23%     99.20% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               740      0.80%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         92091                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1057     44.85%     44.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     44.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     44.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  91      3.86%     48.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     48.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     48.71% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                308     13.07%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     61.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  621     26.35%     88.12% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 280     11.88%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               55708     69.21%     69.22% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                186      0.23%     69.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2922      3.63%     73.08% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.08% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.08% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      2.40%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.47% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              14564     18.09%     93.57% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              5177      6.43%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                80489                       # Type of FU issued
system.cpu06.iq.rate                         0.758443                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2357                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.029284                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           231862                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           90059                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        66773                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23903                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13438                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                70561                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12281                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            420                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3256                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1977                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1133                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  838                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2809                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1565                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             91961                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             286                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               14077                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               6042                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              159                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1538                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          203                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          659                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                862                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               79224                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               14215                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1265                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        7839                       # number of nop insts executed
system.cpu06.iew.exec_refs                      19173                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  14857                       # Number of branches executed
system.cpu06.iew.exec_stores                     4958                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.746523                       # Inst execution rate
system.cpu06.iew.wb_sent                        77827                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       77148                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   44798                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   57652                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.726961                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.777042                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         19890                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             721                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        47089                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.508059                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.649807                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        31298     66.47%     66.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         3259      6.92%     73.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2465      5.23%     78.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          958      2.03%     80.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1328      2.82%     83.48% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1639      3.48%     86.96% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          531      1.13%     88.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1631      3.46%     91.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         3980      8.45%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        47089                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              71013                       # Number of instructions committed
system.cpu06.commit.committedOps                71013                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        14886                       # Number of memory references committed
system.cpu06.commit.loads                       10821                       # Number of loads committed
system.cpu06.commit.membars                        63                       # Number of memory barriers committed
system.cpu06.commit.branches                    12456                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   60028                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1016                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         6238      8.78%      8.78% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          44909     63.24%     72.02% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.16%     72.19% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.19% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      4.05%     76.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.70%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         10884     15.33%     94.27% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         4069      5.73%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           71013                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                3980                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     132816                       # The number of ROB reads
system.cpu06.rob.rob_writes                    184840                       # The number of ROB writes
system.cpu06.timesIdled                           228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         14033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     994088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     64779                       # Number of Instructions Simulated
system.cpu06.committedOps                       64779                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.638247                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.638247                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.610409                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.610409                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  97710                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 50555                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11116                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   299                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  141                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             796                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.437578                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             13899                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             854                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           16.275176                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1135316358                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.437578                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.241212                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.241212                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           33879                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          33879                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        10470                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         10470                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         3270                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3270                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           63                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           44                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        13740                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          13740                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        13740                       # number of overall hits
system.cpu06.dcache.overall_hits::total         13740                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1845                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1845                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          732                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          732                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           25                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           18                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2577                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2577                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2577                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2577                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    119305521                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    119305521                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     90615968                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     90615968                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       754650                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       754650                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       153252                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       153252                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       225234                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       225234                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    209921489                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    209921489                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    209921489                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    209921489                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        12315                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        12315                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         4002                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         4002                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        16317                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        16317                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        16317                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        16317                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.149817                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.149817                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.182909                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.182909                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.284091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.284091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.290323                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.290323                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.157933                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.157933                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.157933                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.157933                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 64664.239024                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 64664.239024                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 123792.306011                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 123792.306011                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        30186                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        30186                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         8514                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         8514                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 81459.638727                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 81459.638727                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 81459.638727                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 81459.638727                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3077                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             156                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    19.724359                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          531                       # number of writebacks
system.cpu06.dcache.writebacks::total             531                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1098                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1098                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          516                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          516                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1614                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1614                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1614                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1614                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          747                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          216                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           16                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           17                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          963                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          963                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          963                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          963                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     40198464                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     40198464                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     23094593                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     23094593                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       193887                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       193887                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       135837                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       135837                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       222912                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       222912                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     63293057                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     63293057                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     63293057                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     63293057                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.060658                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.060658                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.053973                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.053973                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.274194                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.274194                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.059018                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.059018                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.059018                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.059018                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 53813.204819                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 53813.204819                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 106919.412037                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 106919.412037                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 12117.937500                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12117.937500                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  7990.411765                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  7990.411765                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 65724.877466                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 65724.877466                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 65724.877466                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 65724.877466                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             434                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.425063                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             14758                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             911                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           16.199780                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.425063                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.188330                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.188330                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           32563                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          32563                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        14758                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         14758                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        14758                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          14758                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        14758                       # number of overall hits
system.cpu06.icache.overall_hits::total         14758                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1068                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1068                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1068                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1068                       # number of overall misses
system.cpu06.icache.overall_misses::total         1068                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     55536432                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     55536432                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     55536432                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     55536432                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     55536432                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     55536432                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        15826                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        15826                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        15826                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        15826                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        15826                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        15826                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.067484                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.067484                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.067484                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.067484                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.067484                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.067484                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 52000.404494                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 52000.404494                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 52000.404494                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 52000.404494                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 52000.404494                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 52000.404494                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          434                       # number of writebacks
system.cpu06.icache.writebacks::total             434                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          157                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          157                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          157                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          911                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          911                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          911                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          911                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          911                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     40392348                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     40392348                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     40392348                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     40392348                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     40392348                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     40392348                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.057564                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.057564                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.057564                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.057564                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.057564                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.057564                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 44338.472009                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 44338.472009                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 44338.472009                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 44338.472009                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 44338.472009                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 44338.472009                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 31618                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           24759                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1246                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              21569                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 16105                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.667347                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  3035                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      25457                       # DTB read hits
system.cpu07.dtb.read_misses                      416                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  25873                       # DTB read accesses
system.cpu07.dtb.write_hits                      8169                       # DTB write hits
system.cpu07.dtb.write_misses                      32                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  8201                       # DTB write accesses
system.cpu07.dtb.data_hits                      33626                       # DTB hits
system.cpu07.dtb.data_misses                      448                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  34074                       # DTB accesses
system.cpu07.itb.fetch_hits                     28039                       # ITB hits
system.cpu07.itb.fetch_misses                      63                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 28102                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          85491                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             9008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       182537                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     31618                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            19143                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       66811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2777                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2060                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   28039                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 478                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            79422                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.298318                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.929217                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  43095     54.26%     54.26% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1711      2.15%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3199      4.03%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   5533      6.97%     67.41% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   8598     10.83%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    957      1.20%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   4916      6.19%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2148      2.70%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   9265     11.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              79422                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.369840                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.135160                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  11711                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               36706                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   27534                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2515                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  946                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               3142                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 457                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               165879                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1924                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  946                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  13288                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 11218                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        21766                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   28354                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3840                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               161596                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 380                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  753                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1340                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  413                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            107977                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              197344                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         184506                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12832                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               86141                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  21836                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              572                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          550                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    9751                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              26234                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              9707                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2583                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2380                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   139405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               936                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  134681                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             356                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         24889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        11869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        79422                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.695764                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.233450                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             42209     53.15%     53.15% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5687      7.16%     60.31% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              7592      9.56%     69.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              6336      7.98%     77.84% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4679      5.89%     83.73% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4185      5.27%     89.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              6842      8.61%     97.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1027      1.29%     98.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               865      1.09%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         79422                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1111     26.58%     26.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     26.58% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  87      2.08%     28.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     28.66% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                427     10.22%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     38.88% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1680     40.19%     79.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 875     20.93%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               94575     70.22%     70.22% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                218      0.16%     70.39% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.39% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2944      2.19%     72.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1927      1.43%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.00% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              26542     19.71%     93.71% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              8471      6.29%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               134681                       # Type of FU issued
system.cpu07.iq.rate                         1.575382                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4180                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.031036                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           329151                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          151745                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       120601                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             24169                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13530                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               126380                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12477                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            599                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4460                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         2809                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         1167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  946                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4112                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1321                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            156688                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             248                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               26234                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               9707                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              511                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1282                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          283                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          682                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                965                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              133178                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               25873                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1503                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       16347                       # number of nop insts executed
system.cpu07.iew.exec_refs                      34074                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  26267                       # Number of branches executed
system.cpu07.iew.exec_stores                     8201                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.557801                       # Inst execution rate
system.cpu07.iew.wb_sent                       131779                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      131017                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   74144                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   91776                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.532524                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.807880                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         26068                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             804                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        75532                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.712612                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.688771                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        44984     59.56%     59.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7994     10.58%     70.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3572      4.73%     74.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1885      2.50%     77.36% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2634      3.49%     80.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4052      5.36%     86.22% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          697      0.92%     87.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4126      5.46%     92.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         5588      7.40%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        75532                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             129357                       # Number of instructions committed
system.cpu07.commit.committedOps               129357                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        28672                       # Number of memory references committed
system.cpu07.commit.loads                       21774                       # Number of loads committed
system.cpu07.commit.membars                       330                       # Number of memory barriers committed
system.cpu07.commit.branches                    23301                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  110177                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1919                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        13909     10.75%     10.75% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          81484     62.99%     73.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           155      0.12%     73.86% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      2.22%     76.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.48%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.57% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         22104     17.09%     94.66% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         6907      5.34%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          129357                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                5588                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     224017                       # The number of ROB reads
system.cpu07.rob.rob_writes                    314732                       # The number of ROB writes
system.cpu07.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     973698                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    115452                       # Number of Instructions Simulated
system.cpu07.committedOps                      115452                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.740490                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.740490                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.350458                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.350458                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 170191                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 90977                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11165                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8164                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   729                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  234                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements            1085                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.515179                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             26554                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1143                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           23.231846                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1159005402                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.515179                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.226800                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.226800                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           62966                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          62966                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        21127                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         21127                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4880                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4880                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           91                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           65                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        26007                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          26007                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        26007                       # number of overall hits
system.cpu07.dcache.overall_hits::total         26007                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2575                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2575                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1913                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1913                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           42                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           36                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         4488                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4488                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         4488                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4488                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    138020841                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    138020841                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    102525500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    102525500                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1185381                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1185381                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       388935                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       388935                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       323919                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       323919                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    240546341                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    240546341                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    240546341                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    240546341                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        23702                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        23702                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         6793                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         6793                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          101                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        30495                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        30495                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        30495                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        30495                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.108641                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.108641                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.281613                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.281613                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.315789                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.356436                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.356436                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.147172                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.147172                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.147172                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.147172                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 53600.326602                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 53600.326602                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 53594.093048                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 53594.093048                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 28223.357143                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 28223.357143                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10803.750000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10803.750000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 53597.669563                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 53597.669563                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 53597.669563                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 53597.669563                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3330                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             149                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.348993                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          752                       # number of writebacks
system.cpu07.dcache.writebacks::total             752                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1483                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1483                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         1322                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         1322                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2805                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2805                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2805                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2805                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1092                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1092                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          591                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          591                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           34                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1683                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1683                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     47964393                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     47964393                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     28695250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     28695250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       525933                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       525933                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       354105                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       354105                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       319275                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       319275                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     76659643                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     76659643                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     76659643                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     76659643                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.046072                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.046072                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.087001                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.087001                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.255639                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.255639                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.336634                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.336634                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.055189                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.055189                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.055189                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.055189                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 43923.436813                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 43923.436813                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 48553.722504                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 48553.722504                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 15468.617647                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15468.617647                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10414.852941                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10414.852941                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 45549.401664                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 45549.401664                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 45549.401664                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 45549.401664                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             380                       # number of replacements
system.cpu07.icache.tags.tagsinuse          89.746608                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             27039                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             858                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           31.513986                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    89.746608                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.175286                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.175286                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           56932                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          56932                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        27039                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         27039                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        27039                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          27039                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        27039                       # number of overall hits
system.cpu07.icache.overall_hits::total         27039                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          998                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          998                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          998                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          998                       # number of overall misses
system.cpu07.icache.overall_misses::total          998                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     31778891                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     31778891                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     31778891                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     31778891                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     31778891                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     31778891                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        28037                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        28037                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        28037                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        28037                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        28037                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        28037                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.035596                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.035596                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.035596                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.035596                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.035596                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.035596                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 31842.576152                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 31842.576152                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 31842.576152                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 31842.576152                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 31842.576152                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 31842.576152                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          380                       # number of writebacks
system.cpu07.icache.writebacks::total             380                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          140                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          140                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          140                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          858                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          858                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          858                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          858                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          858                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          858                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     24235874                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     24235874                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     24235874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     24235874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     24235874                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     24235874                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.030602                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.030602                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.030602                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.030602                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.030602                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.030602                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 28246.939394                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 28246.939394                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 28246.939394                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 28246.939394                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 28246.939394                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 28246.939394                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 31102                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           24884                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1261                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              22561                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 15845                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           70.231816                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  2708                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      23795                       # DTB read hits
system.cpu08.dtb.read_misses                      379                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  24174                       # DTB read accesses
system.cpu08.dtb.write_hits                      7246                       # DTB write hits
system.cpu08.dtb.write_misses                      33                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  7279                       # DTB write accesses
system.cpu08.dtb.data_hits                      31041                       # DTB hits
system.cpu08.dtb.data_misses                      412                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  31453                       # DTB accesses
system.cpu08.itb.fetch_hits                     27875                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 27943                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          80065                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       176112                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     31102                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            18554                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       58781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2789                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                155                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2325                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   27875                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 490                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            72167                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.440340                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.950254                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  37095     51.40%     51.40% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1640      2.27%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2836      3.93%     57.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5501      7.62%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   8381     11.61%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    875      1.21%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5228      7.24%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1858      2.57%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   8753     12.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              72167                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.388459                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.199613                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12253                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               29483                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   27172                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2291                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  958                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               2853                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 449                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               159572                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1873                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  958                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  13684                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10895                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        15516                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   27907                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3197                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               155245                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 432                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  738                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  841                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  492                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            103416                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              189046                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         176367                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12673                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               81990                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  21426                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              477                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          453                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9047                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              24582                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              8843                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            2141                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2067                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   133884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               764                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  128892                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             342                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         24561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          207                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        72167                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.786024                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.255780                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             36700     50.85%     50.85% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4863      6.74%     57.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              7794     10.80%     68.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6296      8.72%     77.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              4161      5.77%     82.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              3791      5.25%     88.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6766      9.38%     97.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1010      1.40%     98.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               786      1.09%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         72167                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1031     29.10%     29.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     29.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     29.10% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  94      2.65%     31.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                395     11.15%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     42.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1337     37.74%     80.64% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 686     19.36%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               91535     71.02%     71.02% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                186      0.14%     71.16% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     71.16% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2933      2.28%     73.44% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.44% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.44% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1926      1.49%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.93% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              24783     19.23%     94.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              7525      5.84%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               128892                       # Type of FU issued
system.cpu08.iq.rate                         1.609842                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3543                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.027488                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           309823                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          145976                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       114916                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24013                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13274                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               120054                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12377                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            584                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4334                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         2825                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  958                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3678                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1731                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            150474                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             243                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               24582                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               8843                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              414                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1694                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          280                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          704                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                984                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              127406                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               24174                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1486                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       15826                       # number of nop insts executed
system.cpu08.iew.exec_refs                      31453                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  25755                       # Number of branches executed
system.cpu08.iew.exec_stores                     7279                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.591282                       # Inst execution rate
system.cpu08.iew.wb_sent                       125989                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      125309                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   71808                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   87849                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.565091                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.817403                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         25683                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             825                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        68286                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.809492                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.743665                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        39595     57.98%     57.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         7398     10.83%     68.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3156      4.62%     73.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1624      2.38%     75.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2171      3.18%     79.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4270      6.25%     85.25% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          659      0.97%     86.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         4311      6.31%     92.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         5102      7.47%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        68286                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             123563                       # Number of instructions committed
system.cpu08.commit.committedOps               123563                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        26266                       # Number of memory references committed
system.cpu08.commit.loads                       20248                       # Number of loads committed
system.cpu08.commit.membars                       254                       # Number of memory barriers committed
system.cpu08.commit.branches                    22864                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  104995                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1638                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        13480     10.91%     10.91% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          78642     63.65%     74.55% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     74.65% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.33%     76.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.98% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.55%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         20502     16.59%     95.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6026      4.88%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          123563                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                5102                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     211130                       # The number of ROB reads
system.cpu08.rob.rob_writes                    302359                       # The number of ROB writes
system.cpu08.timesIdled                           185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     979582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    110087                       # Number of Instructions Simulated
system.cpu08.committedOps                      110087                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.727288                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.727288                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.374970                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.374970                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 161440                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 86361                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8137                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   660                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  227                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             902                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.766214                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             24915                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             960                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           25.953125                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1153295604                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.766214                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.215097                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.215097                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           57704                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          57704                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        19521                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         19521                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         4877                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         4877                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           90                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           69                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        24398                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          24398                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        24398                       # number of overall hits
system.cpu08.dcache.overall_hits::total         24398                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2539                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2539                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1041                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1041                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           41                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           29                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3580                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3580                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3580                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3580                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    132825366                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    132825366                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     98198456                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     98198456                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1062315                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1062315                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       285606                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       285606                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       357588                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       357588                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    231023822                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    231023822                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    231023822                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    231023822                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        22060                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        22060                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         5918                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         5918                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        27978                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        27978                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        27978                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        27978                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.115095                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.115095                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.175904                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.175904                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.312977                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.312977                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.295918                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.295918                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.127958                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.127958                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.127958                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.127958                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 52314.047263                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 52314.047263                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 94330.889529                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 94330.889529                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 25910.121951                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 25910.121951                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  9848.482759                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  9848.482759                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 64531.793855                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 64531.793855                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 64531.793855                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 64531.793855                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3831                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             170                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    22.535294                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          564                       # number of writebacks
system.cpu08.dcache.writebacks::total             564                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1486                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1486                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          631                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          631                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2117                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2117                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2117                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2117                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1053                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          410                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          410                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           33                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           27                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1463                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1463                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1463                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1463                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     45173349                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     45173349                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     28187900                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     28187900                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       449307                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       449307                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       260064                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       260064                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       351783                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       351783                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     73361249                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     73361249                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     73361249                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     73361249                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.047733                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.047733                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.069280                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.069280                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.251908                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.251908                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.275510                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.275510                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.052291                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.052291                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.052291                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.052291                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 42899.666667                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 42899.666667                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 68750.975610                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 68750.975610                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 13615.363636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13615.363636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9632                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9632                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 50144.394395                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 50144.394395                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 50144.394395                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 50144.394395                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             379                       # number of replacements
system.cpu08.icache.tags.tagsinuse          85.696809                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             26863                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             856                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           31.382009                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    85.696809                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.167377                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.167377                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           56598                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          56598                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        26863                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         26863                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        26863                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          26863                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        26863                       # number of overall hits
system.cpu08.icache.overall_hits::total         26863                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1008                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1008                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1008                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1008                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1008                       # number of overall misses
system.cpu08.icache.overall_misses::total         1008                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     36563373                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     36563373                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     36563373                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     36563373                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     36563373                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     36563373                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        27871                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        27871                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        27871                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        27871                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        27871                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        27871                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.036167                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.036167                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.036167                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.036167                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.036167                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.036167                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 36273.187500                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 36273.187500                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 36273.187500                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 36273.187500                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 36273.187500                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 36273.187500                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          379                       # number of writebacks
system.cpu08.icache.writebacks::total             379                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          152                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          152                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          152                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          856                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          856                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          856                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          856                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          856                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          856                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     26885277                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     26885277                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     26885277                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     26885277                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     26885277                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     26885277                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.030713                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.030713                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.030713                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.030713                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.030713                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.030713                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 31408.033879                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 31408.033879                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 31408.033879                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 31408.033879                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 31408.033879                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 31408.033879                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 36975                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           28266                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1436                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              26066                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 18833                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           72.251208                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3863                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           125                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      28902                       # DTB read hits
system.cpu09.dtb.read_misses                      436                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  29338                       # DTB read accesses
system.cpu09.dtb.write_hits                      9420                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  9455                       # DTB write accesses
system.cpu09.dtb.data_hits                      38322                       # DTB hits
system.cpu09.dtb.data_misses                      471                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  38793                       # DTB accesses
system.cpu09.itb.fetch_hits                     33366                       # ITB hits
system.cpu09.itb.fetch_misses                      67                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 33433                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          88719                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9984                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       210178                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     36975                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            22710                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       67302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3169                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2143                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   33366                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            81190                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.588718                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.960726                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  38910     47.92%     47.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2231      2.75%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3528      4.35%     55.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   6387      7.87%     62.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  10247     12.62%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1432      1.76%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5979      7.36%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2100      2.59%     87.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  10376     12.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              81190                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.416765                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.369030                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  12767                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               32148                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   32435                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2723                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1107                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               4101                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 495                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               190801                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2114                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1107                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  14532                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 11802                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        16404                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   33273                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4062                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               185493                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 406                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  707                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1680                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  382                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            122975                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              223133                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         210238                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12889                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               96715                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  26260                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              571                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          544                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   10497                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              30062                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             11434                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            3022                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2292                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   158818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               965                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  152523                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         29939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        14616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        81190                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.878593                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.287608                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             39347     48.46%     48.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5892      7.26%     55.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              8918     10.98%     66.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              7432      9.15%     75.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              5054      6.22%     82.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4588      5.65%     87.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              7473      9.20%     96.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1383      1.70%     98.64% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1103      1.36%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         81190                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1183     28.77%     28.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     28.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     28.77% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  84      2.04%     30.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     30.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     30.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                375      9.12%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1522     37.01%     76.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 948     23.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              107486     70.47%     70.47% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                199      0.13%     70.61% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.61% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2943      1.93%     72.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1932      1.27%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              30109     19.74%     93.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              9850      6.46%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               152523                       # Type of FU issued
system.cpu09.iq.rate                         1.719170                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4112                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.026960                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           366780                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          176042                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       137988                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23988                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13728                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10431                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               144283                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12348                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1158                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         5237                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3589                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1079                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1107                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  4827                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1500                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            179304                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             338                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               30062                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              11434                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              505                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1445                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          338                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1149                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              150670                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               29338                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1853                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       19521                       # number of nop insts executed
system.cpu09.iew.exec_refs                      38793                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  30495                       # Number of branches executed
system.cpu09.iew.exec_stores                     9455                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.698283                       # Inst execution rate
system.cpu09.iew.wb_sent                       149290                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      148419                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   84447                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  104201                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.672911                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.810424                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         31717                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           708                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        76496                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.913538                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.818208                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        43150     56.41%     56.41% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         8230     10.76%     67.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3826      5.00%     72.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1969      2.57%     74.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2541      3.32%     78.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         4550      5.95%     84.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          870      1.14%     85.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         4425      5.78%     90.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         6935      9.07%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        76496                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             146378                       # Number of instructions committed
system.cpu09.commit.committedOps               146378                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        32670                       # Number of memory references committed
system.cpu09.commit.loads                       24825                       # Number of loads committed
system.cpu09.commit.membars                       336                       # Number of memory barriers committed
system.cpu09.commit.branches                    26999                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  124661                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2557                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        16538     11.30%     11.30% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          91908     62.79%     74.09% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.08%     74.16% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.16% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      1.97%     76.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.31%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         25161     17.19%     94.63% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         7858      5.37%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          146378                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                6935                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     246278                       # The number of ROB reads
system.cpu09.rob.rob_writes                    360868                       # The number of ROB writes
system.cpu09.timesIdled                           162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     971105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    129844                       # Number of Instructions Simulated
system.cpu09.committedOps                      129844                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.683274                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.683274                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.463542                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.463542                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 190905                       # number of integer regfile reads
system.cpu09.int_regfile_writes                103756                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11171                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   896                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  396                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements            1171                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          12.874872                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             31064                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1229                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.275834                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1145321856                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    12.874872                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.201170                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.201170                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           70868                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          70868                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        23873                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         23873                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         6716                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         6716                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          137                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          125                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          125                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        30589                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          30589                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        30589                       # number of overall hits
system.cpu09.dcache.overall_hits::total         30589                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2718                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2718                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          948                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          948                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           71                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           53                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3666                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3666                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3666                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3666                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    132556014                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    132556014                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     97888464                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     97888464                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1393200                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1393200                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       606042                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       606042                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       316953                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       316953                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    230444478                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    230444478                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    230444478                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    230444478                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        26591                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        26591                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         7664                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         7664                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        34255                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        34255                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        34255                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        34255                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.102215                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.102215                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.123695                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.123695                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.341346                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.341346                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.297753                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.297753                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.107021                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.107021                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.107021                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.107021                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 48769.688742                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 48769.688742                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 103257.873418                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 103257.873418                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 19622.535211                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 19622.535211                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 11434.754717                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 11434.754717                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 62859.923077                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 62859.923077                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 62859.923077                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 62859.923077                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3369                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             161                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.925466                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          695                       # number of writebacks
system.cpu09.dcache.writebacks::total             695                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1414                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1414                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          622                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          622                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           18                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         2036                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         2036                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         2036                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         2036                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1304                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1304                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          326                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           53                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           52                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1630                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1630                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1630                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1630                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     47506959                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     47506959                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     26343067                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     26343067                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       593271                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       593271                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       550314                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       550314                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       312309                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       312309                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     73850026                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     73850026                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     73850026                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     73850026                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.049039                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.049039                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.042537                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.042537                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.254808                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.254808                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.292135                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.292135                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.047584                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.047584                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.047584                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.047584                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 36431.717025                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 36431.717025                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 80806.953988                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 80806.953988                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11193.792453                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11193.792453                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 10582.961538                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 10582.961538                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 45306.764417                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 45306.764417                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 45306.764417                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 45306.764417                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             491                       # number of replacements
system.cpu09.icache.tags.tagsinuse          81.565829                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             32252                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             971                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           33.215242                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    81.565829                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.159308                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.159308                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           67697                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          67697                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        32252                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         32252                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        32252                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          32252                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        32252                       # number of overall hits
system.cpu09.icache.overall_hits::total         32252                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1111                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1111                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1111                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1111                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1111                       # number of overall misses
system.cpu09.icache.overall_misses::total         1111                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     35347805                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     35347805                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     35347805                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     35347805                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     35347805                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     35347805                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        33363                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        33363                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        33363                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        33363                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        33363                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        33363                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.033300                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.033300                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.033300                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.033300                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.033300                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.033300                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 31816.206121                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 31816.206121                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 31816.206121                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 31816.206121                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 31816.206121                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 31816.206121                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          491                       # number of writebacks
system.cpu09.icache.writebacks::total             491                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          140                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          140                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          140                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          971                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          971                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          971                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     28449143                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     28449143                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     28449143                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     28449143                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     28449143                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     28449143                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.029104                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.029104                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.029104                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.029104                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.029104                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.029104                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29298.808445                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29298.808445                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29298.808445                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29298.808445                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29298.808445                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29298.808445                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7980                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            6179                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             760                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               6488                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2104                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           32.429100                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   656                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           129                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6662                       # DTB read hits
system.cpu10.dtb.read_misses                      364                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   7026                       # DTB read accesses
system.cpu10.dtb.write_hits                      3438                       # DTB write hits
system.cpu10.dtb.write_misses                      34                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3472                       # DTB write accesses
system.cpu10.dtb.data_hits                      10100                       # DTB hits
system.cpu10.dtb.data_misses                      398                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10498                       # DTB accesses
system.cpu10.itb.fetch_hits                      6667                       # ITB hits
system.cpu10.itb.fetch_misses                      91                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  6758                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          82051                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        59880                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7980                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2766                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       22465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                175                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        42607                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2984                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6667                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 314                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            74897                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.799498                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.227699                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  64893     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    624      0.83%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    691      0.92%     88.40% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    826      1.10%     89.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1225      1.64%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    399      0.53%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    514      0.69%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    383      0.51%     92.87% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5342      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              74897                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.097257                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.729790                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   8437                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               15625                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    6379                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1260                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  589                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                719                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 276                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                50568                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1133                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  589                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   9174                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8035                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         5618                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    6822                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2052                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                48397                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 371                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  527                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  975                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   62                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             35796                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               68602                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          55708                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12885                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12647                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              114                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    4549                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6848                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4231                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             307                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            263                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    43632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               121                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   40990                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             231                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         13601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        74897                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.547285                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.588186                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             64438     86.04%     86.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2018      2.69%     88.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1544      2.06%     90.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1190      1.59%     92.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1437      1.92%     94.30% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1068      1.43%     95.72% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1836      2.45%     98.18% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               718      0.96%     99.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               648      0.87%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         74897                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   976     48.85%     48.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     48.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     48.85% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  88      4.40%     53.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     53.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     53.25% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                333     16.67%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     69.92% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  450     22.52%     92.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 151      7.56%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               25030     61.06%     61.07% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                189      0.46%     61.53% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.53% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2961      7.22%     68.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 2      0.00%     68.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     68.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      4.71%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7287     17.78%     91.25% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3588      8.75%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                40990                       # Type of FU issued
system.cpu10.iq.rate                         0.499567                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1998                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.048744                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           135169                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           43690                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        27934                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23937                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13691                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10422                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                30674                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12310                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            231                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2086                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1264                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  589                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1823                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1023                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             45287                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             134                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6848                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4231                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               90                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1005                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          135                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          452                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                587                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               40021                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                7026                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             969                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        1534                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10498                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   5271                       # Number of branches executed
system.cpu10.iew.exec_stores                     3472                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.487758                       # Inst execution rate
system.cpu10.iew.wb_sent                        38952                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       38356                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   22497                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   31965                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.467465                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.703801                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13712                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        30140                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.031088                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.361797                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        23630     78.40%     78.40% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1019      3.38%     81.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1125      3.73%     85.51% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          617      2.05%     87.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          644      2.14%     89.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          249      0.83%     90.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          228      0.76%     91.28% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          256      0.85%     92.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2372      7.87%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        30140                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              31077                       # Number of instructions committed
system.cpu10.commit.committedOps                31077                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7729                       # Number of memory references committed
system.cpu10.commit.loads                        4762                       # Number of loads committed
system.cpu10.commit.membars                        23                       # Number of memory barriers committed
system.cpu10.commit.branches                     3759                       # Number of branches committed
system.cpu10.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                254                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          929      2.99%      2.99% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          17472     56.22%     59.21% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           114      0.37%     59.58% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.58% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            2      0.01%     68.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     68.87% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4785     15.40%     90.45% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           31077                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2372                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      71595                       # The number of ROB reads
system.cpu10.rob.rob_writes                     91721                       # The number of ROB writes
system.cpu10.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1018161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu10.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.721246                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.721246                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.367479                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.367479                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  47208                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 21694                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11176                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   131                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             494                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.092151                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6557                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             551                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           11.900181                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.092151                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.188940                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.188940                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           17783                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          17783                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4200                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4200                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2361                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           26                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           21                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6561                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6561                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6561                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6561                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1397                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1397                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          579                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          579                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            9                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1976                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1976                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1976                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1976                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    108797310                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    108797310                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     81792372                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     81792372                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       804573                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       804573                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       140481                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       140481                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    190589682                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    190589682                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    190589682                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    190589682                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5597                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5597                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8537                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8537                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8537                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8537                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.249598                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.249598                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.196939                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.196939                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.231463                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.231463                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.231463                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.231463                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 77879.248389                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 77879.248389                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 141264.891192                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 141264.891192                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        89397                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        89397                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 23413.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 23413.500000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 96452.268219                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 96452.268219                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 96452.268219                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 96452.268219                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2924                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    25.649123                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          349                       # number of writebacks
system.cpu10.dcache.writebacks::total             349                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          932                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          932                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          444                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          444                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            7                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1376                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1376                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1376                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1376                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          465                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          135                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          600                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          600                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     35020404                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     35020404                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     19518714                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     19518714                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       133515                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       133515                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     54539118                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     54539118                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     54539118                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     54539118                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.083080                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.083080                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.045918                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.045918                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.070282                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.070282                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.070282                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.070282                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 75312.696774                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 75312.696774                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 144583.066667                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 144583.066667                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 22252.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 22252.500000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 90898.530000                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 90898.530000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 90898.530000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 90898.530000                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             121                       # number of replacements
system.cpu10.icache.tags.tagsinuse          72.784956                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              6025                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             550                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           10.954545                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    72.784956                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.142158                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.142158                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           13868                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          13868                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         6025                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          6025                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         6025                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           6025                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         6025                       # number of overall hits
system.cpu10.icache.overall_hits::total          6025                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          634                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          634                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          634                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          634                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          634                       # number of overall misses
system.cpu10.icache.overall_misses::total          634                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     24577206                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     24577206                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     24577206                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     24577206                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     24577206                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     24577206                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6659                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6659                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6659                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6659                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6659                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6659                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.095209                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.095209                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.095209                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.095209                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.095209                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.095209                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 38765.309148                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 38765.309148                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 38765.309148                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 38765.309148                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 38765.309148                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 38765.309148                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          121                       # number of writebacks
system.cpu10.icache.writebacks::total             121                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           84                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           84                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           84                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          550                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          550                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          550                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          550                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     19321359                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     19321359                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     19321359                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     19321359                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     19321359                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     19321359                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.082595                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.082595                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.082595                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.082595                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.082595                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.082595                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 35129.743636                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 35129.743636                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 35129.743636                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 35129.743636                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 35129.743636                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 35129.743636                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  7118                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            5647                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             655                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               5754                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1906                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           33.124783                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   560                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            62                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             62                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       5973                       # DTB read hits
system.cpu11.dtb.read_misses                      314                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6287                       # DTB read accesses
system.cpu11.dtb.write_hits                      3195                       # DTB write hits
system.cpu11.dtb.write_misses                      26                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3221                       # DTB write accesses
system.cpu11.dtb.data_hits                       9168                       # DTB hits
system.cpu11.dtb.data_misses                      340                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                   9508                       # DTB accesses
system.cpu11.itb.fetch_hits                      6096                       # ITB hits
system.cpu11.itb.fetch_misses                      74                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6170                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          81660                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        54944                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      7118                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2466                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       23269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1467                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        42608                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2027                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    6096                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 276                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            73940                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.743089                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.159098                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  64767     87.59%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    609      0.82%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    585      0.79%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    757      1.02%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1157      1.56%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    322      0.44%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    477      0.65%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    334      0.45%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4932      6.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              73940                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.087166                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.672839                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7133                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               16726                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    5709                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1261                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  503                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                597                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                46557                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1000                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  503                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   7848                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 10321                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         4802                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6177                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1681                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                44663                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 352                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  646                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  345                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   68                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             33085                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               63937                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          51245                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12688                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               22141                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  10944                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               98                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    5117                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6108                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              3917                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             237                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            267                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    40405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   38154                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             238                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         11733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         5933                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        73940                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.516013                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.548305                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             64167     86.78%     86.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1918      2.59%     89.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1482      2.00%     91.38% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1080      1.46%     92.84% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1378      1.86%     94.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               889      1.20%     95.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1715      2.32%     98.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               703      0.95%     99.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               608      0.82%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         73940                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   951     49.20%     49.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     49.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     49.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  84      4.35%     53.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     53.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     53.54% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                396     20.49%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     74.03% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  390     20.18%     94.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 112      5.79%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               23288     61.04%     61.05% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                184      0.48%     61.53% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.53% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2928      7.67%     69.20% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     69.20% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     69.20% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1926      5.05%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.25% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               6502     17.04%     91.29% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3322      8.71%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                38154                       # Type of FU issued
system.cpu11.iq.rate                         0.467230                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1933                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.050663                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           128743                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           38863                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        25552                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23676                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13392                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10361                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                27890                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12193                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1678                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1108                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          812                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  503                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3888                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                2104                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             41886                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             172                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6108                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               3917                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                2047                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          110                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          389                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                499                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               37339                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6287                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             815                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1383                       # number of nop insts executed
system.cpu11.iew.exec_refs                       9508                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   4844                       # Number of branches executed
system.cpu11.iew.exec_stores                     3221                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.457250                       # Inst execution rate
system.cpu11.iew.wb_sent                        36412                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       35913                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   21219                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   30233                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.439787                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.701849                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         11720                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             425                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        29524                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.002879                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.335890                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        23382     79.20%     79.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          888      3.01%     82.20% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1066      3.61%     85.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          594      2.01%     87.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          618      2.09%     89.92% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          267      0.90%     90.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          213      0.72%     91.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          246      0.83%     92.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2250      7.62%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        29524                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              29609                       # Number of instructions committed
system.cpu11.commit.committedOps                29609                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7239                       # Number of memory references committed
system.cpu11.commit.loads                        4430                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                     3507                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   24123                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                216                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          843      2.85%      2.85% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          16600     56.06%     58.91% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.38%     59.29% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.29% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      9.72%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      6.48%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4446     15.02%     90.51% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2809      9.49%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           29609                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2250                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      67771                       # The number of ROB reads
system.cpu11.rob.rob_writes                     84452                       # The number of ROB writes
system.cpu11.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1018552                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     28770                       # Number of Instructions Simulated
system.cpu11.committedOps                       28770                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.838373                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.838373                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.352314                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.352314                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  43792                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 19873                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8104                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                    90                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             506                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.117077                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              5824                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             562                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           10.362989                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.117077                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.173704                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.173704                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           16343                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          16343                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3558                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3558                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2241                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2241                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           22                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           14                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         5799                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           5799                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         5799                       # number of overall hits
system.cpu11.dcache.overall_hits::total          5799                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1484                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1484                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          548                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          548                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2032                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2032                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2032                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2032                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    117115875                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    117115875                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     80688252                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     80688252                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       255420                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       255420                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       233361                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       233361                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    197804127                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    197804127                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    197804127                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    197804127                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5042                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5042                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         7831                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7831                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         7831                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7831                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.294328                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.294328                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.196486                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.196486                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.259482                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.259482                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.259482                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.259482                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 78919.053235                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 78919.053235                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 147241.335766                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 147241.335766                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        85140                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        85140                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 38893.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 38893.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 97344.550689                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 97344.550689                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 97344.550689                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 97344.550689                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3013                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    27.144144                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          365                       # number of writebacks
system.cpu11.dcache.writebacks::total             365                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1018                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1018                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          411                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          411                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1429                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1429                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1429                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1429                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          466                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          137                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          603                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          603                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     38585835                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     38585835                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     21169648                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     21169648                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       226395                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       226395                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     59755483                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     59755483                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     59755483                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     59755483                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.092424                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.092424                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.049122                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.049122                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.077002                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.077002                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.077002                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.077002                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 82802.221030                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 82802.221030                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 154522.978102                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 154522.978102                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 37732.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 37732.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 99096.986733                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 99096.986733                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 99096.986733                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 99096.986733                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              77                       # number of replacements
system.cpu11.icache.tags.tagsinuse          63.951468                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5540                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           11.888412                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    63.951468                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.124905                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.124905                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           12654                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          12654                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5540                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5540                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5540                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5540                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5540                       # number of overall hits
system.cpu11.icache.overall_hits::total          5540                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          554                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          554                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          554                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          554                       # number of overall misses
system.cpu11.icache.overall_misses::total          554                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     27391473                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     27391473                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     27391473                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     27391473                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     27391473                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     27391473                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6094                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6094                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6094                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6094                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6094                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6094                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.090909                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.090909                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.090909                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.090909                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.090909                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 49443.092058                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 49443.092058                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 49443.092058                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 49443.092058                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 49443.092058                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 49443.092058                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu11.icache.writebacks::total              77                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           88                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           88                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           88                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          466                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          466                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          466                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     20518353                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     20518353                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     20518353                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     20518353                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     20518353                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     20518353                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.076469                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.076469                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.076469                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.076469                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.076469                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.076469                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 44030.800429                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 44030.800429                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 44030.800429                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 44030.800429                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 44030.800429                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 44030.800429                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 24562                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           18467                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1223                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              19134                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 11580                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           60.520539                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2667                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            83                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      18702                       # DTB read hits
system.cpu12.dtb.read_misses                      389                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  19091                       # DTB read accesses
system.cpu12.dtb.write_hits                      6612                       # DTB write hits
system.cpu12.dtb.write_misses                      29                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  6641                       # DTB write accesses
system.cpu12.dtb.data_hits                      25314                       # DTB hits
system.cpu12.dtb.data_misses                      418                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  25732                       # DTB accesses
system.cpu12.itb.fetch_hits                     21700                       # ITB hits
system.cpu12.itb.fetch_misses                      69                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 21769                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          74714                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       143811                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     24562                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            14250                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       47596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2695                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2393                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   21700                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 497                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            61760                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.328546                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.988404                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  33541     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1795      2.91%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2360      3.82%     61.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   3816      6.18%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   6166      9.98%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    974      1.58%     78.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3583      5.80%     84.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1384      2.24%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   8141     13.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              61760                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.328747                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.924820                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  12399                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               25007                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   21363                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2078                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  903                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2798                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 459                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               128423                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1896                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  903                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13745                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 11203                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10472                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   21996                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3431                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               124576                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  805                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1394                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  376                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             84200                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              153879                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         141119                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12754                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               64608                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  19592                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              332                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          306                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7988                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              19152                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              7979                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            1401                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1011                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   107378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               482                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  103491                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             343                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         21729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        10146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        61760                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.675696                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.260728                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             33390     54.06%     54.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4330      7.01%     61.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6136      9.94%     71.01% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              4512      7.31%     78.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3322      5.38%     83.69% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3314      5.37%     89.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              4745      7.68%     96.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1063      1.72%     98.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               948      1.53%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         61760                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1168     38.48%     38.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     38.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     38.48% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                 104      3.43%     41.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     41.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     41.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                370     12.19%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     54.10% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  879     28.96%     83.06% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 514     16.94%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               71915     69.49%     69.49% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                182      0.18%     69.67% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     69.67% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2929      2.83%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.50% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1926      1.86%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.36% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              19610     18.95%     93.31% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              6925      6.69%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               103491                       # Type of FU issued
system.cpu12.iq.rate                         1.385162                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3035                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.029326                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           248170                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          116022                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        89400                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23950                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13608                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10367                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                94194                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            798                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         3720                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2486                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         1195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  903                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  5235                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1798                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            119565                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             307                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               19152                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               7979                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              270                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1736                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          653                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                922                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              101961                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               19091                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1530                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       11705                       # number of nop insts executed
system.cpu12.iew.exec_refs                      25732                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  19717                       # Number of branches executed
system.cpu12.iew.exec_stores                     6641                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.364684                       # Inst execution rate
system.cpu12.iew.wb_sent                       100493                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       99767                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   57338                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   72830                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.335319                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.787285                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         22269                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             779                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        58397                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.641077                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.714984                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        36978     63.32%     63.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         4622      7.91%     71.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3042      5.21%     76.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1352      2.32%     78.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1748      2.99%     81.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2491      4.27%     86.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          662      1.13%     87.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2363      4.05%     91.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5139      8.80%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        58397                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              95834                       # Number of instructions committed
system.cpu12.commit.committedOps                95834                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        20925                       # Number of memory references committed
system.cpu12.commit.loads                       15432                       # Number of loads committed
system.cpu12.commit.membars                       155                       # Number of memory barriers committed
system.cpu12.commit.branches                    17129                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   81261                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1717                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass         9707     10.13%     10.13% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          60125     62.74%     72.87% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.12%     72.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     72.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      3.00%     75.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      2.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         15587     16.26%     94.26% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         5502      5.74%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           95834                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5139                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     170165                       # The number of ROB reads
system.cpu12.rob.rob_writes                    239550                       # The number of ROB writes
system.cpu12.timesIdled                           200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         12954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     983244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     86131                       # Number of Instructions Simulated
system.cpu12.committedOps                       86131                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.867446                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.867446                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.152809                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.152809                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 127307                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 67500                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8112                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   567                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  248                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements            1030                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.363934                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             19224                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.669118                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1136911572                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.363934                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.161936                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.161936                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           45959                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          45959                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        14326                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         14326                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         4536                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4536                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          109                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           77                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        18862                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          18862                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        18862                       # number of overall hits
system.cpu12.dcache.overall_hits::total         18862                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2380                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2380                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          844                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          844                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           39                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           33                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3224                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3224                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3224                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3224                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    140332392                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    140332392                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     89310833                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     89310833                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1123848                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1123848                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       366876                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       366876                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       327402                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       327402                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    229643225                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    229643225                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    229643225                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    229643225                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        16706                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        16706                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5380                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5380                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        22086                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        22086                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        22086                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        22086                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.142464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.142464                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.156877                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.156877                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.263514                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.263514                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.145975                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.145975                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.145975                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.145975                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 58963.189916                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 58963.189916                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 105818.522512                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 105818.522512                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 28816.615385                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 28816.615385                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 11117.454545                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 11117.454545                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 71229.288151                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71229.288151                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 71229.288151                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71229.288151                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3591                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             165                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.763636                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          702                       # number of writebacks
system.cpu12.dcache.writebacks::total             702                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1339                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1339                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          560                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1899                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1899                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1899                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1899                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1041                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1041                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          284                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          284                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           31                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           33                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1325                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1325                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1325                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1325                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     51824718                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     51824718                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     23721353                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     23721353                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       474849                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       474849                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       334368                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       334368                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       321597                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       321597                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     75546071                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     75546071                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     75546071                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     75546071                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.062313                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.062313                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.052788                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.052788                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.209459                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.209459                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.059993                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.059993                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.059993                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.059993                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 49783.590778                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 49783.590778                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 83525.890845                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 83525.890845                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 15317.709677                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15317.709677                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10132.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10132.363636                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 57015.902642                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 57015.902642                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 57015.902642                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 57015.902642                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             413                       # number of replacements
system.cpu12.icache.tags.tagsinuse          69.035217                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             20653                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             889                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           23.231721                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    69.035217                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.134834                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.134834                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           44285                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          44285                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        20653                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         20653                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        20653                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          20653                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        20653                       # number of overall hits
system.cpu12.icache.overall_hits::total         20653                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1045                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1045                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1045                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1045                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1045                       # number of overall misses
system.cpu12.icache.overall_misses::total         1045                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     48791021                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     48791021                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     48791021                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     48791021                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     48791021                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     48791021                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        21698                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        21698                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        21698                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        21698                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        21698                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        21698                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.048161                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.048161                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.048161                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.048161                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.048161                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.048161                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 46689.972249                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 46689.972249                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 46689.972249                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 46689.972249                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 46689.972249                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 46689.972249                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              11                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    10.181818                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          413                       # number of writebacks
system.cpu12.icache.writebacks::total             413                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          156                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          156                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          156                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          889                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          889                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          889                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          889                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          889                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          889                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     35797109                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     35797109                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     35797109                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     35797109                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     35797109                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     35797109                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.040972                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.040972                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.040972                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.040972                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.040972                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.040972                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 40266.714286                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 40266.714286                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 40266.714286                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 40266.714286                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 40266.714286                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 40266.714286                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 41190                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           30019                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1460                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              27332                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 21103                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           77.209864                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  5017                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           100                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      33438                       # DTB read hits
system.cpu13.dtb.read_misses                      427                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  33865                       # DTB read accesses
system.cpu13.dtb.write_hits                     11658                       # DTB write hits
system.cpu13.dtb.write_misses                      30                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                 11688                       # DTB write accesses
system.cpu13.dtb.data_hits                      45096                       # DTB hits
system.cpu13.dtb.data_misses                      457                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  45553                       # DTB accesses
system.cpu13.itb.fetch_hits                     37422                       # ITB hits
system.cpu13.itb.fetch_misses                      65                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 37487                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         137714                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            11269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       233925                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     41190                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            26140                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       72108                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3237                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        41185                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2405                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   37422                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 471                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           128674                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.817966                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.735503                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  81201     63.11%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2719      2.11%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3840      2.98%     68.20% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   7101      5.52%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  11782      9.16%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1950      1.52%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   6618      5.14%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   2067      1.61%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  11396      8.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             128674                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.299098                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.698629                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13669                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               32764                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   37029                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2910                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1117                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               5371                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 513                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               214005                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2270                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1117                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  15575                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 11031                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        17679                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   37928                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4159                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               208517                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 406                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  765                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1730                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  358                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            137460                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              247269                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         234559                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12705                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              112031                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  25429                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              590                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          569                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   10684                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              34440                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             13635                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3546                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2072                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   177886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              1042                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  172180                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             495                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         28682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13985                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       128674                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.338110                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.109564                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             81307     63.19%     63.19% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              6752      5.25%     68.44% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             10028      7.79%     76.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              8618      6.70%     82.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5693      4.42%     87.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              5328      4.14%     91.49% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              7904      6.14%     97.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1670      1.30%     98.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1374      1.07%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        128674                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1347     29.52%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     29.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  95      2.08%     31.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     31.60% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                379      8.31%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.91% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1592     34.89%     74.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1150     25.20%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              120287     69.86%     69.86% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                181      0.11%     69.97% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.97% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2936      1.71%     71.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1927      1.12%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.79% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              34672     20.14%     92.93% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             12173      7.07%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               172180                       # Type of FU issued
system.cpu13.iq.rate                         1.250272                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      4563                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.026501                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           454313                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          194274                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       157444                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23779                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13398                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               164483                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12256                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1903                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4848                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3789                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1117                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  4187                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1704                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            201829                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             295                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               34440                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              13635                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              530                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1649                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          353                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          778                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1131                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              170194                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               33867                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1986                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       22901                       # number of nop insts executed
system.cpu13.iew.exec_refs                      45555                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  34628                       # Number of branches executed
system.cpu13.iew.exec_stores                    11688                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.235851                       # Inst execution rate
system.cpu13.iew.wb_sent                       168748                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      167844                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   95166                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  117877                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.218787                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.807333                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         30507                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           814                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        82989                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.049898                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.909983                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        45344     54.64%     54.64% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         8625     10.39%     65.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         4583      5.52%     70.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         2091      2.52%     73.07% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2934      3.54%     76.61% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         4819      5.81%     82.42% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         1061      1.28%     83.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         4398      5.30%     88.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         9134     11.01%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        82989                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             170119                       # Number of instructions committed
system.cpu13.commit.committedOps               170119                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        39438                       # Number of memory references committed
system.cpu13.commit.loads                       29592                       # Number of loads committed
system.cpu13.commit.membars                       400                       # Number of memory barriers committed
system.cpu13.commit.branches                    31280                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  145024                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               3695                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        19877     11.68%     11.68% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         105478     62.00%     73.69% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.07%     73.75% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.75% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.69%     75.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.44% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.13%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.57% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         29992     17.63%     94.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         9861      5.80%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          170119                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                9134                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     273142                       # The number of ROB reads
system.cpu13.rob.rob_writes                    405749                       # The number of ROB writes
system.cpu13.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          9040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     962498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    150246                       # Number of Instructions Simulated
system.cpu13.committedOps                      150246                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.916590                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.916590                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.091000                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.091000                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 214890                       # number of integer regfile reads
system.cpu13.int_regfile_writes                118057                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8138                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  1082                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  561                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements            1441                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.543369                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             36712                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1502                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           24.442077                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1151568036                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.543369                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.149115                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.149115                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           82612                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          82612                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        27343                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         27343                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         8655                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         8655                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          232                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          232                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          188                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          188                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        35998                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          35998                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        35998                       # number of overall hits
system.cpu13.dcache.overall_hits::total         35998                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2907                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2907                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          928                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          928                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           78                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           71                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3835                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3835                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3835                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3835                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    127743669                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    127743669                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     90307144                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     90307144                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1489563                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1489563                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       763938                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       763938                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       247293                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       247293                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    218050813                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    218050813                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    218050813                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    218050813                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        30250                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        30250                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         9583                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         9583                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          259                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        39833                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        39833                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        39833                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        39833                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.096099                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.096099                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.096838                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.096838                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.251613                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.251613                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.274131                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.274131                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.096277                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.096277                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.096277                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.096277                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 43943.470588                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 43943.470588                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 97313.732759                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 97313.732759                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 19096.961538                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 19096.961538                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10759.690141                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10759.690141                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 56858.099870                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 56858.099870                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 56858.099870                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 56858.099870                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3146                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             148                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.256757                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          856                       # number of writebacks
system.cpu13.dcache.writebacks::total             856                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1382                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1382                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          592                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          592                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1974                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1974                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1974                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1974                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1525                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1525                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          336                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          336                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           65                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           69                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1861                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1861                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1861                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1861                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     49000005                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     49000005                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     24082604                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     24082604                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       736074                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       736074                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       689634                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       689634                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       241488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       241488                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     73082609                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     73082609                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     73082609                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     73082609                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.050413                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.050413                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.035062                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.035062                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.266409                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.266409                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046720                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046720                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046720                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046720                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 32131.150820                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 32131.150820                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 71674.416667                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71674.416667                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 11324.215385                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11324.215385                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9994.695652                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9994.695652                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 39270.612037                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 39270.612037                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 39270.612037                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 39270.612037                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             542                       # number of replacements
system.cpu13.icache.tags.tagsinuse          61.932075                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             36260                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1000                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           36.260000                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    61.932075                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.120961                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.120961                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           75840                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          75840                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        36260                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         36260                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        36260                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          36260                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        36260                       # number of overall hits
system.cpu13.icache.overall_hits::total         36260                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1160                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1160                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1160                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1160                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1160                       # number of overall misses
system.cpu13.icache.overall_misses::total         1160                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     43462035                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     43462035                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     43462035                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     43462035                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     43462035                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     43462035                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        37420                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        37420                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        37420                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        37420                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        37420                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        37420                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.030999                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.030999                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.030999                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.030999                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.030999                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.030999                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 37467.271552                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 37467.271552                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 37467.271552                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 37467.271552                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 37467.271552                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 37467.271552                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          542                       # number of writebacks
system.cpu13.icache.writebacks::total             542                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          160                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          160                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          160                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1000                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1000                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1000                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     32034312                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     32034312                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     32034312                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     32034312                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     32034312                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     32034312                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.026724                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.026724                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.026724                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.026724                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.026724                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.026724                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 32034.312000                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 32034.312000                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 32034.312000                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 32034.312000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 32034.312000                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 32034.312000                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  7002                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5570                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             613                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5671                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1867                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           32.921883                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   548                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6220                       # DTB read hits
system.cpu14.dtb.read_misses                      285                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6505                       # DTB read accesses
system.cpu14.dtb.write_hits                      3184                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3209                       # DTB write accesses
system.cpu14.dtb.data_hits                       9404                       # DTB hits
system.cpu14.dtb.data_misses                      310                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9714                       # DTB accesses
system.cpu14.itb.fetch_hits                      5992                       # ITB hits
system.cpu14.itb.fetch_misses                      72                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6064                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          79134                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             4801                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        54071                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      7002                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2415                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       21910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1381                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        41484                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2618                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5992                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 247                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            71535                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.755868                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.175334                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  62513     87.39%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    607      0.85%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    552      0.77%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    739      1.03%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1153      1.61%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    317      0.44%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    485      0.68%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    316      0.44%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4853      6.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              71535                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.088483                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.683284                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   7016                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               15695                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5642                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1222                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  476                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                573                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 221                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45837                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 923                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  476                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7713                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8533                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5264                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6087                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1978                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44067                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 404                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  663                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  668                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   61                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32710                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63184                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50619                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12561                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10624                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               94                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4952                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               5988                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3843                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             252                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            309                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    39957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38220                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             231                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        71535                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.534284                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.568786                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             61754     86.33%     86.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1882      2.63%     88.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1489      2.08%     91.04% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1052      1.47%     92.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1427      1.99%     94.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               925      1.29%     95.80% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1740      2.43%     98.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               697      0.97%     99.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               569      0.80%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         71535                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   949     48.12%     48.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     48.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     48.12% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  89      4.51%     52.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     52.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     52.64% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                382     19.37%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  437     22.16%     94.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 115      5.83%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23149     60.57%     60.58% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                192      0.50%     61.08% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2925      7.65%     68.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     68.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     68.73% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1927      5.04%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6716     17.57%     91.35% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3307      8.65%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38220                       # Type of FU issued
system.cpu14.iq.rate                         0.482978                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1972                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.051596                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           126081                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38347                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25390                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             24097                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13094                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10360                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27762                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12426                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1575                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1053                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  476                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1798                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                2056                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41391                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             159                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                5988                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3843                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                2018                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          104                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          361                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                465                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37417                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6505                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             803                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1337                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9714                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4806                       # Number of branches executed
system.cpu14.iew.exec_stores                     3209                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.472831                       # Inst execution rate
system.cpu14.iew.wb_sent                        36214                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35750                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21055                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29964                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.451765                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.702677                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11614                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             399                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        28282                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.043208                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.380968                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        22210     78.53%     78.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          877      3.10%     81.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1031      3.65%     85.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          588      2.08%     87.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          586      2.07%     89.43% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          265      0.94%     90.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          215      0.76%     91.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          238      0.84%     91.97% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2272      8.03%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        28282                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2272                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      66322                       # The number of ROB reads
system.cpu14.rob.rob_writes                     83989                       # The number of ROB writes
system.cpu14.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1021078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.758532                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.758532                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.362512                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.362512                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43824                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19761                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8104                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    85                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             492                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.218023                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5778                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             548                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           10.543796                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.218023                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.128407                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.128407                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           16175                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          16175                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3520                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3520                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2217                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2217                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           23                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           15                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         5737                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           5737                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         5737                       # number of overall hits
system.cpu14.dcache.overall_hits::total          5737                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1465                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1465                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          551                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          551                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            4                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2016                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2016                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2016                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2016                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    119296233                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    119296233                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     74613912                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     74613912                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       558441                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       558441                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       287928                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       287928                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    193910145                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    193910145                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    193910145                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    193910145                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         4985                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4985                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7753                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7753                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7753                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7753                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.293882                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.293882                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.199061                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.199061                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.318182                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.260028                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.260028                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.260028                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.260028                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 81430.875768                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 81430.875768                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 135415.448276                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 135415.448276                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 139610.250000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 139610.250000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 41132.571429                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 41132.571429                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 96185.587798                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 96185.587798                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 96185.587798                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 96185.587798                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3332                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.870968                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          383                       # number of writebacks
system.cpu14.dcache.writebacks::total             383                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1013                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1013                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          420                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1433                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1433                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1433                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1433                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          452                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          131                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          583                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          583                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          583                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          583                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     36975528                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     36975528                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     18948663                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     18948663                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       279801                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       279801                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     55924191                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     55924191                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     55924191                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     55924191                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.090672                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.090672                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.047327                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.047327                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.318182                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.075197                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.075197                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.075197                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.075197                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 81804.265487                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 81804.265487                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 144646.282443                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 144646.282443                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 39971.571429                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 39971.571429                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 95924.855918                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 95924.855918                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 95924.855918                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 95924.855918                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          48.238522                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5489                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.676674                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    48.238522                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.094216                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.094216                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12417                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12417                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5489                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5489                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5489                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5489                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5489                       # number of overall hits
system.cpu14.icache.overall_hits::total          5489                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          503                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          503                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          503                       # number of overall misses
system.cpu14.icache.overall_misses::total          503                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     24501744                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     24501744                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     24501744                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     24501744                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     24501744                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     24501744                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5992                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5992                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5992                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5992                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5992                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5992                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.083945                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.083945                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.083945                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.083945                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.083945                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.083945                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 48711.220676                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 48711.220676                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 48711.220676                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 48711.220676                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 48711.220676                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 48711.220676                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           70                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           70                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           70                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          433                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          433                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          433                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          433                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     18507501                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     18507501                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     18507501                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     18507501                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     18507501                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     18507501                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072263                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072263                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072263                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072263                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072263                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072263                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 42742.496536                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 42742.496536                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 42742.496536                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 42742.496536                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 42742.496536                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 42742.496536                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 17518                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           15045                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             889                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              15310                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  7923                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           51.750490                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   984                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      12420                       # DTB read hits
system.cpu15.dtb.read_misses                      320                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  12740                       # DTB read accesses
system.cpu15.dtb.write_hits                      3936                       # DTB write hits
system.cpu15.dtb.write_misses                      35                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3971                       # DTB write accesses
system.cpu15.dtb.data_hits                      16356                       # DTB hits
system.cpu15.dtb.data_misses                      355                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  16711                       # DTB accesses
system.cpu15.itb.fetch_hits                     15141                       # ITB hits
system.cpu15.itb.fetch_misses                      80                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 15221                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          56646                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             8050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       102122                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     17518                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             8907                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       32078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1969                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2471                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   15141                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 419                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            43654                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.339350                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.030820                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  24426     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    894      2.05%     58.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    847      1.94%     59.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   3236      7.41%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   4058      9.30%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    408      0.93%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3003      6.88%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    720      1.65%     86.11% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   6062     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              43654                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.309254                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.802810                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  10024                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               16246                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   15403                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1325                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  646                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1044                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 350                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                91774                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1410                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  646                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  10848                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9050                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         5577                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   15827                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1696                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                89325                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 355                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  405                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  408                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  237                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             61232                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              113913                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         101247                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12659                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               48042                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  13190                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              157                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          132                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4729                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              12506                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              4715                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             409                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            454                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    78397                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               178                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   75827                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             276                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         14270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        43654                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.737000                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.341493                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             23837     54.60%     54.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              2371      5.43%     60.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              4355      9.98%     70.01% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              3661      8.39%     78.40% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1836      4.21%     82.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1537      3.52%     86.12% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              4342      9.95%     96.07% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1038      2.38%     98.45% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               677      1.55%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         43654                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1016     47.72%     47.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.05%     47.77% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     47.77% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  81      3.80%     51.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     51.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     51.57% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                334     15.69%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     67.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  489     22.97%     90.23% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 208      9.77%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               53642     70.74%     70.75% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                192      0.25%     71.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     71.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2929      3.86%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      2.54%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.41% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              13026     17.18%     94.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              4107      5.42%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                75827                       # Type of FU issued
system.cpu15.iq.rate                         1.338612                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      2129                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.028077                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           173922                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           79654                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        62770                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23791                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13216                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                65724                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12228                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            257                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2202                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1361                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          978                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  646                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2365                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1629                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             86006                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             169                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               12506                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               4715                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              118                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1599                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          132                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          520                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                652                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               74857                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               12741                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             970                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        7431                       # number of nop insts executed
system.cpu15.iew.exec_refs                      16712                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  14505                       # Number of branches executed
system.cpu15.iew.exec_stores                     3971                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.321488                       # Inst execution rate
system.cpu15.iew.wb_sent                        73696                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       73145                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   43856                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   54611                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.291265                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.803062                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         14470                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             551                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        41431                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.713041                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.742252                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        25869     62.44%     62.44% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         3547      8.56%     71.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1606      3.88%     74.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          690      1.67%     76.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1042      2.52%     79.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         2631      6.35%     85.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          382      0.92%     86.33% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         2783      6.72%     93.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2881      6.95%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        41431                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              70973                       # Number of instructions committed
system.cpu15.commit.committedOps                70973                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        13658                       # Number of memory references committed
system.cpu15.commit.loads                       10304                       # Number of loads committed
system.cpu15.commit.membars                        42                       # Number of memory barriers committed
system.cpu15.commit.branches                    12869                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   59600                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                495                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass         6672      9.40%      9.40% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          45687     64.37%     73.77% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.16%     73.94% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.94% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      4.06%     77.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      2.71%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         10346     14.58%     95.27% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         3355      4.73%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           70973                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2881                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     123005                       # The number of ROB reads
system.cpu15.rob.rob_writes                    173090                       # The number of ROB writes
system.cpu15.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                         12992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1001463                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     64305                       # Number of Instructions Simulated
system.cpu15.committedOps                       64305                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.880896                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.880896                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.135208                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.135208                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  92353                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 47088                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8119                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   175                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   90                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             629                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.829786                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             12409                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             688                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.036337                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1144103967                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.829786                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.122340                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.122340                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           30020                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          30020                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         9663                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          9663                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2662                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2662                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           40                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           32                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        12325                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          12325                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        12325                       # number of overall hits
system.cpu15.dcache.overall_hits::total         12325                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1570                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1570                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          650                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          650                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           16                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           10                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2220                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2220                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2220                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2220                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    123531561                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    123531561                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     87503333                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     87503333                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       664092                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       664092                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        84753                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        84753                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       212463                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       212463                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    211034894                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    211034894                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    211034894                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    211034894                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        11233                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        11233                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         3312                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3312                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        14545                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        14545                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        14545                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        14545                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.139767                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.139767                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.196256                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.196256                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.238095                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.238095                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.152630                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.152630                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.152630                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.152630                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 78682.522930                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78682.522930                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 134620.512308                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 134620.512308                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 41505.750000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 41505.750000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8475.300000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8475.300000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 95060.763063                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 95060.763063                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 95060.763063                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 95060.763063                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2986                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    23.328125                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          396                       # number of writebacks
system.cpu15.dcache.writebacks::total             396                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1002                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          473                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          473                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            7                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1475                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1475                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1475                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1475                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          568                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          177                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            9                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           10                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          745                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          745                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          745                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          745                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36973206                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36973206                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     21884834                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     21884834                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       145125                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       145125                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        74304                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        74304                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       211302                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     58858040                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     58858040                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     58858040                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     58858040                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.050565                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.050565                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.053442                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.053442                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.160714                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.160714                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.238095                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.051220                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.051220                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.051220                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.051220                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 65093.672535                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 65093.672535                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 123643.129944                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 123643.129944                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        16125                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16125                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7430.400000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7430.400000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 79004.080537                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 79004.080537                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 79004.080537                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 79004.080537                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             259                       # number of replacements
system.cpu15.icache.tags.tagsinuse          54.581690                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             14279                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             720                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           19.831944                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    54.581690                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.106605                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.106605                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           31002                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          31002                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        14279                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         14279                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        14279                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          14279                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        14279                       # number of overall hits
system.cpu15.icache.overall_hits::total         14279                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          862                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          862                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          862                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          862                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          862                       # number of overall misses
system.cpu15.icache.overall_misses::total          862                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     49094045                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     49094045                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     49094045                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     49094045                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     49094045                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     49094045                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        15141                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        15141                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        15141                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        15141                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        15141                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        15141                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.056932                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.056932                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.056932                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.056932                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.056932                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.056932                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 56953.648492                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 56953.648492                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 56953.648492                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 56953.648492                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 56953.648492                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 56953.648492                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    70.500000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          259                       # number of writebacks
system.cpu15.icache.writebacks::total             259                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          142                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          142                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          142                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          720                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          720                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          720                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          720                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          720                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          720                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     33702668                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     33702668                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     33702668                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     33702668                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     33702668                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     33702668                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.047553                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.047553                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.047553                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.047553                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.047553                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.047553                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 46809.261111                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 46809.261111                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 46809.261111                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 46809.261111                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 46809.261111                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 46809.261111                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4312.502655                       # Cycle average of tags in use
system.l2.tags.total_refs                       60610                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.601677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2464.926162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1251.365251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      457.490752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.566625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.393700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.758441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        3.895673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.901211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.114721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.823588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.303362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.438145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.985121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        5.118012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.091037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.389115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.477943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.171941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.231268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.886090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        2.936748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.352941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.260660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.247666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.051473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        3.218981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.968823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.632647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.186401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.467001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.680721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        5.763447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.406987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.075224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.013962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.131607                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280182                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10621477                       # Number of tag accesses
system.l2.tags.data_accesses                 10621477                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        21216                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21216                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6749                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6749                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   38                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             2605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              145                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4358                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          6003                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           593                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           817                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16545                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         8684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          545                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          981                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          386                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17290                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                6003                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               11289                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 798                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                1047                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1041                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                1040                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 593                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 464                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 699                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 624                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 455                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 327                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 655                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 817                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 901                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 908                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 916                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 416                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 411                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 398                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 792                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 922                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                1094                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 419                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 638                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 482                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38193                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               6003                       # number of overall hits
system.l2.overall_hits::cpu00.data              11289                       # number of overall hits
system.l2.overall_hits::cpu01.inst                798                       # number of overall hits
system.l2.overall_hits::cpu01.data               1047                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1041                       # number of overall hits
system.l2.overall_hits::cpu02.data               1040                       # number of overall hits
system.l2.overall_hits::cpu03.inst                593                       # number of overall hits
system.l2.overall_hits::cpu03.data                464                       # number of overall hits
system.l2.overall_hits::cpu04.inst                699                       # number of overall hits
system.l2.overall_hits::cpu04.data                624                       # number of overall hits
system.l2.overall_hits::cpu05.inst                455                       # number of overall hits
system.l2.overall_hits::cpu05.data                327                       # number of overall hits
system.l2.overall_hits::cpu06.inst                786                       # number of overall hits
system.l2.overall_hits::cpu06.data                655                       # number of overall hits
system.l2.overall_hits::cpu07.inst                817                       # number of overall hits
system.l2.overall_hits::cpu07.data                901                       # number of overall hits
system.l2.overall_hits::cpu08.inst                800                       # number of overall hits
system.l2.overall_hits::cpu08.data                721                       # number of overall hits
system.l2.overall_hits::cpu09.inst                908                       # number of overall hits
system.l2.overall_hits::cpu09.data                916                       # number of overall hits
system.l2.overall_hits::cpu10.inst                503                       # number of overall hits
system.l2.overall_hits::cpu10.data                416                       # number of overall hits
system.l2.overall_hits::cpu11.inst                411                       # number of overall hits
system.l2.overall_hits::cpu11.data                398                       # number of overall hits
system.l2.overall_hits::cpu12.inst                792                       # number of overall hits
system.l2.overall_hits::cpu12.data                855                       # number of overall hits
system.l2.overall_hits::cpu13.inst                922                       # number of overall hits
system.l2.overall_hits::cpu13.data               1094                       # number of overall hits
system.l2.overall_hits::cpu14.inst                379                       # number of overall hits
system.l2.overall_hits::cpu14.data                419                       # number of overall hits
system.l2.overall_hits::cpu15.inst                638                       # number of overall hits
system.l2.overall_hits::cpu15.data                482                       # number of overall hits
system.l2.overall_hits::total                   38193                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data           132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           171                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                880                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5824                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3087                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1343                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5890                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               211                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                57                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst               125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                41                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                82                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10254                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1912                       # number of overall misses
system.l2.overall_misses::cpu00.data             5890                       # number of overall misses
system.l2.overall_misses::cpu01.inst              211                       # number of overall misses
system.l2.overall_misses::cpu01.data               91                       # number of overall misses
system.l2.overall_misses::cpu02.inst               62                       # number of overall misses
system.l2.overall_misses::cpu02.data               92                       # number of overall misses
system.l2.overall_misses::cpu03.inst               80                       # number of overall misses
system.l2.overall_misses::cpu03.data               91                       # number of overall misses
system.l2.overall_misses::cpu04.inst               67                       # number of overall misses
system.l2.overall_misses::cpu04.data               88                       # number of overall misses
system.l2.overall_misses::cpu05.inst               57                       # number of overall misses
system.l2.overall_misses::cpu05.data               76                       # number of overall misses
system.l2.overall_misses::cpu06.inst              125                       # number of overall misses
system.l2.overall_misses::cpu06.data               91                       # number of overall misses
system.l2.overall_misses::cpu07.inst               41                       # number of overall misses
system.l2.overall_misses::cpu07.data               90                       # number of overall misses
system.l2.overall_misses::cpu08.inst               56                       # number of overall misses
system.l2.overall_misses::cpu08.data               89                       # number of overall misses
system.l2.overall_misses::cpu09.inst               63                       # number of overall misses
system.l2.overall_misses::cpu09.data               92                       # number of overall misses
system.l2.overall_misses::cpu10.inst               47                       # number of overall misses
system.l2.overall_misses::cpu10.data               75                       # number of overall misses
system.l2.overall_misses::cpu11.inst               55                       # number of overall misses
system.l2.overall_misses::cpu11.data               74                       # number of overall misses
system.l2.overall_misses::cpu12.inst               97                       # number of overall misses
system.l2.overall_misses::cpu12.data               88                       # number of overall misses
system.l2.overall_misses::cpu13.inst               78                       # number of overall misses
system.l2.overall_misses::cpu13.data               88                       # number of overall misses
system.l2.overall_misses::cpu14.inst               54                       # number of overall misses
system.l2.overall_misses::cpu14.data               72                       # number of overall misses
system.l2.overall_misses::cpu15.inst               82                       # number of overall misses
system.l2.overall_misses::cpu15.data               80                       # number of overall misses
system.l2.overall_misses::total                 10254                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        53406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        88236                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        33669                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        68499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        69660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        68499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        69660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        68499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        34830                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        52245                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        49923                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        17415                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       741879                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        33669                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        18576                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        33669                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        16254                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        70821                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        85914                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        17415                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       293733                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1113363347                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11012085                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     12087171                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11477646                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10336383                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      9002394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11420757                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11280945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11430256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11865420                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      8991945                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      8979174                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     10981899                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11013246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      8540019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10777087                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1272559774                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    416938320                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     44618391                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     10986543                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     14698260                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     12113874                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      9336762                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     24552828                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      7270182                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9724536                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     11524779                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      7987680                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      9890559                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     19182042                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     14680845                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      9723375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     16969176                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    640198152                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    176040108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      8383581                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7749675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7827462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      8404479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      7098354                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      8244261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7887834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7803081                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7870419                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      6884730                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      6954390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      7883190                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      7842555                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      7028694                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6557328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    290460141                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    416938320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1289403455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     44618391                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     19395666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     10986543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19836846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     14698260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     19305108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     12113874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     18740862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      9336762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     16100748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     24552828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     19665018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      7270182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     19168779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9724536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19233337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     11524779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19735839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      7987680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     15876675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      9890559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     15933564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     19182042                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18865089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     14680845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     18855801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      9723375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     15568713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     16969176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     17334415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2203218067                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    416938320                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1289403455                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     44618391                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     19395666                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     10986543                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19836846                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     14698260                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     19305108                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     12113874                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     18740862                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      9336762                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     16100748                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     24552828                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     19665018                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      7270182                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     19168779                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9724536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19233337                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     11524779                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19735839                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      7987680                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     15876675                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      9890559                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     15933564                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     19182042                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18865089                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     14680845                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     18855801                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      9723375                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     15568713                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     16969176                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     17334415                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2203218067                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6749                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data          133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              918                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             99                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          185                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          856                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1000                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         9488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          412                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          772                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data         1018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7915                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           17179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data            1138                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data            1132                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             673                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             766                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             712                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             911                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             746                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             858                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             856                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             810                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             971                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data            1008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             550                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             472                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             889                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             943                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1000                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data            1182                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             433                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             720                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             562                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48447                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7915                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          17179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data           1138                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data           1132                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            673                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            766                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            712                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            911                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            746                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            858                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            856                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            810                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            971                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data           1008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            550                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            472                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            889                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            943                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1000                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data           1182                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            433                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            720                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            562                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48447                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.958333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.992481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.977143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.994152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.794872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.957447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.912281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.958606                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.733333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.736842                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.676768                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.661292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.263959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.314607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.370629                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.307692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.358974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.320988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.155172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.302326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.297297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.358974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.344538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.298246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.310976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.336207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.342466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571990                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.241567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.209118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.056210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.118871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.087467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.111328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.137212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.047786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.065421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.064882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.085455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.118026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.109111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.078000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.124711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.113889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.157243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.084739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.041445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.037736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.092233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.071942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.118881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.066781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.055988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.057994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.044957                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.088235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.093484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.047927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.036346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.088000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.072115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072076                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.241567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.342860                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.209118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.079965                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.056210                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.081272                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.118871                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.163964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.087467                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.123596                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.111328                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.188586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.137212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.121984                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.047786                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.090817                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.065421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.109877                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.064882                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.091270                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.085455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152749                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.118026                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.156780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.109111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.093319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.078000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.074450                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.124711                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.146640                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.113889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.142349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211654                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.241567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.342860                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.209118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.079965                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.056210                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.081272                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.118871                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.163964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.087467                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.123596                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.111328                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.188586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.137212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.121984                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.047786                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.090817                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.065421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.109877                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.064882                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.091270                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.085455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152749                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.118026                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.156780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.109111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.093319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.078000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.074450                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.124711                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.146640                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.113889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.142349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211654                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1271.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  1918.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   193.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   518.931818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data        16254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   400.578947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   409.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  2209.645161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data         1161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   960.057692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        17415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  8707.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   843.044318                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  3060.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  1326.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data        11223                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data         8127                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data         3483                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data 17705.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data         9546                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  1451.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4384.074627                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218907.461070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 211770.865385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215842.339286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 216559.358491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 215341.312500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 214342.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 219629.942308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 208906.388889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 219812.615385                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 215734.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 214093.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219004.243902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 215331.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       215946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 218974.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 215541.740000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218502.708448                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218063.974895                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 211461.568720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 177202.306452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 183728.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 180804.089552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 163802.842105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 196422.624000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 177321.512195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 173652.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       182933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 169950.638298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 179828.345455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 197753.010309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 188215.961538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 180062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 206941.170732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207385.212828                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218955.358209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 214963.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 215268.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 205985.842105                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 210111.975000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 208775.117647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 211391.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 219106.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 210894.081081                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 212714.027027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 208628.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 210739.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 213059.189189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 211960.945946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 212990.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218577.600000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 216277.096798                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218063.974895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218913.999151                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 211461.568720                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 213139.186813                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 177202.306452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 215617.891304                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 183728.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 212144.043956                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 180804.089552                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 212964.340909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 163802.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 211851.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 196422.624000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216099.098901                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 177321.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 212986.433333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 173652.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 216104.910112                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       182933                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 214519.989130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 169950.638298                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       211689                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 179828.345455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 215318.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 197753.010309                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 214376.011364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 188215.961538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 214270.465909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 180062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 216232.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 206941.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216680.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214864.254632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218063.974895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218913.999151                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 211461.568720                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 213139.186813                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 177202.306452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 215617.891304                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 183728.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 212144.043956                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 180804.089552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 212964.340909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 163802.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 211851.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 196422.624000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216099.098901                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 177321.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 212986.433333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 173652.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 216104.910112                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       182933                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 214519.989130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 169950.638298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       211689                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 179828.345455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 215318.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 197753.010309                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 214376.011364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 188215.961538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 214270.465909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 180062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 216232.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 206941.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216680.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214864.254632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                280                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4849                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        18                       # number of cycles access was blocked
system.l2.blocked::no_targets                      36                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.555556                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   134.694444                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           768                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           41                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 809                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                809                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          170                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           880                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           67                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5824                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1875                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2319                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1302                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1875                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1875                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9445                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       576457                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       632049                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2427117                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      1833261                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        11904                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       107317                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2369246                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      2369115                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data       430052                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        27563                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        27136                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       615146                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       722155                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        13552                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        25377                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12199847                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        14783                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       148672                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       190239                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        38371                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        26755                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        13382                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        66278                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        53552                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       120248                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        57818                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       161346                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        14271                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       905715                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1092476423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10797782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11856511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11260743                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10140457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8828446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11206193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11062797                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11215363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11641173                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8822654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8812451                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10773552                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10802859                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      8378019                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10572736                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1248648159                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    402083290                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39850088                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      5153713                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      3005039                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1501280                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       856662                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     10950451                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1499476                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       642329                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      3875263                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       857200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2792867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      7088058                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      3859297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1291040                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst     12022077                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    497328130                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    172383043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8162385                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7520143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7295137                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      8174580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      6445283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7713491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7740337                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7297025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7303226                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6231319                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6250857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7285750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7312345                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      6251703                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6435175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    279801799                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    402083290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1264859466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39850088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     18960167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      5153713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     19376654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      3005039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     18555880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1501280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18315037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       856662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     15273729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     10950451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     18919684                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1499476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18803134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       642329                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18512388                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      3875263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18944399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       857200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15053973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2792867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     15063308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      7088058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18059302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      3859297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18115204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1291040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     14629722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst     12022077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     17007911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2025778088                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    402083290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1264859466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39850088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     18960167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      5153713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     19376654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      3005039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     18555880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1501280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18315037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       856662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     15273729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     10950451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     18919684                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1499476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18803134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       642329                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18512388                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      3875263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18944399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       857200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15053973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2792867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     15063308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      7088058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18059302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      3859297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18115204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1291040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     14629722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst     12022077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     17007911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2025778088                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.958333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.992481                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.977143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.994152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.794872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.957447                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.912281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.958606                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.733333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.736842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.676768                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.661292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.263959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.314607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.370629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.358974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.320988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.155172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.302326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.297297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.358974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.344538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.298246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.310976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.336207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.342466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.236892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.184341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.021759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.020802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.009138                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.007812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.055982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.008159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.003505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.007273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.027897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.037120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.018000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.013857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.077778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.118123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.084528                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.040383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.036688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.082524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.068345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.104895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.061644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.055988                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.053292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.041312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.077540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.082153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.044041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.033399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.077333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.072115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.069876                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.236892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.342744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.184341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.079086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.021759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.080389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.020802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.156757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.009138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.120787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.007812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.178660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.055982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.117962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.008159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.090817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.003505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.106173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.088294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.007273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.144603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.027897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.148305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.037120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.090138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.018000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.071912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.013857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.138493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.077778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.142349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.236892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.342744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.184341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.079086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.021759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.080389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.020802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.156757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.009138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.120787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.007812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.178660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.055982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.117962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.008159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.090817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.003505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.106173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.088294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.007273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.144603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.027897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.148305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.037120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.090138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.018000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.071912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.013857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.138493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.077778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.142349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194955                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13725.166667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13740.195652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 13948.948276                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13888.340909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        11904                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13414.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13855.239766                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13935.970588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 13872.645161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13781.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        13568                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13669.911111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 13887.596154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12688.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13863.462500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 13515.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 13588.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 12790.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 13377.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        13382                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 13255.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        13388                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 13360.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 14454.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 13445.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        14271                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13518.134328                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214800.712348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 207649.653846                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211723.410714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212466.849057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 211259.520833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 210201.095238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215503.711538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 204866.611111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 215680.057692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211657.690909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 210063.190476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 214937.829268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 211246.117647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 211820.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       214821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 211454.720000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214397.005323                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214444.421333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214247.784946                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214738.041667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214645.642857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 214468.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214165.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214714.725490                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214210.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214109.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215292.388889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       214300                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214835.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214789.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214405.388889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215173.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214679.946429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214458.012074                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214941.450125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214799.605263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214861.228571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214562.852941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215120.526316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214842.766667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214263.638889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215009.361111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214618.382353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214800.764706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214873.068966                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215546.793103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214286.764706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215068.970588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215575.965517                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214505.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214901.535330                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214444.421333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214819.882133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214247.784946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 210668.522222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214738.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 212930.263736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214645.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213285.977011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 214468.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212965.546512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214165.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 212135.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214714.725490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214996.409091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214210.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 208923.711111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214109.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 215260.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215292.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 212858.415730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       214300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 212027.788732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214835.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 215190.114286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214789.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 212462.376471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214405.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 213120.047059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215173.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 215142.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214679.946429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 212598.887500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214481.533933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214444.421333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214819.882133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214247.784946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 210668.522222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214738.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 212930.263736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214645.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213285.977011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 214468.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212965.546512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214165.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 212135.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214714.725490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214996.409091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214210.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 208923.711111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214109.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 215260.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215292.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 212858.415730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       214300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 212027.788732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214835.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 215190.114286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214789.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 212462.376471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214405.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 213120.047059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215173.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 215142.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214679.946429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 212598.887500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214481.533933                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3621                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1508                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            370                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5867                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3621                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       603584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  603584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              975                       # Total snoops (count)
system.membus.snoop_fanout::samples             13045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13045                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17539256                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47155000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        98498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        37897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26376                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             43261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12324                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1532                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1934                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23629                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        52071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         4322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         2829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         4015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         4689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                147909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       980352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1919616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        98048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side       123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       110080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side       125120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        56704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        61120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        68928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        77760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        39616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        43968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        86080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        81728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        79232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       111552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        79040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        87936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        93568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       108992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        42944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        53760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        53504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        83328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       105280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        98688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       130432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        55936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        62656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        61312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5247168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6282                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            55786                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.981053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.670274                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34293     61.47%     61.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7055     12.65%     74.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1990      3.57%     77.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1376      2.47%     80.15% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1256      2.25%     82.40% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1230      2.20%     84.61% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1203      2.16%     86.77% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1136      2.04%     88.80% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1020      1.83%     90.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    927      1.66%     92.29% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   840      1.51%     93.80% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   876      1.57%     95.37% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   754      1.35%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   673      1.21%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   683      1.22%     99.15% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   474      0.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              55786                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          192347696                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27913492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61350016                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3572309                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           6114157                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3913122                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           6348445                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2433397                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3063761                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2744357                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4009977                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1849177                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          2075803                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3284620                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3463142                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3040494                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5731887                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3056675                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4909731                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3450260                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          5815337                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1981604                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2113112                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1675748                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          2152931                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3187229                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4718150                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3575413                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          6689553                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1571246                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          2056081                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          2564222                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          2674479                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
