/*
 * Copyright (c) 2013, NVIDIA Corporation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
 * 02111-1307, USA
 */

static struct tegra14_emc_table
	ceres_e1680_sl440_elpida_edf8132a3mc_table[] = {
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		12750,      /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x4000003e, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000000, /* EMC_RC */
			0x00000001, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000002, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000003, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x0000002f, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x0000000b, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x00000002, /* EMC_TXSR */
			0x00000002, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000036, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000091, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000003, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x40040001, /* MC_EMEM_ARB_CFG */
			0x8000002c, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000021, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000002, /* MC_EMEM_ARB_TIMING_RC */
			0x00000000, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080402, /* MC_EMEM_ARB_DA_COVERS */
			0x77230303, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000004, /* MC_PTSA_GRANT_DECREMENT */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000000c, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		51000,      /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x4000000e, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000003, /* EMC_RC */
			0x00000006, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000002, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000004, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x000000c0, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000030, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x00000008, /* EMC_TXSR */
			0x00000008, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000000d5, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x0033000c, /* EMC_MRS_WAIT_CNT */
			0x0033000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000249, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000003, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x50000001, /* MC_EMEM_ARB_CFG */
			0x8000003a, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x8000002b, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000002, /* MC_EMEM_ARB_TIMING_RC */
			0x00000000, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080402, /* MC_EMEM_ARB_DA_COVERS */
			0x72c30303, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000010, /* MC_PTSA_GRANT_DECREMENT */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x008d00ff, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000013, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		102000,     /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40000006, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000006, /* EMC_RC */
			0x0000000d, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000004, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000004, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x00000181, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000060, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x0000000f, /* EMC_TXSR */
			0x0000000f, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000001a9, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x8000040b, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000004, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x08000001, /* MC_EMEM_ARB_CFG */
			0x8000004c, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000038, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000003, /* MC_EMEM_ARB_TIMING_RC */
			0x00000001, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080403, /* MC_EMEM_ARB_DA_COVERS */
			0x72430504, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000021, /* MC_PTSA_GRANT_DECREMENT */
			0x00a400ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x004600bc, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00b400eb, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000eb, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00b400b4, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000b4, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000025, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		204000,     /* SDRAM frequency */
		850,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40010002, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000000c, /* EMC_RC */
			0x0000001a, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000008, /* EMC_RAS */
			0x00000003, /* EMC_RP */
			0x00000007, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000003, /* EMC_RD_RCD */
			0x00000003, /* EMC_WR_RCD */
			0x00000002, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000009, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000004, /* EMC_QRST */
			0x00000010, /* EMC_RDV_MASK */
			0x00000303, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000000c0, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000003, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000c, /* EMC_RW2PDEN */
			0x0000001d, /* EMC_TXSR */
			0x0000001d, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000004, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x0000000b, /* EMC_TFAW */
			0x00000005, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000351, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x00084000, /* EMC_DLL_XFORM_DQS0 */
			0x00084000, /* EMC_DLL_XFORM_DQS1 */
			0x00084000, /* EMC_DLL_XFORM_DQS2 */
			0x00084000, /* EMC_DLL_XFORM_DQS3 */
			0x00084000, /* EMC_DLL_XFORM_DQS4 */
			0x00084000, /* EMC_DLL_XFORM_DQS5 */
			0x00084000, /* EMC_DLL_XFORM_DQS6 */
			0x00084000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00090000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00090000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x00090000, /* EMC_DLL_XFORM_DQ0 */
			0x00090000, /* EMC_DLL_XFORM_DQ1 */
			0x00090000, /* EMC_DLL_XFORM_DQ2 */
			0x00090000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000017, /* EMC_ZCAL_WAIT_CNT */
			0x00cc000f, /* EMC_MRS_WAIT_CNT */
			0x00cc000f, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000713, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000009, /* EMC_QUSE */
			0x00000009, /* EMC_EINPUT */
			0x00000004, /* EMC_EINPUT_DURATION */
			0x0000000e, /* EMC_QSAFE */
			0x00000010, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x0000000e, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x8000006f, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000053, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000002, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000005, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000c, /* MC_EMEM_ARB_TIMING_RC */
			0x00000007, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000a, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000e, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2W */
			0x0000000c, /* MC_EMEM_ARB_TIMING_R2W */
			0x0000000d, /* MC_EMEM_ARB_TIMING_W2R */
			0x0d0c0507, /* MC_EMEM_ARB_DA_TURNS */
			0x00150b0c, /* MC_EMEM_ARB_DA_COVERS */
			0x79e7130d, /* MC_EMEM_ARB_MISC0 */
			0x001f0001, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000083, /* MC_PTSA_GRANT_DECREMENT */
			0x00520089, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0023005e, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x005a0075, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000075, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x005a005a, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000005a, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00c8, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000004a, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		326400,     /* SDRAM frequency */
		850,        /* min voltage */
		"pllm_out0", /* clock source id */
		0x00000002, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000013, /* EMC_RC */
			0x0000002a, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x0000000d, /* EMC_RAS */
			0x00000005, /* EMC_RP */
			0x00000007, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000005, /* EMC_RD_RCD */
			0x00000005, /* EMC_WR_RCD */
			0x00000003, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000004, /* EMC_WDV */
			0x00000004, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x00000009, /* EMC_IBDLY */
			0x00000005, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000003, /* EMC_QRST */
			0x00000012, /* EMC_RDV_MASK */
			0x000004d1, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000134, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000005, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000d, /* EMC_RW2PDEN */
			0x0000002e, /* EMC_TXSR */
			0x0000002e, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000005, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000011, /* EMC_TFAW */
			0x00000007, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x0000054e, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000e, /* EMC_DLL_XFORM_DQ0 */
			0x0000000e, /* EMC_DLL_XFORM_DQ1 */
			0x0000000e, /* EMC_DLL_XFORM_DQ2 */
			0x0000000e, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000022, /* EMC_ZCAL_WAIT_CNT */
			0x01470012, /* EMC_MRS_WAIT_CNT */
			0x01470012, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000ab6, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000008, /* EMC_QUSE */
			0x00000006, /* EMC_EINPUT */
			0x00000007, /* EMC_EINPUT_DURATION */
			0x00000011, /* EMC_QSAFE */
			0x00000012, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x0000000e, /* EMC_QPOP */
			0x0e000004, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RP */
			0x00000009, /* MC_EMEM_ARB_TIMING_RC */
			0x00000005, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000008, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2R */
			0x05050102, /* MC_EMEM_ARB_DA_TURNS */
			0x000c0709, /* MC_EMEM_ARB_DA_COVERS */
			0x71c50f0a, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000068, /* MC_PTSA_GRANT_DECREMENT */
			0x00330055, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0016003a, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00380049, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000049, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00380038, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000038, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff007d, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000076, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x30270249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		408000,     /* SDRAM frequency */
		900,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000018, /* EMC_RC */
			0x00000035, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000011, /* EMC_RAS */
			0x00000007, /* EMC_RP */
			0x00000008, /* EMC_R2W */
			0x00000009, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000d, /* EMC_W2P */
			0x00000007, /* EMC_RD_RCD */
			0x00000007, /* EMC_WR_RCD */
			0x00000004, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x0000000a, /* EMC_IBDLY */
			0x00000007, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000005, /* EMC_QRST */
			0x00000014, /* EMC_RDV_MASK */
			0x00000607, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000181, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000003, /* EMC_PDEX2WR */
			0x00000003, /* EMC_PDEX2RD */
			0x00000007, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000f, /* EMC_RW2PDEN */
			0x0000003a, /* EMC_TXSR */
			0x0000003a, /* EMC_TXSRDLL */
			0x00000004, /* EMC_TCKE */
			0x00000007, /* EMC_TCKESR */
			0x00000004, /* EMC_TPD */
			0x00000015, /* EMC_TFAW */
			0x00000009, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000006a2, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000c, /* EMC_DLL_XFORM_DQ0 */
			0x0000000c, /* EMC_DLL_XFORM_DQ1 */
			0x0000000c, /* EMC_DLL_XFORM_DQ2 */
			0x0000000c, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000029, /* EMC_ZCAL_WAIT_CNT */
			0x01980012, /* EMC_MRS_WAIT_CNT */
			0x01980012, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000d22, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000a, /* EMC_QUSE */
			0x00000008, /* EMC_EINPUT */
			0x00000007, /* EMC_EINPUT_DURATION */
			0x00000011, /* EMC_QSAFE */
			0x00000014, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x00000010, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000002, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000c, /* MC_EMEM_ARB_TIMING_RC */
			0x00000007, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000a, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000009, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_W2R */
			0x06050103, /* MC_EMEM_ARB_DA_TURNS */
			0x0010090c, /* MC_EMEM_ARB_DA_COVERS */
			0x71c7130d, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000083, /* MC_PTSA_GRANT_DECREMENT */
			0x00290044, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0011002f, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x002d003a, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000003a, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x002d002d, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000002d, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00d30064, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00d300d3, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000093, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x301c0249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x000100c3, /* Mode Register 1 */
		0x00020006, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		518400,     /* SDRAM frequency */
		950,        /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000001f, /* EMC_RC */
			0x00000043, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000015, /* EMC_RAS */
			0x00000009, /* EMC_RP */
			0x00000009, /* EMC_R2W */
			0x00000009, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000d, /* EMC_W2P */
			0x00000009, /* EMC_RD_RCD */
			0x00000009, /* EMC_WR_RCD */
			0x00000005, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x0000000b, /* EMC_IBDLY */
			0x00000008, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000005, /* EMC_QRST */
			0x00000015, /* EMC_RDV_MASK */
			0x000007a8, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000001ea, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000003, /* EMC_PDEX2WR */
			0x00000003, /* EMC_PDEX2RD */
			0x00000009, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000011, /* EMC_RW2PDEN */
			0x00000049, /* EMC_TXSR */
			0x00000049, /* EMC_TXSRDLL */
			0x00000004, /* EMC_TCKE */
			0x00000008, /* EMC_TCKESR */
			0x00000004, /* EMC_TPD */
			0x0000001a, /* EMC_TFAW */
			0x0000000b, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x0000086d, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00004010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00004010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000e, /* EMC_DLL_XFORM_DQ0 */
			0x0000000e, /* EMC_DLL_XFORM_DQ1 */
			0x0000000e, /* EMC_DLL_XFORM_DQ2 */
			0x0000000e, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000033, /* EMC_ZCAL_WAIT_CNT */
			0x02070013, /* EMC_MRS_WAIT_CNT */
			0x02070013, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x8000106a, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000b, /* EMC_QUSE */
			0x00000008, /* EMC_EINPUT */
			0x00000008, /* EMC_EINPUT_DURATION */
			0x00000012, /* EMC_QSAFE */
			0x00000015, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x00000011, /* EMC_QPOP */
			0x0c000007, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000003, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000f, /* MC_EMEM_ARB_TIMING_RC */
			0x00000009, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000c, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000009, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_W2R */
			0x06060103, /* MC_EMEM_ARB_DA_TURNS */
			0x00120b0f, /* MC_EMEM_ARB_DA_COVERS */
			0x71c81810, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000a6, /* MC_PTSA_GRANT_DECREMENT */
			0x00200036, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x000d0025, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0023002e, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000002e, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00230023, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000023, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00a6004e, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00a600a6, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x000000bb, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x30130249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x000100c3, /* Mode Register 1 */
		0x00020006, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		652800,     /* SDRAM frequency */
		1000,       /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000027, /* EMC_RC */
			0x00000054, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x0000001b, /* EMC_RAS */
			0x0000000b, /* EMC_RP */
			0x0000000a, /* EMC_R2W */
			0x0000000c, /* EMC_W2R */
			0x00000004, /* EMC_R2P */
			0x00000011, /* EMC_W2P */
			0x0000000b, /* EMC_RD_RCD */
			0x0000000b, /* EMC_WR_RCD */
			0x00000006, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x0000000e, /* EMC_IBDLY */
			0x0000000b, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000007, /* EMC_QRST */
			0x00000019, /* EMC_RDV_MASK */
			0x000009b1, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x0000026c, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000004, /* EMC_PDEX2WR */
			0x00000004, /* EMC_PDEX2RD */
			0x0000000b, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000015, /* EMC_RW2PDEN */
			0x0000005c, /* EMC_TXSR */
			0x0000005c, /* EMC_TXSRDLL */
			0x00000005, /* EMC_TCKE */
			0x0000000a, /* EMC_TCKESR */
			0x00000005, /* EMC_TPD */
			0x00000021, /* EMC_TFAW */
			0x0000000e, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000a9c, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007ec010, /* EMC_DLL_XFORM_DQS0 */
			0x007ec010, /* EMC_DLL_XFORM_DQS1 */
			0x007ec010, /* EMC_DLL_XFORM_DQS2 */
			0x007ec010, /* EMC_DLL_XFORM_DQS3 */
			0x007ec010, /* EMC_DLL_XFORM_DQS4 */
			0x007ec010, /* EMC_DLL_XFORM_DQS5 */
			0x007ec010, /* EMC_DLL_XFORM_DQS6 */
			0x007ec010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000011, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000011, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000c, /* EMC_DLL_XFORM_DQ0 */
			0x0000000c, /* EMC_DLL_XFORM_DQ1 */
			0x0000000c, /* EMC_DLL_XFORM_DQ2 */
			0x0000000c, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x59659620, /* EMC_XM2DQSPADCTRL3 */
			0x00596596, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000003f, /* EMC_ZCAL_WAIT_CNT */
			0x028d0015, /* EMC_MRS_WAIT_CNT */
			0x028d0015, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80001468, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000e, /* EMC_QUSE */
			0x0000000a, /* EMC_EINPUT */
			0x0000000a, /* EMC_EINPUT_DURATION */
			0x00000014, /* EMC_QSAFE */
			0x00000019, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000015, /* EMC_QPOP */
			0x0d000009, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000004, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000005, /* MC_EMEM_ARB_TIMING_RP */
			0x00000013, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000c, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000010, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000003, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000b, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000007, /* MC_EMEM_ARB_TIMING_W2R */
			0x07060103, /* MC_EMEM_ARB_DA_TURNS */
			0x00160e13, /* MC_EMEM_ARB_DA_COVERS */
			0x71aa1e14, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000d1, /* MC_PTSA_GRANT_DECREMENT */
			0x0019002a, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x000b001d, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x001c0024, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000024, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x001c001c, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000001c, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x0084003e, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00840084, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x000000ec, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x200c0249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010003, /* Mode Register 1 */
		0x00020018, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		768000,     /* SDRAM frequency */
		1050,       /* min voltage */
		"pllc_ud",  /* clock source id */
		0xe0000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000002e, /* EMC_RC */
			0x00000063, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000020, /* EMC_RAS */
			0x0000000d, /* EMC_RP */
			0x0000000d, /* EMC_R2W */
			0x0000000d, /* EMC_W2R */
			0x00000005, /* EMC_R2P */
			0x00000013, /* EMC_W2P */
			0x0000000d, /* EMC_RD_RCD */
			0x0000000d, /* EMC_WR_RCD */
			0x00000007, /* EMC_RRD */
			0x00000004, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x00000011, /* EMC_IBDLY */
			0x0000000e, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000009, /* EMC_QRST */
			0x0000001c, /* EMC_RDV_MASK */
			0x00000b73, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000002dc, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000005, /* EMC_PDEX2WR */
			0x00000005, /* EMC_PDEX2RD */
			0x0000000d, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000017, /* EMC_RW2PDEN */
			0x0000006c, /* EMC_TXSR */
			0x0000006c, /* EMC_TXSRDLL */
			0x00000006, /* EMC_TCKE */
			0x0000000c, /* EMC_TCKESR */
			0x00000006, /* EMC_TPD */
			0x00000027, /* EMC_TFAW */
			0x00000011, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000c7b, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007ec010, /* EMC_DLL_XFORM_DQS0 */
			0x007ec010, /* EMC_DLL_XFORM_DQS1 */
			0x007ec010, /* EMC_DLL_XFORM_DQS2 */
			0x007ec010, /* EMC_DLL_XFORM_DQS3 */
			0x007ec010, /* EMC_DLL_XFORM_DQS4 */
			0x007ec010, /* EMC_DLL_XFORM_DQS5 */
			0x007ec010, /* EMC_DLL_XFORM_DQS6 */
			0x007ec010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000013, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000013, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000d, /* EMC_DLL_XFORM_DQ0 */
			0x0000000d, /* EMC_DLL_XFORM_DQ1 */
			0x0000000d, /* EMC_DLL_XFORM_DQ2 */
			0x0000000d, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x65965920, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000004a, /* EMC_ZCAL_WAIT_CNT */
			0x03000016, /* EMC_MRS_WAIT_CNT */
			0x03000016, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x800017d4, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000011, /* EMC_QUSE */
			0x0000000c, /* EMC_EINPUT */
			0x0000000b, /* EMC_EINPUT_DURATION */
			0x00000015, /* EMC_QSAFE */
			0x0000001c, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000018, /* EMC_QPOP */
			0x0800000b, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000005, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000006, /* MC_EMEM_ARB_TIMING_RP */
			0x00000017, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000f, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000013, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000003, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000c, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_W2R */
			0x08080103, /* MC_EMEM_ARB_DA_TURNS */
			0x00191017, /* MC_EMEM_ARB_DA_COVERS */
			0x71ac2318, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000f6, /* MC_PTSA_GRANT_DECREMENT */
			0x00150024, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00090019, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0017001f, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000001f, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00170017, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000017, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00700035, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00700070, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000115, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x20080249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010043, /* Mode Register 1 */
		0x0002001a, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01",      /* DVFS table version */
		787200,     /* SDRAM frequency */
		1050,       /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000002f, /* EMC_RC */
			0x00000066, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000021, /* EMC_RAS */
			0x0000000e, /* EMC_RP */
			0x0000000d, /* EMC_R2W */
			0x0000000d, /* EMC_W2R */
			0x00000005, /* EMC_R2P */
			0x00000013, /* EMC_W2P */
			0x0000000e, /* EMC_RD_RCD */
			0x0000000e, /* EMC_WR_RCD */
			0x00000007, /* EMC_RRD */
			0x00000004, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x00000011, /* EMC_IBDLY */
			0x0000000e, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000009, /* EMC_QRST */
			0x0000001c, /* EMC_RDV_MASK */
			0x00000bbe, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000002ef, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000005, /* EMC_PDEX2WR */
			0x00000005, /* EMC_PDEX2RD */
			0x0000000e, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000017, /* EMC_RW2PDEN */
			0x0000006f, /* EMC_TXSR */
			0x0000006f, /* EMC_TXSRDLL */
			0x00000006, /* EMC_TCKE */
			0x0000000c, /* EMC_TCKESR */
			0x00000006, /* EMC_TPD */
			0x00000028, /* EMC_TFAW */
			0x00000011, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000ccb, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007f4010, /* EMC_DLL_XFORM_DQS0 */
			0x007f0010, /* EMC_DLL_XFORM_DQS1 */
			0x007f4010, /* EMC_DLL_XFORM_DQS2 */
			0x007f4010, /* EMC_DLL_XFORM_DQS3 */
			0x007f0010, /* EMC_DLL_XFORM_DQS4 */
			0x007f0010, /* EMC_DLL_XFORM_DQS5 */
			0x007f0010, /* EMC_DLL_XFORM_DQS6 */
			0x007f0010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000011, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000011, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000d, /* EMC_DLL_XFORM_DQ0 */
			0x0000000d, /* EMC_DLL_XFORM_DQ1 */
			0x0000000d, /* EMC_DLL_XFORM_DQ2 */
			0x0000000d, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x61861820, /* EMC_XM2DQSPADCTRL3 */
			0x00596596, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000004b, /* EMC_ZCAL_WAIT_CNT */
			0x03140016, /* EMC_MRS_WAIT_CNT */
			0x03140016, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80001866, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000011, /* EMC_QUSE */
			0x0000000c, /* EMC_EINPUT */
			0x0000000b, /* EMC_EINPUT_DURATION */
			0x00000015, /* EMC_QSAFE */
			0x0000001c, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000018, /* EMC_QPOP */
			0x0d00000b, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000006, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000007, /* MC_EMEM_ARB_TIMING_RP */
			0x00000018, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000f, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000013, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000003, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000c, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_W2R */
			0x08080103, /* MC_EMEM_ARB_DA_TURNS */
			0x001a1118, /* MC_EMEM_ARB_DA_COVERS */
			0x71ac2419, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000fc, /* MC_PTSA_GRANT_DECREMENT */
			0x00150023, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00090018, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0017001e, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000001e, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00170017, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000017, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x006d0033, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x006d006d, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000011c, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x20070249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010043, /* Mode Register 1 */
		0x0002001a, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
};

static struct tegra14_emc_table
	ceres_e1680_sl440_elpida_edf8132a3mc_table_der[] = {
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		12750,      /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x4000003e, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000000, /* EMC_RC */
			0x00000001, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000002, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000003, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x0000002f, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x0000000b, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x00000002, /* EMC_TXSR */
			0x00000002, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000036, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT */
			0x000d000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000091, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000003, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x40040001, /* MC_EMEM_ARB_CFG */
			0x8000002c, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000021, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000002, /* MC_EMEM_ARB_TIMING_RC */
			0x00000000, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080402, /* MC_EMEM_ARB_DA_COVERS */
			0x77230303, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000004, /* MC_PTSA_GRANT_DECREMENT */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000000c, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		51000,      /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x4000000e, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000003, /* EMC_RC */
			0x00000006, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000002, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000004, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x000000c0, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000030, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x00000008, /* EMC_TXSR */
			0x00000008, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000000d5, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x0033000c, /* EMC_MRS_WAIT_CNT */
			0x0033000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000249, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000003, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x50000001, /* MC_EMEM_ARB_CFG */
			0x8000003a, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x8000002b, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000002, /* MC_EMEM_ARB_TIMING_RC */
			0x00000000, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080402, /* MC_EMEM_ARB_DA_COVERS */
			0x72c30303, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000010, /* MC_PTSA_GRANT_DECREMENT */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x008d00ff, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000ff, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000013, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		102000,     /* SDRAM frequency */
		800,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40000006, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000006, /* EMC_RC */
			0x0000000d, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000004, /* EMC_RAS */
			0x00000002, /* EMC_RP */
			0x00000005, /* EMC_R2W */
			0x00000006, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x00000008, /* EMC_W2P */
			0x00000002, /* EMC_RD_RCD */
			0x00000002, /* EMC_WR_RCD */
			0x00000001, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000001, /* EMC_WDV */
			0x00000001, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000004, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000001, /* EMC_QRST */
			0x0000000a, /* EMC_RDV_MASK */
			0x00000181, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000060, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000002, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000a, /* EMC_RW2PDEN */
			0x0000000f, /* EMC_TXSR */
			0x0000000f, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000003, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000008, /* EMC_TFAW */
			0x00000004, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000001a9, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x000fc000, /* EMC_DLL_XFORM_DQS0 */
			0x000fc000, /* EMC_DLL_XFORM_DQS1 */
			0x000fc000, /* EMC_DLL_XFORM_DQS2 */
			0x000fc000, /* EMC_DLL_XFORM_DQS3 */
			0x000fc000, /* EMC_DLL_XFORM_DQS4 */
			0x000fc000, /* EMC_DLL_XFORM_DQS5 */
			0x000fc000, /* EMC_DLL_XFORM_DQS6 */
			0x000fc000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x000fc000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x000fc000, /* EMC_DLL_XFORM_DQ0 */
			0x000fc000, /* EMC_DLL_XFORM_DQ1 */
			0x000fc000, /* EMC_DLL_XFORM_DQ2 */
			0x000fc000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000110, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000010, /* EMC_ZCAL_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT */
			0x0066000c, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x8000040b, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000003, /* EMC_QUSE */
			0x00000004, /* EMC_EINPUT */
			0x00000003, /* EMC_EINPUT_DURATION */
			0x0000000b, /* EMC_QSAFE */
			0x0000000a, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70000f0f, /* EMC_PIPE_MACRO_CTL */
			0x00000008, /* EMC_QPOP */
			0x08000001, /* MC_EMEM_ARB_CFG */
			0x8000004c, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000038, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000001, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000001, /* MC_EMEM_ARB_TIMING_RP */
			0x00000003, /* MC_EMEM_ARB_TIMING_RC */
			0x00000001, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000003, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000006, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000002, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000004, /* MC_EMEM_ARB_TIMING_W2R */
			0x04040102, /* MC_EMEM_ARB_DA_TURNS */
			0x00080403, /* MC_EMEM_ARB_DA_COVERS */
			0x72430504, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000021, /* MC_PTSA_GRANT_DECREMENT */
			0x00a400ff, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x004600bc, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00b400eb, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x000000eb, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00b400b4, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x000000b4, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000025, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020001, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		204000,     /* SDRAM frequency */
		850,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40010002, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000000c, /* EMC_RC */
			0x0000001a, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000008, /* EMC_RAS */
			0x00000004, /* EMC_RP */
			0x00000007, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000004, /* EMC_RD_RCD */
			0x00000004, /* EMC_WR_RCD */
			0x00000002, /* EMC_RRD */
			0x00000002, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000000, /* EMC_QUSE_WIDTH */
			0x00000009, /* EMC_IBDLY */
			0x00000001, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000004, /* EMC_QRST */
			0x00000010, /* EMC_RDV_MASK */
			0x00000303, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000000c0, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000004, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000c, /* EMC_RW2PDEN */
			0x0000001d, /* EMC_TXSR */
			0x0000001d, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000004, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x0000000b, /* EMC_TFAW */
			0x00000005, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000351, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x10006086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x00084000, /* EMC_DLL_XFORM_DQS0 */
			0x00084000, /* EMC_DLL_XFORM_DQS1 */
			0x00084000, /* EMC_DLL_XFORM_DQS2 */
			0x00084000, /* EMC_DLL_XFORM_DQS3 */
			0x00084000, /* EMC_DLL_XFORM_DQS4 */
			0x00084000, /* EMC_DLL_XFORM_DQS5 */
			0x00084000, /* EMC_DLL_XFORM_DQS6 */
			0x00084000, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00090000, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00090000, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x00090000, /* EMC_DLL_XFORM_DQ0 */
			0x00090000, /* EMC_DLL_XFORM_DQ1 */
			0x00090000, /* EMC_DLL_XFORM_DQ2 */
			0x00090000, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0030a01c, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000d0d, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451400, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000017, /* EMC_ZCAL_WAIT_CNT */
			0x00cc000f, /* EMC_MRS_WAIT_CNT */
			0x00cc000f, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000713, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000009, /* EMC_QUSE */
			0x00000009, /* EMC_EINPUT */
			0x00000004, /* EMC_EINPUT_DURATION */
			0x0000000e, /* EMC_QSAFE */
			0x00000010, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x0000000e, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x8000006f, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000053, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000003, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000006, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000d, /* MC_EMEM_ARB_TIMING_RC */
			0x00000007, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000a, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000e, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2W */
			0x0000000c, /* MC_EMEM_ARB_TIMING_R2W */
			0x0000000d, /* MC_EMEM_ARB_TIMING_W2R */
			0x0d0c0507, /* MC_EMEM_ARB_DA_TURNS */
			0x00170d0d, /* MC_EMEM_ARB_DA_COVERS */
			0x79e7130e, /* MC_EMEM_ARB_MISC0 */
			0x001f0001, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000083, /* MC_PTSA_GRANT_DECREMENT */
			0x00520089, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0023005e, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x005a0075, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000075, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x005a005a, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000005a, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff00c8, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000004a, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf320008e, /* EMC_CFG */
		0x00580048, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		326400,     /* SDRAM frequency */
		850,        /* min voltage */
		"pllm_out0", /* clock source id */
		0x00000002, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000014, /* EMC_RC */
			0x0000002a, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x0000000e, /* EMC_RAS */
			0x00000006, /* EMC_RP */
			0x00000007, /* EMC_R2W */
			0x00000008, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000a, /* EMC_W2P */
			0x00000006, /* EMC_RD_RCD */
			0x00000006, /* EMC_WR_RCD */
			0x00000003, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000004, /* EMC_WDV */
			0x00000004, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x00000009, /* EMC_IBDLY */
			0x00000005, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000003, /* EMC_QRST */
			0x00000012, /* EMC_RDV_MASK */
			0x000004d1, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000134, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000002, /* EMC_PDEX2WR */
			0x00000002, /* EMC_PDEX2RD */
			0x00000006, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000d, /* EMC_RW2PDEN */
			0x0000002e, /* EMC_TXSR */
			0x0000002e, /* EMC_TXSRDLL */
			0x00000003, /* EMC_TCKE */
			0x00000005, /* EMC_TCKESR */
			0x00000003, /* EMC_TPD */
			0x00000011, /* EMC_TFAW */
			0x00000008, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x0000054e, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000e, /* EMC_DLL_XFORM_DQ0 */
			0x0000000e, /* EMC_DLL_XFORM_DQ1 */
			0x0000000e, /* EMC_DLL_XFORM_DQ2 */
			0x0000000e, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000022, /* EMC_ZCAL_WAIT_CNT */
			0x01470012, /* EMC_MRS_WAIT_CNT */
			0x01470012, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000ab6, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000008, /* EMC_QUSE */
			0x00000006, /* EMC_EINPUT */
			0x00000007, /* EMC_EINPUT_DURATION */
			0x00000011, /* EMC_QSAFE */
			0x00000012, /* EMC_RDV */
			0x00000006, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x0000000e, /* EMC_QPOP */
			0x0e000004, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000002, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000a, /* MC_EMEM_ARB_TIMING_RC */
			0x00000006, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000008, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000001, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000007, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_W2R */
			0x05050103, /* MC_EMEM_ARB_DA_TURNS */
			0x000d080a, /* MC_EMEM_ARB_DA_COVERS */
			0x71c50f0b, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000068, /* MC_PTSA_GRANT_DECREMENT */
			0x00330055, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0016003a, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x00380049, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000049, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00380038, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000038, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00ff007d, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00ff00ff, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000076, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x30270249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010083, /* Mode Register 1 */
		0x00020004, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		408000,     /* SDRAM frequency */
		900,        /* min voltage */
		"pllp_out0", /* clock source id */
		0x40000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000019, /* EMC_RC */
			0x00000035, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000011, /* EMC_RAS */
			0x00000008, /* EMC_RP */
			0x00000008, /* EMC_R2W */
			0x00000009, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000d, /* EMC_W2P */
			0x00000008, /* EMC_RD_RCD */
			0x00000008, /* EMC_WR_RCD */
			0x00000004, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x0000000a, /* EMC_IBDLY */
			0x00000007, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000005, /* EMC_QRST */
			0x00000014, /* EMC_RDV_MASK */
			0x00000607, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x00000181, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000003, /* EMC_PDEX2WR */
			0x00000003, /* EMC_PDEX2RD */
			0x00000008, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x0000000f, /* EMC_RW2PDEN */
			0x0000003a, /* EMC_TXSR */
			0x0000003a, /* EMC_TXSRDLL */
			0x00000004, /* EMC_TCKE */
			0x00000007, /* EMC_TCKESR */
			0x00000004, /* EMC_TPD */
			0x00000015, /* EMC_TFAW */
			0x0000000a, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x000006a2, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000c, /* EMC_DLL_XFORM_DQ0 */
			0x0000000c, /* EMC_DLL_XFORM_DQ1 */
			0x0000000c, /* EMC_DLL_XFORM_DQ2 */
			0x0000000c, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000029, /* EMC_ZCAL_WAIT_CNT */
			0x01980012, /* EMC_MRS_WAIT_CNT */
			0x01980012, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80000d22, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000a, /* EMC_QUSE */
			0x00000008, /* EMC_EINPUT */
			0x00000007, /* EMC_EINPUT_DURATION */
			0x00000011, /* EMC_QSAFE */
			0x00000014, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x00000010, /* EMC_QPOP */
			0x02000006, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000003, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000004, /* MC_EMEM_ARB_TIMING_RP */
			0x0000000d, /* MC_EMEM_ARB_TIMING_RC */
			0x00000007, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000a, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000002, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000009, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000005, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_W2R */
			0x06050103, /* MC_EMEM_ARB_DA_TURNS */
			0x00110a0d, /* MC_EMEM_ARB_DA_COVERS */
			0x71c7130e, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x00000083, /* MC_PTSA_GRANT_DECREMENT */
			0x00290044, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x0011002f, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x002d003a, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000003a, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x002d002d, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000002d, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00d30064, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00d300d3, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000093, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x301c0249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x000100c3, /* Mode Register 1 */
		0x00020006, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		518400,     /* SDRAM frequency */
		950,        /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000020, /* EMC_RC */
			0x00000043, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000016, /* EMC_RAS */
			0x0000000a, /* EMC_RP */
			0x00000009, /* EMC_R2W */
			0x00000009, /* EMC_W2R */
			0x00000003, /* EMC_R2P */
			0x0000000d, /* EMC_W2P */
			0x0000000a, /* EMC_RD_RCD */
			0x0000000a, /* EMC_WR_RCD */
			0x00000006, /* EMC_RRD */
			0x00000003, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000005, /* EMC_WDV */
			0x00000005, /* EMC_WDV_MASK */
			0x00000003, /* EMC_QUSE_WIDTH */
			0x0000000b, /* EMC_IBDLY */
			0x00000008, /* EMC_PUTERM */
			0x00000005, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000005, /* EMC_QRST */
			0x00000015, /* EMC_RDV_MASK */
			0x000007a8, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000001ea, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000003, /* EMC_PDEX2WR */
			0x00000003, /* EMC_PDEX2RD */
			0x0000000a, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000011, /* EMC_RW2PDEN */
			0x00000049, /* EMC_TXSR */
			0x00000049, /* EMC_TXSRDLL */
			0x00000004, /* EMC_TCKE */
			0x00000008, /* EMC_TCKESR */
			0x00000004, /* EMC_TPD */
			0x0000001a, /* EMC_TFAW */
			0x0000000c, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x0000086d, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007fa010, /* EMC_DLL_XFORM_DQS0 */
			0x007fa010, /* EMC_DLL_XFORM_DQS1 */
			0x007fa010, /* EMC_DLL_XFORM_DQS2 */
			0x007fa010, /* EMC_DLL_XFORM_DQS3 */
			0x007fa010, /* EMC_DLL_XFORM_DQS4 */
			0x007fa010, /* EMC_DLL_XFORM_DQS5 */
			0x007fa010, /* EMC_DLL_XFORM_DQS6 */
			0x007fa010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00004010, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00004010, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000e, /* EMC_DLL_XFORM_DQ0 */
			0x0000000e, /* EMC_DLL_XFORM_DQ1 */
			0x0000000e, /* EMC_DLL_XFORM_DQ2 */
			0x0000000e, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0027023d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x51451420, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000120, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x00000033, /* EMC_ZCAL_WAIT_CNT */
			0x02070013, /* EMC_MRS_WAIT_CNT */
			0x02070013, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x8000106a, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000b, /* EMC_QUSE */
			0x00000008, /* EMC_EINPUT */
			0x00000008, /* EMC_EINPUT_DURATION */
			0x00000012, /* EMC_QSAFE */
			0x00000015, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x70050a0a, /* EMC_PIPE_MACRO_CTL */
			0x00000011, /* EMC_QPOP */
			0x0c000007, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000004, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000005, /* MC_EMEM_ARB_TIMING_RP */
			0x00000010, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000a, /* MC_EMEM_ARB_TIMING_RAS */
			0x0000000c, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000003, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000002, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x00000009, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_W2R */
			0x06060103, /* MC_EMEM_ARB_DA_TURNS */
			0x00130c10, /* MC_EMEM_ARB_DA_COVERS */
			0x71c81811, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000a6, /* MC_PTSA_GRANT_DECREMENT */
			0x00200036, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x000d0025, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0023002e, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000002e, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00230023, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000023, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00a6004e, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00a600a6, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x000000bb, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x30130249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x000100c3, /* Mode Register 1 */
		0x00020006, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		652800,     /* SDRAM frequency */
		1000,       /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000028, /* EMC_RC */
			0x00000054, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x0000001c, /* EMC_RAS */
			0x0000000c, /* EMC_RP */
			0x0000000a, /* EMC_R2W */
			0x0000000c, /* EMC_W2R */
			0x00000004, /* EMC_R2P */
			0x00000011, /* EMC_W2P */
			0x0000000c, /* EMC_RD_RCD */
			0x0000000c, /* EMC_WR_RCD */
			0x00000007, /* EMC_RRD */
			0x00000004, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x0000000e, /* EMC_IBDLY */
			0x0000000b, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000007, /* EMC_QRST */
			0x00000019, /* EMC_RDV_MASK */
			0x000009b1, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x0000026c, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000004, /* EMC_PDEX2WR */
			0x00000004, /* EMC_PDEX2RD */
			0x0000000c, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000015, /* EMC_RW2PDEN */
			0x0000005c, /* EMC_TXSR */
			0x0000005c, /* EMC_TXSRDLL */
			0x00000005, /* EMC_TCKE */
			0x0000000a, /* EMC_TCKESR */
			0x00000005, /* EMC_TPD */
			0x00000021, /* EMC_TFAW */
			0x0000000f, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000a9c, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007ec010, /* EMC_DLL_XFORM_DQS0 */
			0x007ec010, /* EMC_DLL_XFORM_DQS1 */
			0x007ec010, /* EMC_DLL_XFORM_DQS2 */
			0x007ec010, /* EMC_DLL_XFORM_DQS3 */
			0x007ec010, /* EMC_DLL_XFORM_DQS4 */
			0x007ec010, /* EMC_DLL_XFORM_DQS5 */
			0x007ec010, /* EMC_DLL_XFORM_DQS6 */
			0x007ec010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000011, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000011, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000c, /* EMC_DLL_XFORM_DQ0 */
			0x0000000c, /* EMC_DLL_XFORM_DQ1 */
			0x0000000c, /* EMC_DLL_XFORM_DQ2 */
			0x0000000c, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x59659620, /* EMC_XM2DQSPADCTRL3 */
			0x00596596, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000003f, /* EMC_ZCAL_WAIT_CNT */
			0x028d0015, /* EMC_MRS_WAIT_CNT */
			0x028d0015, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80001468, /* EMC_DYN_SELF_REF_CONTROL */
			0x0000000e, /* EMC_QUSE */
			0x0000000a, /* EMC_EINPUT */
			0x0000000a, /* EMC_EINPUT_DURATION */
			0x00000014, /* EMC_QSAFE */
			0x00000019, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000015, /* EMC_QPOP */
			0x0d000009, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000005, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000006, /* MC_EMEM_ARB_TIMING_RP */
			0x00000014, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000d, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000010, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000003, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000b, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000006, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000007, /* MC_EMEM_ARB_TIMING_W2R */
			0x07060103, /* MC_EMEM_ARB_DA_TURNS */
			0x00170f14, /* MC_EMEM_ARB_DA_COVERS */
			0x71aa1e15, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000d1, /* MC_PTSA_GRANT_DECREMENT */
			0x0019002a, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x000b001d, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x001c0024, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x00000024, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x001c001c, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x0000001c, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x0084003e, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00840084, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x000000ec, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x200c0249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010003, /* Mode Register 1 */
		0x00020018, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		768000,     /* SDRAM frequency */
		1050,       /* min voltage */
		"pllc_ud",  /* clock source id */
		0xe0000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x0000002f, /* EMC_RC */
			0x00000063, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000021, /* EMC_RAS */
			0x0000000f, /* EMC_RP */
			0x0000000d, /* EMC_R2W */
			0x0000000d, /* EMC_W2R */
			0x00000005, /* EMC_R2P */
			0x00000013, /* EMC_W2P */
			0x0000000f, /* EMC_RD_RCD */
			0x0000000f, /* EMC_WR_RCD */
			0x00000009, /* EMC_RRD */
			0x00000004, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x00000011, /* EMC_IBDLY */
			0x0000000e, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000009, /* EMC_QRST */
			0x0000001c, /* EMC_RDV_MASK */
			0x00000b73, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000002dc, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000005, /* EMC_PDEX2WR */
			0x00000005, /* EMC_PDEX2RD */
			0x0000000f, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000017, /* EMC_RW2PDEN */
			0x0000006c, /* EMC_TXSR */
			0x0000006c, /* EMC_TXSRDLL */
			0x00000006, /* EMC_TCKE */
			0x0000000c, /* EMC_TCKESR */
			0x00000006, /* EMC_TPD */
			0x00000027, /* EMC_TFAW */
			0x00000012, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000c7b, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007ec010, /* EMC_DLL_XFORM_DQS0 */
			0x007ec010, /* EMC_DLL_XFORM_DQS1 */
			0x007ec010, /* EMC_DLL_XFORM_DQS2 */
			0x007ec010, /* EMC_DLL_XFORM_DQS3 */
			0x007ec010, /* EMC_DLL_XFORM_DQS4 */
			0x007ec010, /* EMC_DLL_XFORM_DQS5 */
			0x007ec010, /* EMC_DLL_XFORM_DQS6 */
			0x007ec010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000013, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000013, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000d, /* EMC_DLL_XFORM_DQ0 */
			0x0000000d, /* EMC_DLL_XFORM_DQ1 */
			0x0000000d, /* EMC_DLL_XFORM_DQ2 */
			0x0000000d, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x65965920, /* EMC_XM2DQSPADCTRL3 */
			0x00514514, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000004a, /* EMC_ZCAL_WAIT_CNT */
			0x03000016, /* EMC_MRS_WAIT_CNT */
			0x03000016, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x800017d4, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000011, /* EMC_QUSE */
			0x0000000c, /* EMC_EINPUT */
			0x0000000b, /* EMC_EINPUT_DURATION */
			0x00000015, /* EMC_QSAFE */
			0x0000001c, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000018, /* EMC_QPOP */
			0x0800000b, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000006, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000007, /* MC_EMEM_ARB_TIMING_RP */
			0x00000018, /* MC_EMEM_ARB_TIMING_RC */
			0x0000000f, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000013, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000004, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000c, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_W2R */
			0x08080103, /* MC_EMEM_ARB_DA_TURNS */
			0x001b1218, /* MC_EMEM_ARB_DA_COVERS */
			0x71ac2319, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000f6, /* MC_PTSA_GRANT_DECREMENT */
			0x00150024, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00090019, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0017001f, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000001f, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00170017, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000017, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x00700035, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x00700070, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x00000115, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x20080249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010043, /* Mode Register 1 */
		0x0002001a, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
	{
		0x52,       /* Rev 5.3.8.d */
		"D01_der", /* DVFS table version */
		787200,     /* SDRAM frequency */
		1050,       /* min voltage */
		"pllm_ud",  /* clock source id */
		0x80000000, /* CLK_SOURCE_EMC */
		129,        /* number of burst_regs */
		9,          /* number of up_down_regs */
		{
			0x00000030, /* EMC_RC */
			0x00000066, /* EMC_RFC */
			0x00000000, /* EMC_RFC_SLR */
			0x00000022, /* EMC_RAS */
			0x0000000f, /* EMC_RP */
			0x0000000d, /* EMC_R2W */
			0x0000000d, /* EMC_W2R */
			0x00000005, /* EMC_R2P */
			0x00000013, /* EMC_W2P */
			0x0000000f, /* EMC_RD_RCD */
			0x0000000f, /* EMC_WR_RCD */
			0x00000009, /* EMC_RRD */
			0x00000004, /* EMC_REXT */
			0x00000000, /* EMC_WEXT */
			0x00000008, /* EMC_WDV */
			0x00000008, /* EMC_WDV_MASK */
			0x00000004, /* EMC_QUSE_WIDTH */
			0x00000011, /* EMC_IBDLY */
			0x0000000e, /* EMC_PUTERM */
			0x00000006, /* EMC_PUTERM_WIDTH */
			0x0000006c, /* EMC_CDB_CNTL_2 */
			0x00000009, /* EMC_QRST */
			0x0000001c, /* EMC_RDV_MASK */
			0x00000bbe, /* EMC_REFRESH */
			0x00000000, /* EMC_BURST_REFRESH_NUM */
			0x000002ef, /* EMC_PRE_REFRESH_REQ_CNT */
			0x00000005, /* EMC_PDEX2WR */
			0x00000005, /* EMC_PDEX2RD */
			0x0000000f, /* EMC_PCHG2PDEN */
			0x00000000, /* EMC_ACT2PDEN */
			0x00000001, /* EMC_AR2PDEN */
			0x00000017, /* EMC_RW2PDEN */
			0x0000006f, /* EMC_TXSR */
			0x0000006f, /* EMC_TXSRDLL */
			0x00000006, /* EMC_TCKE */
			0x0000000c, /* EMC_TCKESR */
			0x00000006, /* EMC_TPD */
			0x00000028, /* EMC_TFAW */
			0x00000012, /* EMC_TRPAB */
			0x00000003, /* EMC_TCLKSTABLE */
			0x00000004, /* EMC_TCLKSTOP */
			0x00000ccb, /* EMC_TREFBW */
			0x00000000, /* EMC_ODT_WRITE */
			0x00000000, /* EMC_ODT_READ */
			0x1000a086, /* EMC_FBIO_CFG5 */
			0x00008000, /* EMC_CFG_DIG_DLL_PERIOD */
			0x007f4010, /* EMC_DLL_XFORM_DQS0 */
			0x007f0010, /* EMC_DLL_XFORM_DQS1 */
			0x007f4010, /* EMC_DLL_XFORM_DQS2 */
			0x007f4010, /* EMC_DLL_XFORM_DQS3 */
			0x007f0010, /* EMC_DLL_XFORM_DQS4 */
			0x007f0010, /* EMC_DLL_XFORM_DQS5 */
			0x007f0010, /* EMC_DLL_XFORM_DQS6 */
			0x007f0010, /* EMC_DLL_XFORM_DQS7 */
			0x00000000, /* EMC_DLL_XFORM_QUSE0 */
			0x00000000, /* EMC_DLL_XFORM_QUSE1 */
			0x00000000, /* EMC_DLL_XFORM_QUSE2 */
			0x00000000, /* EMC_DLL_XFORM_QUSE3 */
			0x00000000, /* EMC_DLL_XFORM_QUSE4 */
			0x00000000, /* EMC_DLL_XFORM_QUSE5 */
			0x00000000, /* EMC_DLL_XFORM_QUSE6 */
			0x00000000, /* EMC_DLL_XFORM_QUSE7 */
			0x00000011, /* EMC_DLL_XFORM_ADDR0 */
			0x00000000, /* EMC_DLL_XFORM_ADDR1 */
			0x00000011, /* EMC_DLL_XFORM_ADDR2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS0 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS1 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS2 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS3 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS4 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS5 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS6 */
			0x00000000, /* EMC_DLI_TRIM_TXDQS7 */
			0x0000000d, /* EMC_DLL_XFORM_DQ0 */
			0x0000000d, /* EMC_DLL_XFORM_DQ1 */
			0x0000000d, /* EMC_DLL_XFORM_DQ2 */
			0x0000000d, /* EMC_DLL_XFORM_DQ3 */
			0x00010020, /* EMC_XM2CMDPADCTRL */
			0x00000000, /* EMC_XM2CMDPADCTRL4 */
			0x0025003d, /* EMC_XM2DQSPADCTRL2 */
			0x00000000, /* EMC_XM2DQPADCTRL2 */
			0x77ffc004, /* EMC_XM2CLKPADCTRL */
			0x00000505, /* EMC_XM2CLKPADCTRL2 */
			0x41f1f008, /* EMC_XM2COMPPADCTRL */
			0x00000000, /* EMC_XM2VTTGENPADCTRL */
			0x61861820, /* EMC_XM2DQSPADCTRL3 */
			0x00596596, /* EMC_XM2DQSPADCTRL4 */
			0x07070000, /* EMC_DSR_VTTGEN_DRV */
			0x00000000, /* EMC_TXDSRVTTGEN */
			0x02000130, /* EMC_FBIO_SPARE */
			0x00000802, /* EMC_CTT_TERM_CTRL */
			0x00064000, /* EMC_ZCAL_INTERVAL */
			0x0000004b, /* EMC_ZCAL_WAIT_CNT */
			0x03140016, /* EMC_MRS_WAIT_CNT */
			0x03140016, /* EMC_MRS_WAIT_CNT2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG2 */
			0x00000000, /* EMC_AUTO_CAL_CONFIG3 */
			0xa0f10606, /* EMC_AUTO_CAL_CONFIG */
			0x00000000, /* EMC_CTT */
			0x00000000, /* EMC_CTT_DURATION */
			0x80001866, /* EMC_DYN_SELF_REF_CONTROL */
			0x00000011, /* EMC_QUSE */
			0x0000000c, /* EMC_EINPUT */
			0x0000000b, /* EMC_EINPUT_DURATION */
			0x00000015, /* EMC_QSAFE */
			0x0000001c, /* EMC_RDV */
			0x00000004, /* EMC_FBIO_CFG6 */
			0x700d0202, /* EMC_PIPE_MACRO_CTL */
			0x00000018, /* EMC_QPOP */
			0x0d00000b, /* MC_EMEM_ARB_CFG */
			0x80000080, /* MC_EMEM_ARB_OUTSTANDING_REQ */
			0x80000060, /* MC_EMEM_ARB_OUTSTANDING_REQ_RING3 */
			0x00000006, /* MC_EMEM_ARB_TIMING_RCD */
			0x00000007, /* MC_EMEM_ARB_TIMING_RP */
			0x00000019, /* MC_EMEM_ARB_TIMING_RC */
			0x00000010, /* MC_EMEM_ARB_TIMING_RAS */
			0x00000013, /* MC_EMEM_ARB_TIMING_FAW */
			0x00000004, /* MC_EMEM_ARB_TIMING_RRD */
			0x00000003, /* MC_EMEM_ARB_TIMING_RAP2PRE */
			0x0000000c, /* MC_EMEM_ARB_TIMING_WAP2PRE */
			0x00000003, /* MC_EMEM_ARB_TIMING_R2R */
			0x00000001, /* MC_EMEM_ARB_TIMING_W2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_R2W */
			0x00000008, /* MC_EMEM_ARB_TIMING_W2R */
			0x08080103, /* MC_EMEM_ARB_DA_TURNS */
			0x001b1219, /* MC_EMEM_ARB_DA_COVERS */
			0x71ac241a, /* MC_EMEM_ARB_MISC0 */
			0x001f0000, /* MC_EMEM_ARB_RING1_THROTTLE */
			0x00020000, /* MC_EMEM_ARB_RING3_THROTTLE */
		},
		{
			0x000000fc, /* MC_PTSA_GRANT_DECREMENT */
			0x00150023, /* MC_LATENCY_ALLOWANCE_G2_0 */
			0x00090018, /* MC_LATENCY_ALLOWANCE_G2_1 */
			0x0017001e, /* MC_LATENCY_ALLOWANCE_NV_0 */
			0x0000001e, /* MC_LATENCY_ALLOWANCE_NV2_0 */
			0x00170017, /* MC_LATENCY_ALLOWANCE_NV_1 */
			0x00000017, /* MC_LATENCY_ALLOWANCE_NV2_1 */
			0x006d0033, /* MC_LATENCY_ALLOWANCE_EPP_0 */
			0x006d006d, /* MC_LATENCY_ALLOWANCE_EPP_1 */
		},
		0x0000011c, /* EMC_ZCAL_WAIT_CNT for ZQcal Long */
		0x001fffff, /* EMC_AUTO_CAL_INTERVAL */
		0xf3300086, /* EMC_CFG */
		0x20070249, /* EMC_CFG_DIG_DLL */
		0x00000000, /* Mode Register 0 */
		0x00010043, /* Mode Register 1 */
		0x0002001a, /* Mode Register 2 */
		0x800b0000, /* Mode Register 4 */
	},
};

static struct tegra14_emc_pdata ceres_emc_sl440_edf8132a3mc_pdata = {
	.description = "ceres_e1680_sl440_elpida_edf8132a3mc_tables",
	.tables = ceres_e1680_sl440_elpida_edf8132a3mc_table,
	.tables_derated = ceres_e1680_sl440_elpida_edf8132a3mc_table_der,
	.tables_low_latency =
		ceres_e1680_sl440_elpida_edf8132a3mc_table,
	.tables_low_latency_derated =
		ceres_e1680_sl440_elpida_edf8132a3mc_table_der,
	.num_tables = ARRAY_SIZE(ceres_e1680_sl440_elpida_edf8132a3mc_table),
};
