// Seed: 3260483742
module module_0 ();
  timeprecision 1ps;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1
);
  assign id_0 = -1'd0 * -1 < id_1;
  always @(1'b0 or id_1) begin : LABEL_0
    assume (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3 = -1;
  wire  id_4;
  parameter id_5 = -1'b0;
endmodule
module module_3 #(
    parameter id_5 = 32'd4
) (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    output wire id_4,
    input tri0 _id_5,
    input supply0 id_6
);
  logic [-1 : id_5] id_8;
  ;
  module_2 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
endmodule
