// Seed: 560988866
module module_0 (
    output tri1 id_0,
    input  wand id_1
    , id_4,
    input  tri  id_2
);
  wire id_5;
  assign module_1.id_12 = 0;
  assign id_0 = -1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wand id_2,
    input supply1 id_3,
    output wor id_4,
    output logic id_5,
    output supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri1 id_10,
    output logic id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    input wor id_17,
    input tri0 id_18,
    input wire id_19,
    input wire id_20
);
  initial begin : LABEL_0
    if (1'b0) id_11 = id_16 - -1;
    if (-1) begin : LABEL_1
      id_5 <= -1;
    end
  end
  module_0 modCall_1 (
      id_2,
      id_15,
      id_7
  );
endmodule
