###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         7403   # Number of WRITE/WRITEP commands
num_reads_done                 =       262012   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       223523   # Number of read row buffer hits
num_read_cmds                  =       262017   # Number of READ/READP commands
num_writes_done                =         7404   # Number of read requests issued
num_write_row_hits             =         4807   # Number of write row buffer hits
num_act_cmds                   =        41174   # Number of ACT commands
num_pre_cmds                   =        41150   # Number of PRE commands
num_ondemand_pres              =        22767   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8832203   # Cyles of rank active rank.0
rank_active_cycles.1           =      8386496   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1167797   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1613504   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       248207   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1395   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          388   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          364   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          510   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          873   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1936   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          524   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           48   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           41   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15140   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           34   # Write cmd latency (cycles)
write_latency[60-79]           =           95   # Write cmd latency (cycles)
write_latency[80-99]           =          185   # Write cmd latency (cycles)
write_latency[100-119]         =          196   # Write cmd latency (cycles)
write_latency[120-139]         =          257   # Write cmd latency (cycles)
write_latency[140-159]         =          277   # Write cmd latency (cycles)
write_latency[160-179]         =          215   # Write cmd latency (cycles)
write_latency[180-199]         =          200   # Write cmd latency (cycles)
write_latency[200-]            =         5926   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       131221   # Read request latency (cycles)
read_latency[40-59]            =        44907   # Read request latency (cycles)
read_latency[60-79]            =        30631   # Read request latency (cycles)
read_latency[80-99]            =        11220   # Read request latency (cycles)
read_latency[100-119]          =         7786   # Read request latency (cycles)
read_latency[120-139]          =         5048   # Read request latency (cycles)
read_latency[140-159]          =         2993   # Read request latency (cycles)
read_latency[160-179]          =         2334   # Read request latency (cycles)
read_latency[180-199]          =         1956   # Read request latency (cycles)
read_latency[200-]             =        23916   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.69558e+07   # Write energy
read_energy                    =  1.05645e+09   # Read energy
act_energy                     =  1.12652e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.60543e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.74482e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.51129e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.23317e+09   # Active standby energy rank.1
average_read_latency           =      85.2676   # Average read request latency (cycles)
average_interarrival           =      37.1159   # Average request interarrival latency (cycles)
total_energy                   =  1.39902e+10   # Total energy (pJ)
average_power                  =      1399.02   # Average power (mW)
average_bandwidth              =      2.29902   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         8400   # Number of WRITE/WRITEP commands
num_reads_done                 =       277770   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       227422   # Number of read row buffer hits
num_read_cmds                  =       277772   # Number of READ/READP commands
num_writes_done                =         8405   # Number of read requests issued
num_write_row_hits             =         6277   # Number of write row buffer hits
num_act_cmds                   =        52576   # Number of ACT commands
num_pre_cmds                   =        52551   # Number of PRE commands
num_ondemand_pres              =        34110   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8560624   # Cyles of rank active rank.0
rank_active_cycles.1           =      8563664   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1439376   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1436336   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       265169   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1270   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          336   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          364   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          518   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          897   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1984   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          425   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           49   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           40   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15131   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           13   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           56   # Write cmd latency (cycles)
write_latency[80-99]           =          117   # Write cmd latency (cycles)
write_latency[100-119]         =          133   # Write cmd latency (cycles)
write_latency[120-139]         =          196   # Write cmd latency (cycles)
write_latency[140-159]         =          291   # Write cmd latency (cycles)
write_latency[160-179]         =          327   # Write cmd latency (cycles)
write_latency[180-199]         =          352   # Write cmd latency (cycles)
write_latency[200-]            =         6900   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       130749   # Read request latency (cycles)
read_latency[40-59]            =        45016   # Read request latency (cycles)
read_latency[60-79]            =        36825   # Read request latency (cycles)
read_latency[80-99]            =        12494   # Read request latency (cycles)
read_latency[100-119]          =         9535   # Read request latency (cycles)
read_latency[120-139]          =         6547   # Read request latency (cycles)
read_latency[140-159]          =         3385   # Read request latency (cycles)
read_latency[160-179]          =         2573   # Read request latency (cycles)
read_latency[180-199]          =         2183   # Read request latency (cycles)
read_latency[200-]             =        28463   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.19328e+07   # Write energy
read_energy                    =  1.11998e+09   # Read energy
act_energy                     =  1.43848e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    6.909e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.89441e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.34183e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.34373e+09   # Active standby energy rank.1
average_read_latency           =      94.3758   # Average read request latency (cycles)
average_interarrival           =      34.9427   # Average request interarrival latency (cycles)
total_energy                   =  1.40763e+10   # Total energy (pJ)
average_power                  =      1407.63   # Average power (mW)
average_bandwidth              =      2.44203   # Average bandwidth
