\hypertarget{chip_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip.h File Reference}
\label{chip_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/chip.\+h}}
{\ttfamily \#include \char`\"{}sys\+\_\+config.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}cmsis.\+h\char`\"{}}\newline
Include dependency graph for chip.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{chip_8h_ad89ee1baac6d3ed9dd81945e1e853965}{Chip\+\_\+\+U\+S\+B\+\_\+\+Init}~\hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga3d92558011a1b37fdc6a0687691127c4}{Chip\+\_\+\+U\+S\+B0\+\_\+\+Init}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update} (void)
\begin{DoxyCompactList}\small\item\em Update system core clock rate, should be called if the system has a clock rate change. \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga3d92558011a1b37fdc6a0687691127c4}{Chip\+\_\+\+U\+S\+B0\+\_\+\+Init} (void)
\begin{DoxyCompactList}\small\item\em U\+S\+B0 Pin and clock initialization Calling this function will initialize the U\+S\+B0 pins and the clock. \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga89df58e269eb3a9001c3eeafbbc95473}{Chip\+\_\+\+U\+S\+B1\+\_\+\+Init} (void)
\begin{DoxyCompactList}\small\item\em U\+S\+B1 Pin and clock initialization Calling this function will initialize the U\+S\+B0 pins and the clock. \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga3450fa020f6b569cc2deb69c11e11b7c}{Chip\+\_\+\+System\+Init} (void)
\begin{DoxyCompactList}\small\item\em Set up and initialize hardware prior to call to \hyperlink{group__samples_ga840291bc02cba5474a4cb46a9b9566fe}{main()} \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga54251628aeac543524d98d4db12c39f9}{Chip\+\_\+\+Setup\+Core\+Clock} (\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_ga0975326707efebf2b074283e6c602f18}{C\+H\+I\+P\+\_\+\+C\+G\+U\+\_\+\+C\+L\+K\+I\+N\+\_\+T} clkin, uint32\+\_\+t core\+\_\+freq, bool setbase)
\begin{DoxyCompactList}\small\item\em Clock and P\+LL initialization based input given in {\itshape clkin}. \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga18737e4a022570724c77c5cdea9c0258}{Chip\+\_\+\+Setup\+Xtal\+Clocking} (void)
\begin{DoxyCompactList}\small\item\em Clock and P\+LL initialization based on the external oscillator. \end{DoxyCompactList}\item 
void \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga6eff97a8da15798119eada6c5f000404}{Chip\+\_\+\+Setup\+Irc\+Clocking} (void)
\begin{DoxyCompactList}\small\item\em Clock and P\+LL initialization based on the internal oscillator. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_gaa3cd3e43291e81e795d642b79b6088e6}{System\+Core\+Clock}
\begin{DoxyCompactList}\small\item\em Current system clock rate, mainly used for sys\+Tick. \end{DoxyCompactList}\end{DoxyCompactItemize}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
const uint32\+\_\+t \hyperlink{group__hal_ga2e84f0502f9a7fdd271b97c588696e6f}{Osc\+Rate\+In}
\begin{DoxyCompactList}\small\item\em System oscillator rate This value is defined externally to the chip layer and contains the value in Hz for the external oscillator for the board. If using the internal oscillator, this rate can be 0. \end{DoxyCompactList}\item 
const uint32\+\_\+t \hyperlink{group__hal_ga74ceed751e84a920be263a7fe3da67f0}{Ext\+Rate\+In}
\begin{DoxyCompactList}\small\item\em Clock rate on the C\+L\+K\+IN pin This value is defined externally to the chip layer and contains the value in Hz for the C\+L\+K\+IN pin for the board. If this pin isn\textquotesingle{}t used, this rate can be 0. \end{DoxyCompactList}\end{DoxyCompactItemize}



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{chip_8h_ad89ee1baac6d3ed9dd81945e1e853965}\label{chip_8h_ad89ee1baac6d3ed9dd81945e1e853965}} 
\index{chip.\+h@{chip.\+h}!Chip\+\_\+\+U\+S\+B\+\_\+\+Init@{Chip\+\_\+\+U\+S\+B\+\_\+\+Init}}
\index{Chip\+\_\+\+U\+S\+B\+\_\+\+Init@{Chip\+\_\+\+U\+S\+B\+\_\+\+Init}!chip.\+h@{chip.\+h}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+S\+B\+\_\+\+Init}{Chip\_USB\_Init}}
{\footnotesize\ttfamily \#define Chip\+\_\+\+U\+S\+B\+\_\+\+Init~\hyperlink{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c_ga3d92558011a1b37fdc6a0687691127c4}{Chip\+\_\+\+U\+S\+B0\+\_\+\+Init}}



Definition at line 46 of file chip.\+h.

