#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 29 11:24:05 2023
# Process ID: 9376
# Current directory: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9232 C:\000mygit\myeie\001CourseWare\004IntegratedSystemDesign\Lab\lab1\ChanghongLi_lab1\ChanghongLi_lab1.xpr
# Log file: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1/vivado.log
# Journal file: C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1/ChanghongLi_lab1.xpr
update_compile_order -fileset sources_1
save_project_as ChanghongLi_lab1_183 C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183 -force
set_property file_type SystemVerilog [get_files  C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.v]
close [ open C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM1.sv w ]
add_files C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM1.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.v] -no_script -reset -force -quiet
remove_files  C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.v
file delete -force C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.v
export_ip_user_files -of_objects  [get_files C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM1.sv] -no_script -reset -force -quiet
remove_files  C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM1.sv
file delete -force C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM1.sv
close [ open C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.sv w ]
add_files C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/FSM.sv
update_compile_order -fileset sources_1
close [ open C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv w ]
add_files C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv
update_compile_order -fileset sources_1
close_project
open_project C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab0/ChanghongLi_lab0_183/ChanghongLi_lab0_183.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.xpr
update_compile_order -fileset sources_1
file mkdir C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv w ]
add_files -fileset sim_1 C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Counter_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/Counter_tb}} 
current_wave_config {Untitled 1}
add_wave {{/Counter_tb}} 
close_sim
launch_simulation
source Counter_tb.tcl
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 40
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 40
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 41
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 41
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 41
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 41
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 51
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 51
close_sim
launch_simulation
source Counter_tb.tcl
close_sim
launch_simulation
source Counter_tb.tcl
close_sim
launch_simulation
source Counter_tb.tcl
close_sim
launch_simulation
source Counter_tb.tcl
run all
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 40
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 40
close_sim
launch_simulation
source Counter_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
close_sim
launch_simulation
launch_simulation
source Counter_tb.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} 40
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/Counter_tb.sv} -line 40
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} 48
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} -line 48
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} 34
run 10 us
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
restart
step
step
step
step
step
step
run all
add_bp {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} 40
run all
run all
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} -line 34
run all
step
step
run all
close_sim
launch_simulation
launch_simulation
source Counter_tb.tcl
remove_bps -file {C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sources_1/new/Counter.sv} -line 40
step
step
run 10 us
close_sim
launch_simulation
source Counter_tb.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/FSM_tb.sv w ]
add_files -fileset sim_1 C:/000mygit/myeie/001CourseWare/004IntegratedSystemDesign/Lab/lab1/ChanghongLi_lab1_183/ChanghongLi_lab1_183.srcs/sim_1/new/FSM_tb.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top FSM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
restart
restart
restart
relaunch_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
