Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 19:32:58 2023
| Host         : KEN228_07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_Keypad_Top_timing_summary_routed.rpt -pb LCD_Keypad_Top_timing_summary_routed.pb -rpx LCD_Keypad_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD_Keypad_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       161         
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-20  Warning           Non-clocked latch                 4           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (339)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: C1/clkout_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: K1/flag_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: L1/clk_divide_1MHz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: L1/cur_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: L1/cur_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: L1/cur_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: L1/cur_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (339)
--------------------------------------------------
 There are 339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  364          inf        0.000                      0                  364           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.985ns (57.964%)  route 3.615ns (42.036%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.889     1.308    K1/Out0[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.328     1.636 r  K1/segment_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.790     2.426    K1/segment_OBUF[2]_inst_i_4_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.331     2.757 r  K1/segment_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.757    K1/segment_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     2.969 r  K1/segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.936     4.905    segment_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.695     8.600 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.600    segment[2]
    U5                                                                r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 5.021ns (58.529%)  route 3.558ns (41.471%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.908     1.327    K1/Out0[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.331     1.658 r  K1/segment_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.803     2.462    K1/segment_OBUF[5]_inst_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.355     2.817 r  K1/segment_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.817    K1/segment_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     3.029 r  K1/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.846     4.875    segment_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.704     8.579 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.579    segment[5]
    W6                                                                r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 4.759ns (56.492%)  route 3.665ns (43.508%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.908     1.327    K1/Out0[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.299     1.626 r  K1/segment_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.811     2.438    K1/segment_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.562 r  K1/segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.562    K1/segment_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y27         MUXF7 (Prop_muxf7_I0_O)      0.209     2.771 r  K1/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946     4.716    segment_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.708     8.424 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.424    segment[4]
    U8                                                                r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.177ns  (logic 4.728ns (57.827%)  route 3.448ns (42.173%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  K1/Out0_reg[3]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  K1/Out0_reg[3]/Q
                         net (fo=7, routed)           0.889     1.308    K1/Out0[3]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.299     1.607 r  K1/segment_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.457     2.065    K1/segment_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.189 r  K1/segment_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.189    K1/segment_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     2.398 r  K1/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.499    segment_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.677     8.177 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.177    segment[1]
    V5                                                                r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.760ns (59.397%)  route 3.254ns (40.603%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  K1/Out1_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  K1/Out1_reg[3]/Q
                         net (fo=7, routed)           0.791     1.210    K1/Out1[3]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     1.509 r  K1/segment_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.306     1.815    K1/segment_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.124     1.939 r  K1/segment_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.939    K1/segment_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     2.153 r  K1/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.157     4.310    segment_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.704     8.015 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.015    segment[0]
    U7                                                                r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.835ns (61.031%)  route 3.087ns (38.969%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  K1/Out0_reg[2]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  K1/Out0_reg[2]/Q
                         net (fo=7, routed)           0.831     1.287    K1/Out0[2]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.154     1.441 r  K1/segment_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.410     1.851    K1/segment_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.327     2.178 r  K1/segment_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.178    K1/segment_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     2.390 r  K1/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.846     4.236    segment_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.686     7.922 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.922    segment[6]
    W7                                                                r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/E_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.015ns (50.788%)  route 3.890ns (49.212%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE                         0.000     0.000 r  L1/E_reg/C
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  L1/E_reg/Q
                         net (fo=2, routed)           3.890     4.408    E_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.497     7.905 r  E_OBUF_inst/O
                         net (fo=0)                   0.000     7.905    E
    P17                                                               r  E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/RS_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 3.987ns (50.865%)  route 3.851ns (49.135%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDSE                         0.000     0.000 r  L1/RS_reg/C
    SLICE_X3Y123         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  L1/RS_reg/Q
                         net (fo=1, routed)           3.851     4.307    RS_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.531     7.838 r  RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.838    RS
    L17                                                               r  RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/Out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.770ns (61.202%)  route 3.024ns (38.798%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  K1/Out1_reg[3]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  K1/Out1_reg[3]/Q
                         net (fo=7, routed)           0.788     1.207    K1/Out1[3]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     1.506 r  K1/segment_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.295     1.802    K1/segment_OBUF[3]_inst_i_5_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124     1.926 r  K1/segment_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.926    K1/segment_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     2.143 r  K1/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.940     4.083    segment_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711     7.793 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.793    segment[3]
    V8                                                                r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 4.459ns (62.052%)  route 2.727ns (37.948%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  T1/count_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/count_reg[1]/Q
                         net (fo=19, routed)          0.920     1.339    T1/count_reg[1]_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.327     1.666 r  T1/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.473    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     7.186 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.186    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L1/letter_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.354%)  route 0.163ns (46.646%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE                         0.000     0.000 r  L1/letter_pos_reg[0]/C
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L1/letter_pos_reg[0]/Q
                         net (fo=20, routed)          0.163     0.304    L1/letter_pos_reg_n_0_[0]
    SLICE_X1Y124         LUT6 (Prop_lut6_I3_O)        0.045     0.349 r  L1/data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.349    L1/data[6]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  L1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/clkcount_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L1/clk_divide_1MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE                         0.000     0.000 r  L1/clkcount_reg[0]/C
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  L1/clkcount_reg[0]/Q
                         net (fo=30, routed)          0.141     0.305    L1/clkcount[0]
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  L1/clk_divide_1MHz_i_1/O
                         net (fo=1, routed)           0.000     0.350    L1/clk_divide_1MHz_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  L1/clk_divide_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  K1/sel_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/sel_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    K1/sel[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  K1/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    K1/sel[1]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  K1/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/clkout_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C1/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  C1/clkout_reg/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C1/clkout_reg/Q
                         net (fo=3, routed)           0.168     0.309    C1/clkout_reg_0
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  C1/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.354    C1/clkout_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  C1/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/scan_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/scan_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDRE                         0.000     0.000 r  K1/scan_reg/C
    SLICE_X61Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/scan_reg/Q
                         net (fo=2, routed)           0.168     0.309    K1/p_0_in[29]
    SLICE_X61Y94         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  K1/scan_i_1/O
                         net (fo=1, routed)           0.000     0.354    K1/scan_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  K1/scan_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  K1/sel_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  K1/sel_reg[0]/Q
                         net (fo=6, routed)           0.168     0.309    K1/sel[0]
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  K1/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    K1/sel[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  K1/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/letter_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/letter_pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  L1/letter_pos_reg[2]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L1/letter_pos_reg[2]/Q
                         net (fo=19, routed)          0.180     0.321    L1/letter_pos_reg_n_0_[2]
    SLICE_X1Y122         LUT4 (Prop_lut4_I0_O)        0.042     0.363 r  L1/letter_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    L1/letter_pos[3]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  L1/letter_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L1/letter_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            L1/letter_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  L1/letter_pos_reg[2]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  L1/letter_pos_reg[2]/Q
                         net (fo=19, routed)          0.180     0.321    L1/letter_pos_reg_n_0_[2]
    SLICE_X1Y122         LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  L1/letter_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    L1/letter_pos[2]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  L1/letter_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/flagCount_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/flagCount_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE                         0.000     0.000 r  K1/flagCount_reg[12]/C
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/flagCount_reg[12]/Q
                         net (fo=2, routed)           0.119     0.260    K1/flagCount[12]
    SLICE_X63Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  K1/flagCount0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.368    K1/flagCount0_carry__1_n_4
    SLICE_X63Y90         FDRE                                         r  K1/flagCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1/flagCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            K1/flagCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  K1/flagCount_reg[4]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  K1/flagCount_reg[4]/Q
                         net (fo=2, routed)           0.119     0.260    K1/flagCount[4]
    SLICE_X63Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  K1/flagCount0_carry/O[3]
                         net (fo=1, routed)           0.000     0.368    K1/flagCount0_carry_n_4
    SLICE_X63Y88         FDRE                                         r  K1/flagCount_reg[4]/D
  -------------------------------------------------------------------    -------------------





