// Seed: 2247163118
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  logic [id_3  *  1 'b0 +  -1 : -1 'd0] id_9;
endmodule
