Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1783
design__instance__area,15113.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.001217052573338151
power__switching__total,0.001398038468323648
power__leakage__total,1.5295679389737415E-8
power__total,0.0026151062920689583
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
timing__hold__ws__corner:nom_tt_025C_1v80,0.36480641762217086
timing__setup__ws__corner:nom_tt_025C_1v80,5.612341861215679
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,48
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
timing__hold__ws__corner:nom_ss_100C_1v60,0.9729280989572896
timing__setup__ws__corner:nom_ss_100C_1v60,-4.621066327056836
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-68.24793723331749
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.621066327056836
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14123247415761547
timing__setup__ws__corner:nom_ff_n40C_1v95,9.443186944132133
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,84
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,0.1339827176017761
timing__setup__ws,-5.0537726545177915
timing__hold__tns,0.0
timing__setup__tns,-74.96130861547525
timing__hold__wns,0
timing__setup__wns,-5.0537726545177915
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,48
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1783
design__instance__area__stdcell,15113.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.916325
design__instance__utilization__stdcell,0.916325
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,53861.3
design__violations,0
design__instance__count__setup_buffer,7
design__instance__count__hold_buffer,13
antenna__violating__nets,9
antenna__violating__pins,10
route__antenna_violation__count,9
route__net,1570
route__net__special,2
route__drc_errors__iter:1,4578
route__wirelength__iter:1,66331
route__drc_errors__iter:2,2974
route__wirelength__iter:2,65717
route__drc_errors__iter:3,2787
route__wirelength__iter:3,65273
route__drc_errors__iter:4,2035
route__wirelength__iter:4,65467
route__drc_errors__iter:5,1315
route__wirelength__iter:5,65546
route__drc_errors__iter:6,781
route__wirelength__iter:6,65420
route__drc_errors__iter:7,667
route__wirelength__iter:7,65396
route__drc_errors__iter:8,549
route__wirelength__iter:8,65385
route__drc_errors__iter:9,439
route__wirelength__iter:9,65365
route__drc_errors__iter:10,424
route__wirelength__iter:10,65313
route__drc_errors__iter:11,200
route__wirelength__iter:11,65379
route__drc_errors__iter:12,160
route__wirelength__iter:12,65472
route__drc_errors__iter:13,94
route__wirelength__iter:13,65535
route__drc_errors__iter:14,51
route__wirelength__iter:14,65508
route__drc_errors__iter:15,48
route__wirelength__iter:15,65508
route__drc_errors__iter:16,48
route__wirelength__iter:16,65508
route__drc_errors__iter:17,48
route__wirelength__iter:17,65508
route__drc_errors__iter:18,48
route__wirelength__iter:18,65508
route__drc_errors__iter:19,29
route__wirelength__iter:19,65508
route__drc_errors__iter:20,7
route__wirelength__iter:20,65510
route__drc_errors__iter:21,7
route__wirelength__iter:21,65506
route__drc_errors__iter:22,7
route__wirelength__iter:22,65506
route__drc_errors__iter:23,7
route__wirelength__iter:23,65506
route__drc_errors__iter:24,7
route__wirelength__iter:24,65506
route__drc_errors__iter:25,3
route__wirelength__iter:25,65506
route__drc_errors__iter:26,3
route__wirelength__iter:26,65506
route__drc_errors__iter:27,3
route__wirelength__iter:27,65506
route__drc_errors__iter:28,3
route__wirelength__iter:28,65506
route__drc_errors__iter:29,3
route__wirelength__iter:29,65506
route__drc_errors__iter:30,3
route__wirelength__iter:30,65506
route__drc_errors__iter:31,3
route__wirelength__iter:31,65506
route__drc_errors__iter:32,3
route__wirelength__iter:32,65506
route__drc_errors__iter:33,3
route__wirelength__iter:33,65507
route__drc_errors__iter:34,3
route__wirelength__iter:34,65507
route__drc_errors__iter:35,3
route__wirelength__iter:35,65507
route__drc_errors__iter:36,3
route__wirelength__iter:36,65507
route__drc_errors__iter:37,3
route__wirelength__iter:37,65507
route__drc_errors__iter:38,3
route__wirelength__iter:38,65507
route__drc_errors__iter:39,3
route__wirelength__iter:39,65507
route__drc_errors__iter:40,3
route__wirelength__iter:40,65507
route__drc_errors__iter:41,3
route__wirelength__iter:41,65506
route__drc_errors__iter:42,3
route__wirelength__iter:42,65506
route__drc_errors__iter:43,3
route__wirelength__iter:43,65506
route__drc_errors__iter:44,3
route__wirelength__iter:44,65506
route__drc_errors__iter:45,3
route__wirelength__iter:45,65506
route__drc_errors__iter:46,3
route__wirelength__iter:46,65506
route__drc_errors__iter:47,2
route__wirelength__iter:47,65591
route__drc_errors__iter:48,2
route__wirelength__iter:48,65591
route__drc_errors__iter:49,2
route__wirelength__iter:49,65591
route__drc_errors__iter:50,2
route__wirelength__iter:50,65591
route__drc_errors__iter:51,2
route__wirelength__iter:51,65591
route__drc_errors__iter:52,0
route__wirelength__iter:52,65593
route__drc_errors,0
route__wirelength,65593
route__vias,16662
route__vias__singlecut,16662
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,305.235
timing__unannotated_net__count__corner:nom_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
timing__hold__ws__corner:min_tt_025C_1v80,0.35318998725352907
timing__setup__ws__corner:min_tt_025C_1v80,5.914229273717612
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,26
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
timing__hold__ws__corner:min_ss_100C_1v60,0.9520050572880648
timing__setup__ws__corner:min_ss_100C_1v60,-4.068725915792467
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-59.693755628137005
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.068725915792467
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,16
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
timing__hold__ws__corner:min_ff_n40C_1v95,0.1339827176017761
timing__setup__ws__corner:min_ff_n40C_1v95,9.540844828675374
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,7
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
timing__hold__ws__corner:max_tt_025C_1v80,0.37859977335906536
timing__setup__ws__corner:max_tt_025C_1v80,5.371970575980391
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,84
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
timing__hold__ws__corner:max_ss_100C_1v60,0.9977083885900601
timing__setup__ws__corner:max_ss_100C_1v60,-5.0537726545177915
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-74.96130861547525
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.0537726545177915
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,16
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,9
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
timing__hold__ws__corner:max_ff_n40C_1v95,0.14952101091582412
timing__setup__ws__corner:max_ff_n40C_1v95,9.279171471619534
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,9
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,9
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000120696
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000094558
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000440941
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000094558
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000441999999999999969410753586362972100687329657375812530517578125
ir__drop__worst,0.000121000000000000000241993924898764589670463465154170989990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
