ModuleName enableFor4bits1
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 72 ,Y1: 48 ,X2: 128 ,Y2: 48
Edge X1: 128 ,Y1: 48 ,X2: 128 ,Y2: 200
End
Branches
Branch Left: 128 ,Top: 56
BranchStrList
0
End
Branch Left: 128 ,Top: 88
BranchStrList
1
End
Branch Left: 128 ,Top: 120
BranchStrList
2
End
Branch Left: 128 ,Top: 152
BranchStrList
3
End
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 168 ,X2: 184 ,Y2: 168
Edge X1: 152 ,Y1: 136 ,X2: 152 ,Y2: 168
Edge X1: 152 ,Y1: 136 ,X2: 184 ,Y2: 136
Edge X1: 152 ,Y1: 104 ,X2: 152 ,Y2: 136
Edge X1: 152 ,Y1: 104 ,X2: 184 ,Y2: 104
Edge X1: 152 ,Y1: 72 ,X2: 152 ,Y2: 104
Edge X1: 72 ,Y1: 72 ,X2: 152 ,Y2: 72
Edge X1: 152 ,Y1: 72 ,X2: 184 ,Y2: 72
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 56 ,X2: 184 ,Y2: 56
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 88 ,X2: 184 ,Y2: 88
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 120 ,X2: 184 ,Y2: 120
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 152 ,X2: 184 ,Y2: 152
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 64 ,X2: 272 ,Y2: 64
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 96 ,X2: 272 ,Y2: 96
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 128 ,X2: 272 ,Y2: 128
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 160 ,X2: 272 ,Y2: 160
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 272 ,Y1: 48 ,X2: 312 ,Y2: 48
Edge X1: 272 ,Y1: 48 ,X2: 272 ,Y2: 200
End
Branches
Branch Left: 272 ,Top: 64
BranchStrList
0
End
Branch Left: 272 ,Top: 96
BranchStrList
1
End
Branch Left: 272 ,Top: 128
BranchStrList
2
End
Branch Left: 272 ,Top: 160
BranchStrList
3
End
End
End
Ports
Port Left: 72 Top: 48 ,Orientation: 0
Portname: fourbits ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 72 Top: 72 ,Orientation: 0
Portname: enable ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 312 Top: 48 ,Orientation: 0
Portname: output ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 184 Top: 48
Name: s0
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 184 Top: 80
Name: s1
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 184 Top: 112
Name: s2
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 184 Top: 144
Name: s3
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
End
Texts
End
Links
End
