

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Tue Apr 23 17:30:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.429|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                           |                                                          |  Latency  |  Interval | Pipeline |
        |                                  Instance                                 |                          Module                          | min | max | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160                 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           |    1|    1|    2|    2| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |    0|    0|    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    348|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     365|    715|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|     712|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1077|   1270|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160                 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0           |        0|      0|  236|  651|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s  |        0|      0|  129|   64|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                      |                                                          |        0|      0|  365|  715|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_419_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_431_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_375_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_387_p2       |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_357_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_363_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_351_p2       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_133          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_741          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_742          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_746          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_752          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op95  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_305_p2    |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_4_fu_325_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_5_fu_345_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_295_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_369_p2      |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_413_p2      |   icmp   |      0|  0|  18|          32|           5|
    |select_ln323_fu_437_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_393_p3    |  select  |      0|  0|  32|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 348|         330|          34|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |pX_2                          |   9|          2|   32|         64|
    |pY_2                          |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |sX_2                          |   9|          2|   32|         64|
    |storemerge_reg_149            |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 207|         45|  145|        293|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_567                                                      |   1|   0|    1|          0|
    |ap_CS_fsm                                                                |   4|   0|    4|          0|
    |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln313_reg_571                                                       |   1|   0|    1|          0|
    |icmp_ln317_reg_580                                                       |   1|   0|    1|          0|
    |kernel_data_V_1_0_ret_reg_532                                            |  16|   0|   16|          0|
    |kernel_data_V_1_1                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_1_ret_reg_537                                            |  16|   0|   16|          0|
    |kernel_data_V_1_2                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_2_ret_reg_542                                            |  16|   0|   16|          0|
    |kernel_data_V_1_3_ret_reg_527                                            |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_4_ret_reg_547                                            |  16|   0|   16|          0|
    |kernel_data_V_1_5                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_5_ret_reg_552                                            |  16|   0|   16|          0|
    |kernel_data_V_1_6_ret_reg_522                                            |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_7_ret_reg_557                                            |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                        |  16|   0|   16|          0|
    |kernel_data_V_1_8_ret_reg_562                                            |  16|   0|   16|          0|
    |pX_2                                                                     |  32|   0|   32|          0|
    |pY_2                                                                     |  32|   0|   32|          0|
    |sX_2                                                                     |  32|   0|   32|          0|
    |sY_2                                                                     |  32|   0|   32|          0|
    |select_ln323_reg_584                                                     |  32|   0|   32|          0|
    |select_ln328_reg_575                                                     |  32|   0|   32|          0|
    |storemerge_reg_149                                                       |  32|   0|   32|          0|
    |tmp_data_0_V_reg_589                                                     |  16|   0|   16|          0|
    |tmp_data_10_V_reg_634                                                    |  16|   0|   16|          0|
    |tmp_data_11_V_reg_639                                                    |  16|   0|   16|          0|
    |tmp_data_12_V_reg_644                                                    |  16|   0|   16|          0|
    |tmp_data_13_V_reg_649                                                    |  16|   0|   16|          0|
    |tmp_data_14_V_reg_654                                                    |  16|   0|   16|          0|
    |tmp_data_15_V_reg_659                                                    |  16|   0|   16|          0|
    |tmp_data_1_V_reg_594                                                     |  16|   0|   16|          0|
    |tmp_data_3_V_reg_599                                                     |  16|   0|   16|          0|
    |tmp_data_4_V_reg_604                                                     |  16|   0|   16|          0|
    |tmp_data_5_V_reg_609                                                     |  16|   0|   16|          0|
    |tmp_data_6_V_reg_614                                                     |  16|   0|   16|          0|
    |tmp_data_7_V_reg_619                                                     |  16|   0|   16|          0|
    |tmp_data_8_V_reg_624                                                     |  16|   0|   16|          0|
    |tmp_data_9_V_reg_629                                                     |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 712|   0|  712|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_10_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_11_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_12_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_13_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_14_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|res_stream_V_data_15_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|ap_ce                          |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> | return value |
|p_read                         |  in |   16|   ap_none  |                                  p_read                                 |    scalar    |
|res_stream_V_data_0_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_0_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                          |    pointer   |
|res_stream_V_data_1_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_1_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                          |    pointer   |
|res_stream_V_data_2_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_2_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                          |    pointer   |
|res_stream_V_data_3_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_3_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                          |    pointer   |
|res_stream_V_data_4_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_4_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                          |    pointer   |
|res_stream_V_data_5_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_5_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                          |    pointer   |
|res_stream_V_data_6_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_6_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                          |    pointer   |
|res_stream_V_data_7_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_7_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                          |    pointer   |
|res_stream_V_data_8_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_8_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_8_V                          |    pointer   |
|res_stream_V_data_9_V_din      | out |   16|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_9_V_write    | out |    1|   ap_fifo  |                          res_stream_V_data_9_V                          |    pointer   |
|res_stream_V_data_10_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_10_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_10_V                         |    pointer   |
|res_stream_V_data_11_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_11_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_11_V                         |    pointer   |
|res_stream_V_data_12_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_12_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_12_V                         |    pointer   |
|res_stream_V_data_13_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_13_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_13_V                         |    pointer   |
|res_stream_V_data_14_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_14_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_14_V                         |    pointer   |
|res_stream_V_data_15_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
|res_stream_V_data_15_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_15_V                         |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)"   --->   Operation 21 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 22 'load' 'kernel_data_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 23 'load' 'kernel_data_V_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_1_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_1_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_1_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_1_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"(i16 %p_read_16, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'call' 'call_ret1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'extractvalue' 'kernel_data_V_1_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'extractvalue' 'kernel_data_V_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'kernel_data_V_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'kernel_data_V_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'kernel_data_V_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'extractvalue' 'kernel_data_V_1_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'extractvalue' 'kernel_data_V_1_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'extractvalue' 'kernel_data_V_1_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'extractvalue' 'kernel_data_V_1_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 44 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 45 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 46 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln289_1 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 47 'icmp' 'icmp_ln289_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 48 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 49 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln289_4 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 50 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 51 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_143 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 52 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp_143, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 53 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 54 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_2)   --->   "%and_ln289_1 = and i1 %icmp_ln289_4, %icmp_ln289_5" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 55 'and' 'and_ln289_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_2 = and i1 %and_ln289_1, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 56 'and' 'and_ln289_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln289_2, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 58 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 60 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 61 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 62 'add' 'add_ln328' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 63 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 64 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 65 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_2_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 66 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 67 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 68 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 69 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_1 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 70 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 71 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 72 [2/2] (3.96ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 72 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 73 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 74 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 75 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 75 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 76 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 77 [1/2] (3.72ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret)" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 77 'call' 'call_ret' <Predicate = (and_ln289_2)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 78 'extractvalue' 'tmp_data_0_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 79 'extractvalue' 'tmp_data_1_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 80 'extractvalue' 'tmp_data_3_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 81 'extractvalue' 'tmp_data_4_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 82 'extractvalue' 'tmp_data_5_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 83 'extractvalue' 'tmp_data_6_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 84 'extractvalue' 'tmp_data_7_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 85 'extractvalue' 'tmp_data_8_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 86 'extractvalue' 'tmp_data_9_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 87 'extractvalue' 'tmp_data_10_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 88 'extractvalue' 'tmp_data_11_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 89 'extractvalue' 'tmp_data_12_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 90 'extractvalue' 'tmp_data_13_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 91 'extractvalue' 'tmp_data_14_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 92 'extractvalue' 'tmp_data_15_V' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 93 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 94 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 95 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16* %res_stream_V_data_8_V, i16* %res_stream_V_data_9_V, i16* %res_stream_V_data_10_V, i16* %res_stream_V_data_11_V, i16* %res_stream_V_data_12_V, i16* %res_stream_V_data_13_V, i16* %res_stream_V_data_14_V, i16* %res_stream_V_data_15_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 0, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V, i16 %tmp_data_8_V, i16 %tmp_data_9_V, i16 %tmp_data_10_V, i16 %tmp_data_11_V, i16 %tmp_data_12_V, i16 %tmp_data_13_V, i16 %tmp_data_14_V, i16 %tmp_data_15_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 95 'write' <Predicate = (and_ln289_2)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 96 'br' <Predicate = (and_ln289_2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 97 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 98 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
specinterface_ln0      (specinterface) [ 00000]
p_read_16              (read         ) [ 00000]
kernel_data_V_1_1_load (load         ) [ 00000]
kernel_data_V_1_2_load (load         ) [ 00000]
kernel_data_V_1_4_load (load         ) [ 00000]
kernel_data_V_1_5_load (load         ) [ 00000]
kernel_data_V_1_7_load (load         ) [ 00000]
kernel_data_V_1_8_load (load         ) [ 00000]
call_ret1              (call         ) [ 00000]
kernel_data_V_1_6_ret  (extractvalue ) [ 00110]
kernel_data_V_1_3_ret  (extractvalue ) [ 00100]
kernel_data_V_1_0_ret  (extractvalue ) [ 00100]
kernel_data_V_1_1_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
kernel_data_V_1_2_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
kernel_data_V_1_4_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
kernel_data_V_1_5_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
kernel_data_V_1_7_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
kernel_data_V_1_8_ret  (extractvalue ) [ 00100]
store_ln286            (store        ) [ 00000]
sX_2_load              (load         ) [ 00000]
icmp_ln289             (icmp         ) [ 00000]
sY_2_load              (load         ) [ 00000]
icmp_ln289_1           (icmp         ) [ 00000]
pY_2_load              (load         ) [ 00000]
tmp                    (partselect   ) [ 00000]
icmp_ln289_4           (icmp         ) [ 00000]
pX_2_load              (load         ) [ 00000]
tmp_143                (partselect   ) [ 00000]
icmp_ln289_5           (icmp         ) [ 00000]
and_ln289              (and          ) [ 00000]
and_ln289_1            (and          ) [ 00000]
and_ln289_2            (and          ) [ 00111]
br_ln289               (br           ) [ 00000]
icmp_ln313             (icmp         ) [ 01111]
br_ln313               (br           ) [ 00000]
add_ln326              (add          ) [ 00000]
store_ln326            (store        ) [ 00000]
add_ln328              (add          ) [ 00000]
select_ln328           (select       ) [ 00100]
store_ln315            (store        ) [ 00000]
store_ln316            (store        ) [ 00000]
icmp_ln317             (icmp         ) [ 01100]
br_ln317               (br           ) [ 00000]
add_ln321              (add          ) [ 00000]
store_ln321            (store        ) [ 00000]
add_ln323              (add          ) [ 00000]
select_ln323           (select       ) [ 00110]
store_ln328            (store        ) [ 00000]
br_ln0                 (br           ) [ 00110]
store_ln318            (store        ) [ 00000]
br_ln320               (br           ) [ 00110]
call_ret               (call         ) [ 00000]
tmp_data_0_V           (extractvalue ) [ 00001]
tmp_data_1_V           (extractvalue ) [ 00001]
tmp_data_3_V           (extractvalue ) [ 00001]
tmp_data_4_V           (extractvalue ) [ 00001]
tmp_data_5_V           (extractvalue ) [ 00001]
tmp_data_6_V           (extractvalue ) [ 00001]
tmp_data_7_V           (extractvalue ) [ 00001]
tmp_data_8_V           (extractvalue ) [ 00001]
tmp_data_9_V           (extractvalue ) [ 00001]
tmp_data_10_V          (extractvalue ) [ 00001]
tmp_data_11_V          (extractvalue ) [ 00001]
tmp_data_12_V          (extractvalue ) [ 00001]
tmp_data_13_V          (extractvalue ) [ 00001]
tmp_data_14_V          (extractvalue ) [ 00001]
tmp_data_15_V          (extractvalue ) [ 00001]
storemerge             (phi          ) [ 00010]
store_ln319            (store        ) [ 00000]
write_ln309            (write        ) [ 00000]
br_ln310               (br           ) [ 00000]
br_ln0                 (br           ) [ 00000]
br_ln325               (br           ) [ 00000]
ret_ln330              (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_stream_V_data_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_stream_V_data_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_1_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_1_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_1_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_1_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="line_buffer_Array_V_1_0_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="line_buffer_Array_V_1_1_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="sX_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sY_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pY_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pX_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_16_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln309_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="0" index="3" bw="16" slack="0"/>
<pin id="101" dir="0" index="4" bw="16" slack="0"/>
<pin id="102" dir="0" index="5" bw="16" slack="0"/>
<pin id="103" dir="0" index="6" bw="16" slack="0"/>
<pin id="104" dir="0" index="7" bw="16" slack="0"/>
<pin id="105" dir="0" index="8" bw="16" slack="0"/>
<pin id="106" dir="0" index="9" bw="16" slack="0"/>
<pin id="107" dir="0" index="10" bw="16" slack="0"/>
<pin id="108" dir="0" index="11" bw="16" slack="0"/>
<pin id="109" dir="0" index="12" bw="16" slack="0"/>
<pin id="110" dir="0" index="13" bw="16" slack="0"/>
<pin id="111" dir="0" index="14" bw="16" slack="0"/>
<pin id="112" dir="0" index="15" bw="16" slack="0"/>
<pin id="113" dir="0" index="16" bw="16" slack="0"/>
<pin id="114" dir="0" index="17" bw="16" slack="1"/>
<pin id="115" dir="0" index="18" bw="16" slack="1"/>
<pin id="116" dir="0" index="19" bw="1" slack="0"/>
<pin id="117" dir="0" index="20" bw="16" slack="1"/>
<pin id="118" dir="0" index="21" bw="16" slack="1"/>
<pin id="119" dir="0" index="22" bw="16" slack="1"/>
<pin id="120" dir="0" index="23" bw="16" slack="1"/>
<pin id="121" dir="0" index="24" bw="16" slack="1"/>
<pin id="122" dir="0" index="25" bw="16" slack="1"/>
<pin id="123" dir="0" index="26" bw="16" slack="1"/>
<pin id="124" dir="0" index="27" bw="16" slack="1"/>
<pin id="125" dir="0" index="28" bw="16" slack="1"/>
<pin id="126" dir="0" index="29" bw="16" slack="1"/>
<pin id="127" dir="0" index="30" bw="16" slack="1"/>
<pin id="128" dir="0" index="31" bw="16" slack="1"/>
<pin id="129" dir="0" index="32" bw="16" slack="1"/>
<pin id="130" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="storemerge_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="storemerge_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="240" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="1"/>
<pin id="163" dir="0" index="2" bw="16" slack="1"/>
<pin id="164" dir="0" index="3" bw="16" slack="1"/>
<pin id="165" dir="0" index="4" bw="16" slack="1"/>
<pin id="166" dir="0" index="5" bw="16" slack="1"/>
<pin id="167" dir="0" index="6" bw="16" slack="1"/>
<pin id="168" dir="0" index="7" bw="16" slack="1"/>
<pin id="169" dir="0" index="8" bw="16" slack="1"/>
<pin id="170" dir="0" index="9" bw="16" slack="1"/>
<pin id="171" dir="1" index="10" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="144" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="0" index="3" bw="16" slack="0"/>
<pin id="178" dir="0" index="4" bw="16" slack="0"/>
<pin id="179" dir="0" index="5" bw="16" slack="0"/>
<pin id="180" dir="0" index="6" bw="16" slack="0"/>
<pin id="181" dir="0" index="7" bw="16" slack="0"/>
<pin id="182" dir="0" index="8" bw="16" slack="0"/>
<pin id="183" dir="0" index="9" bw="16" slack="0"/>
<pin id="184" dir="1" index="10" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="kernel_data_V_1_1_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="kernel_data_V_1_2_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="kernel_data_V_1_4_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_4_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="kernel_data_V_1_5_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_5_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="kernel_data_V_1_7_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_7_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="kernel_data_V_1_8_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1_8_load/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="kernel_data_V_1_6_ret_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="144" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_6_ret/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="kernel_data_V_1_3_ret_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="144" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_3_ret/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="kernel_data_V_1_0_ret_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="144" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_0_ret/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="kernel_data_V_1_1_ret_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="144" slack="0"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_1_ret/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln286_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="kernel_data_V_1_2_ret_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="144" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_2_ret/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln286_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="kernel_data_V_1_4_ret_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="144" slack="0"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_4_ret/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln286_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="kernel_data_V_1_5_ret_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="144" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_5_ret/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln286_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="kernel_data_V_1_7_ret_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="144" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_7_ret/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln286_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="kernel_data_V_1_8_ret_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="144" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_data_V_1_8_ret/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln286_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln286/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sX_2_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln289_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sY_2_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln289_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="pY_2_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="6" slack="0"/>
<pin id="320" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln289_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="0" index="1" bw="31" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pX_2_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_143_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="6" slack="0"/>
<pin id="340" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln289_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="31" slack="0"/>
<pin id="347" dir="0" index="1" bw="31" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln289_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="and_ln289_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln289_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_2/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln313_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln326_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln326_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln328_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln328_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln315_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln316_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln317_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln321_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln321_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln323_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln323_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln328_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln318_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_data_0_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="240" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_data_1_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="240" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_data_3_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="240" slack="0"/>
<pin id="466" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_data_4_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="240" slack="0"/>
<pin id="470" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_data_5_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="240" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_data_6_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="240" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_data_7_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="240" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_data_8_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="240" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_data_9_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="240" slack="0"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_data_10_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="240" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_data_11_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="240" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_data_12_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="240" slack="0"/>
<pin id="502" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_data_13_V_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="240" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_data_14_V_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="240" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_data_15_V_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="240" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln319_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="522" class="1005" name="kernel_data_V_1_6_ret_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_6_ret "/>
</bind>
</comp>

<comp id="527" class="1005" name="kernel_data_V_1_3_ret_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_3_ret "/>
</bind>
</comp>

<comp id="532" class="1005" name="kernel_data_V_1_0_ret_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_0_ret "/>
</bind>
</comp>

<comp id="537" class="1005" name="kernel_data_V_1_1_ret_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_1_ret "/>
</bind>
</comp>

<comp id="542" class="1005" name="kernel_data_V_1_2_ret_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_2_ret "/>
</bind>
</comp>

<comp id="547" class="1005" name="kernel_data_V_1_4_ret_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_4_ret "/>
</bind>
</comp>

<comp id="552" class="1005" name="kernel_data_V_1_5_ret_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_5_ret "/>
</bind>
</comp>

<comp id="557" class="1005" name="kernel_data_V_1_7_ret_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="1"/>
<pin id="559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_7_ret "/>
</bind>
</comp>

<comp id="562" class="1005" name="kernel_data_V_1_8_ret_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_1_8_ret "/>
</bind>
</comp>

<comp id="567" class="1005" name="and_ln289_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln313_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln313 "/>
</bind>
</comp>

<comp id="575" class="1005" name="select_ln328_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln328 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln317_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln317 "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln323_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="2"/>
<pin id="586" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_data_0_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_data_1_V_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_data_3_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_data_4_V_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_data_5_V_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="1"/>
<pin id="611" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_data_6_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_6_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_data_7_V_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_data_8_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="1"/>
<pin id="626" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_data_9_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_data_10_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_data_11_V_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_data_12_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_data_13_V_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_data_14_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_data_15_V_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="96" pin=12"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="96" pin=13"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="96" pin=14"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="96" pin=15"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="96" pin=16"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="96" pin=19"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="90" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="173" pin=9"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="217"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="222"><net_src comp="173" pin="10"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="173" pin="10"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="173" pin="10"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="173" pin="10"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="173" pin="10"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="173" pin="10"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="173" pin="10"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="173" pin="10"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="173" pin="10"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="76" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="295" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="305" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="325" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="345" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="351" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="331" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="82" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="331" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="291" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="76" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="295" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="62" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="311" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="311" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="301" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="305" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="62" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="54" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="160" pin="10"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="160" pin="10"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="160" pin="10"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="160" pin="10"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="160" pin="10"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="160" pin="10"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="160" pin="10"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="160" pin="10"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="160" pin="10"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="160" pin="10"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="160" pin="10"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="160" pin="10"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="160" pin="10"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="160" pin="10"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="160" pin="10"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="153" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="219" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="530"><net_src comp="223" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="535"><net_src comp="227" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="540"><net_src comp="231" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="545"><net_src comp="241" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="550"><net_src comp="251" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="555"><net_src comp="261" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="560"><net_src comp="271" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="565"><net_src comp="281" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="570"><net_src comp="363" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="369" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="393" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="583"><net_src comp="413" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="437" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="592"><net_src comp="456" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="96" pin=17"/></net>

<net id="597"><net_src comp="460" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="96" pin=18"/></net>

<net id="602"><net_src comp="464" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="96" pin=20"/></net>

<net id="607"><net_src comp="468" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="96" pin=21"/></net>

<net id="612"><net_src comp="472" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="96" pin=22"/></net>

<net id="617"><net_src comp="476" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="96" pin=23"/></net>

<net id="622"><net_src comp="480" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="96" pin=24"/></net>

<net id="627"><net_src comp="484" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="96" pin=25"/></net>

<net id="632"><net_src comp="488" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="96" pin=26"/></net>

<net id="637"><net_src comp="492" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="96" pin=27"/></net>

<net id="642"><net_src comp="496" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="96" pin=28"/></net>

<net id="647"><net_src comp="500" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="96" pin=29"/></net>

<net id="652"><net_src comp="504" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="96" pin=30"/></net>

<net id="657"><net_src comp="508" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="96" pin=31"/></net>

<net id="662"><net_src comp="512" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="96" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: res_stream_V_data_0_V | {4 }
	Port: res_stream_V_data_1_V | {4 }
	Port: res_stream_V_data_2_V | {4 }
	Port: res_stream_V_data_3_V | {4 }
	Port: res_stream_V_data_4_V | {4 }
	Port: res_stream_V_data_5_V | {4 }
	Port: res_stream_V_data_6_V | {4 }
	Port: res_stream_V_data_7_V | {4 }
	Port: res_stream_V_data_8_V | {4 }
	Port: res_stream_V_data_9_V | {4 }
	Port: res_stream_V_data_10_V | {4 }
	Port: res_stream_V_data_11_V | {4 }
	Port: res_stream_V_data_12_V | {4 }
	Port: res_stream_V_data_13_V | {4 }
	Port: res_stream_V_data_14_V | {4 }
	Port: res_stream_V_data_15_V | {4 }
	Port: kernel_data_V_1_1 | {1 }
	Port: kernel_data_V_1_2 | {1 }
	Port: kernel_data_V_1_4 | {1 }
	Port: kernel_data_V_1_5 | {1 }
	Port: kernel_data_V_1_7 | {1 }
	Port: kernel_data_V_1_8 | {1 }
	Port: line_buffer_Array_V_1_0_0 | {}
	Port: line_buffer_Array_V_1_1_0 | {}
	Port: sX_2 | {1 2 }
	Port: sY_2 | {3 }
	Port: pY_2 | {1 2 }
	Port: pX_2 | {1 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : p_read | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_0_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_1_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_2_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_3_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_4_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_5_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_6_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_7_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_8_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_9_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_10_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_11_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_12_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_13_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_14_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : res_stream_V_data_15_V | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_7 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : kernel_data_V_1_8 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_1_0_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : line_buffer_Array_V_1_1_0 | {}
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : sX_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : sY_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : pY_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,16u>,config2> : pX_2 | {1 }
  - Chain level:
	State 1
		call_ret1 : 1
		kernel_data_V_1_6_ret : 2
		kernel_data_V_1_3_ret : 2
		kernel_data_V_1_0_ret : 2
		kernel_data_V_1_1_ret : 2
		store_ln286 : 3
		kernel_data_V_1_2_ret : 2
		store_ln286 : 3
		kernel_data_V_1_4_ret : 2
		store_ln286 : 3
		kernel_data_V_1_5_ret : 2
		store_ln286 : 3
		kernel_data_V_1_7_ret : 2
		store_ln286 : 3
		kernel_data_V_1_8_ret : 2
		store_ln286 : 3
		icmp_ln289 : 1
		icmp_ln289_1 : 1
		tmp : 1
		icmp_ln289_4 : 2
		tmp_143 : 1
		icmp_ln289_5 : 2
		and_ln289 : 2
		and_ln289_1 : 3
		and_ln289_2 : 3
		br_ln289 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		add_ln326 : 1
		store_ln326 : 2
		add_ln328 : 1
		select_ln328 : 2
		icmp_ln317 : 1
		br_ln317 : 2
		add_ln321 : 1
		store_ln321 : 2
		add_ln323 : 1
		select_ln323 : 2
	State 2
	State 3
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		tmp_data_10_V : 1
		tmp_data_11_V : 1
		tmp_data_12_V : 1
		tmp_data_13_V : 1
		tmp_data_14_V : 1
		tmp_data_15_V : 1
		store_ln319 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|
| Operation|                              Functional Unit                              |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|
|   call   |         grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_160        |   218   |   634   |
|          | call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_173 |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|          |                              add_ln326_fu_375                             |    0    |    39   |
|    add   |                              add_ln328_fu_387                             |    0    |    39   |
|          |                              add_ln321_fu_419                             |    0    |    39   |
|          |                              add_ln323_fu_431                             |    0    |    39   |
|----------|---------------------------------------------------------------------------|---------|---------|
|          |                             icmp_ln289_fu_295                             |    0    |    18   |
|          |                            icmp_ln289_1_fu_305                            |    0    |    18   |
|   icmp   |                            icmp_ln289_4_fu_325                            |    0    |    18   |
|          |                            icmp_ln289_5_fu_345                            |    0    |    18   |
|          |                             icmp_ln313_fu_369                             |    0    |    18   |
|          |                             icmp_ln317_fu_413                             |    0    |    18   |
|----------|---------------------------------------------------------------------------|---------|---------|
|  select  |                            select_ln328_fu_393                            |    0    |    32   |
|          |                            select_ln323_fu_437                            |    0    |    32   |
|----------|---------------------------------------------------------------------------|---------|---------|
|          |                              and_ln289_fu_351                             |    0    |    2    |
|    and   |                             and_ln289_1_fu_357                            |    0    |    2    |
|          |                             and_ln289_2_fu_363                            |    0    |    2    |
|----------|---------------------------------------------------------------------------|---------|---------|
|   read   |                            p_read_16_read_fu_90                           |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|   write  |                          write_ln309_write_fu_96                          |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|          |                        kernel_data_V_1_6_ret_fu_219                       |    0    |    0    |
|          |                        kernel_data_V_1_3_ret_fu_223                       |    0    |    0    |
|          |                        kernel_data_V_1_0_ret_fu_227                       |    0    |    0    |
|          |                        kernel_data_V_1_1_ret_fu_231                       |    0    |    0    |
|          |                        kernel_data_V_1_2_ret_fu_241                       |    0    |    0    |
|          |                        kernel_data_V_1_4_ret_fu_251                       |    0    |    0    |
|          |                        kernel_data_V_1_5_ret_fu_261                       |    0    |    0    |
|          |                        kernel_data_V_1_7_ret_fu_271                       |    0    |    0    |
|          |                        kernel_data_V_1_8_ret_fu_281                       |    0    |    0    |
|          |                            tmp_data_0_V_fu_456                            |    0    |    0    |
|          |                            tmp_data_1_V_fu_460                            |    0    |    0    |
|extractvalue|                            tmp_data_3_V_fu_464                            |    0    |    0    |
|          |                            tmp_data_4_V_fu_468                            |    0    |    0    |
|          |                            tmp_data_5_V_fu_472                            |    0    |    0    |
|          |                            tmp_data_6_V_fu_476                            |    0    |    0    |
|          |                            tmp_data_7_V_fu_480                            |    0    |    0    |
|          |                            tmp_data_8_V_fu_484                            |    0    |    0    |
|          |                            tmp_data_9_V_fu_488                            |    0    |    0    |
|          |                            tmp_data_10_V_fu_492                           |    0    |    0    |
|          |                            tmp_data_11_V_fu_496                           |    0    |    0    |
|          |                            tmp_data_12_V_fu_500                           |    0    |    0    |
|          |                            tmp_data_13_V_fu_504                           |    0    |    0    |
|          |                            tmp_data_14_V_fu_508                           |    0    |    0    |
|          |                            tmp_data_15_V_fu_512                           |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|partselect|                                 tmp_fu_315                                |    0    |    0    |
|          |                               tmp_143_fu_335                              |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                           |   218   |   968   |
|----------|---------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln289_2_reg_567     |    1   |
|      icmp_ln313_reg_571     |    1   |
|      icmp_ln317_reg_580     |    1   |
|kernel_data_V_1_0_ret_reg_532|   16   |
|kernel_data_V_1_1_ret_reg_537|   16   |
|kernel_data_V_1_2_ret_reg_542|   16   |
|kernel_data_V_1_3_ret_reg_527|   16   |
|kernel_data_V_1_4_ret_reg_547|   16   |
|kernel_data_V_1_5_ret_reg_552|   16   |
|kernel_data_V_1_6_ret_reg_522|   16   |
|kernel_data_V_1_7_ret_reg_557|   16   |
|kernel_data_V_1_8_ret_reg_562|   16   |
|     select_ln323_reg_584    |   32   |
|     select_ln328_reg_575    |   32   |
|      storemerge_reg_149     |   32   |
|     tmp_data_0_V_reg_589    |   16   |
|    tmp_data_10_V_reg_634    |   16   |
|    tmp_data_11_V_reg_639    |   16   |
|    tmp_data_12_V_reg_644    |   16   |
|    tmp_data_13_V_reg_649    |   16   |
|    tmp_data_14_V_reg_654    |   16   |
|    tmp_data_15_V_reg_659    |   16   |
|     tmp_data_1_V_reg_594    |   16   |
|     tmp_data_3_V_reg_599    |   16   |
|     tmp_data_4_V_reg_604    |   16   |
|     tmp_data_5_V_reg_609    |   16   |
|     tmp_data_6_V_reg_614    |   16   |
|     tmp_data_7_V_reg_619    |   16   |
|     tmp_data_8_V_reg_624    |   16   |
|     tmp_data_9_V_reg_629    |   16   |
+-----------------------------+--------+
|            Total            |   483  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   218  |   968  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   483  |    -   |
+-----------+--------+--------+
|   Total   |   701  |   968  |
+-----------+--------+--------+
