read_vhdl    cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_v15_1_1//hdl/gig_ethernet_pcs_pma_v15_1_rfs.vhd

read_verilog cores/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_example_design.v

read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_cpll_railing.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_multi_gt.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v
read_verilog cores/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v

