// ============================================================================
// videodr0me_fb: Readout and Phosphor Sim Module
// written 2026 by Videodr0me
// Operates in the 125 MHz video/core clock domain.
// Fetches tile rows via burst read, unpacks them to linear pixels, and
// applies phosphor decay plus background flash.
// ============================================================================

module vfb_readout #(
	parameter TILE_SIZE = 8,
	parameter MAX_BURST_TILES = 15
) (
	input  logic clk_sys, // 125 MHz video/core clock
	input  logic reset,

	// DDRAM Arbitrator Interface
	output logic        readout_ready,
	input  logic        readout_grant,
	output logic [15:0] readout_tile_id,
	output logic [8:0]  readout_burstcnt,
	input  logic [63:0] readout_data,
	input  logic        readout_data_valid,

	output logic        vbl_swap_req,

	// VGA Interface (125 MHz domain, enable = ce_pix)
	output logic [7:0]  VGA_R,
	output logic [7:0]  VGA_G,
	output logic [7:0]  VGA_B,
	output logic        VGA_HS,
	output logic        VGA_VS,
	output logic        VGA_HBLANK,
	output logic        VGA_VBLANK,

	input  logic [10:0] h_cnt,
	input  logic [10:0] v_cnt,
	input  logic        ce_pix,
	input  logic        hsync,
	input  logic        vsync,
	input  logic        hblank,
	input  logic        vblank,

	input  logic [23:0] FLASH_PARAM,
	input  logic [11:0] RENDER_WIDTH,
	input  logic [11:0] RENDER_HEIGHT,

	input  logic [3:0]  draw_idx,           // Phosphor persistence draw index
	input  logic [1:0]  frame_time_bucket,  // 0=1.0x, 1=1.5x, 2=2.0x, 3=2.5x
	input  logic [1:0]  osd_phosphor_mode,  // 0=Off, 1=LUT A, 2=LUT B, 3=LUT C

	output logic [15:0] display_tile_query,
	input  logic        display_tile_dirty
);

	// Two rolling tile-row buffers, for 184 active tiles plus one
	// blanking guard tile. The row is split into 2K and 1K banks.
	localparam ROW_TILES = 185;
	localparam ROW_LOW_WORDS = 2048;
	localparam ROW_HIGH_WORDS = 1024;

	(* ramstyle = "M10K" *) logic [63:0] buffer_0_low [0:ROW_LOW_WORDS-1];
	(* ramstyle = "M10K" *) logic [63:0] buffer_0_high [0:ROW_HIGH_WORDS-1];
	(* ramstyle = "M10K" *) logic [63:0] buffer_1_low [0:ROW_LOW_WORDS-1];
	(* ramstyle = "M10K" *) logic [63:0] buffer_1_high [0:ROW_HIGH_WORDS-1];

	// buf_state indicates which buffer contains the current tile row being displayed.
	logic buf_state;

	// Registered timing inputs feed the tile-buffer address and line-edge logic.
	// This adds one pixel of display latency.
	logic [10:0] h_cnt_r, v_cnt_r;
	logic        hsync_r, vsync_r, hblank_r, vblank_r;
	always_ff @(posedge clk_sys) begin
		if (reset) begin
			// Reset registered timing state so the line-edge detector restarts
			// from a known blank state.
			h_cnt_r  <= 0;
			v_cnt_r  <= 0;
			hsync_r  <= 0;
			vsync_r  <= 0;
			hblank_r <= 1;
			vblank_r <= 1;
		end else begin
			h_cnt_r  <= h_cnt;
			v_cnt_r  <= v_cnt;
			hsync_r  <= hsync;
			vsync_r  <= vsync;
			hblank_r <= hblank;
			vblank_r <= vblank;
		end
	end

	// Edge detection and Frame Sync
	logic [10:0] prev_h_cnt;
	logic        prev_hblank_r;
	logic start_prefetch_row0;
	logic advance_row;
	logic [7:0] advance_fetch_y;

	typedef enum logic [2:0] {
		IDLE,
		SCAN_WAIT,
		SCAN_DECIDE,
		ZERO_DATA,
		BURST_REQ,
		BURST_WAIT,
		BURST_DATA
	} fetch_state_t;
	fetch_state_t fetch_state = IDLE;

	always_ff @(posedge clk_sys) begin
		if (reset) begin
			prev_h_cnt <= 0;
			prev_hblank_r <= 1;
			start_prefetch_row0 <= 0;
			advance_row <= 0;
			advance_fetch_y <= 0;
			vbl_swap_req <= 0;
		end else begin
			prev_h_cnt <= h_cnt_r;
			prev_hblank_r <= hblank_r;

			start_prefetch_row0 <= 0;
			advance_row <= 0;
			vbl_swap_req <= 0;

			// Detect when h_cnt becomes 0 (start of a new line)
			if (h_cnt_r == 0 && prev_h_cnt != 0) begin
				if (v_cnt_r == RENDER_HEIGHT) begin
					// VBLANK starts: prefetch row 0.
					start_prefetch_row0 <= 1;
					vbl_swap_req <= 1;
				end
			end

			// Switch to the next prepared tile row during the blanking part of
			// local line 7.
			if (!prev_hblank_r && hblank_r) begin
				if ((v_cnt_r + 11'd1) < RENDER_HEIGHT &&
				    v_cnt_r[2:0] == 3'd7) begin
					if (fetch_state == IDLE) begin
						advance_row <= 1;
						advance_fetch_y <= v_cnt_r[10:3] + 8'd2;
					end
				end
			end
		end
	end

	// Buffer Filling State Machine

	// Registered tile-grid dimensions used by the fetch FSM. These change only
	// on video mode switches.
	logic [8:0] render_tile_cols;  // ceil(RENDER_WIDTH / 8)
	logic [8:0] render_tile_rows;  // ceil(RENDER_HEIGHT / 8)
	always_ff @(posedge clk_sys) begin
		render_tile_cols <= 9'(((RENDER_WIDTH  + 12'd7) >> 3));
		render_tile_rows <= 9'(((RENDER_HEIGHT + 12'd7) >> 3));
	end

	logic [7:0] fetch_tile_x;
	logic [7:0] target_fetch_y;
	logic       row0_prefetch_active;

	logic [7:0] run_start_x;
	logic [4:0] run_length;     // Up to 16
	logic [4:0] zero_word_cnt;  // 0 to 15 for inline zeroing
	logic [8:0] burst_beat_cnt; // Up to 256 for BURST_DATA

	assign display_tile_query = {target_fetch_y, fetch_tile_x};

	wire row_end = ({4'd0, fetch_tile_x} + 12'd1 >= {3'd0, render_tile_cols});
	wire row_done = ({4'd0, fetch_tile_x} >= {3'd0, render_tile_cols});

	// Pipelined BRAM Write Registers
	logic        bram_we_r;
	logic        bram_buf_r;
	logic [11:0] bram_addr_r;
	logic [63:0] bram_data_r;

	always_ff @(posedge clk_sys) begin
		if (reset) begin
			fetch_state <= IDLE;
			readout_ready <= 0;
			buf_state <= 0;
			bram_we_r <= 0;
			row0_prefetch_active <= 0;
		end else begin
			// Force unconditional resync on VBLANK. If the readout module was
			// temporarily starved by arbiter congestion, it drops the current
			// fetch and realigns to row 0.
			if (start_prefetch_row0) begin
				buf_state <= 0; // Reset rolling buffer
				target_fetch_y <= 0;
				fetch_tile_x <= 0;
				run_length <= 0;
				fetch_state <= SCAN_WAIT;
				readout_ready <= 0; // Abort any pending grants
				row0_prefetch_active <= 1;
			end else begin
				case (fetch_state)
					IDLE: begin
						if (advance_row) begin
							buf_state <= ~buf_state;
							target_fetch_y <= advance_fetch_y;
							// Only fetch if the row after the prepared display
							// row is within render height.
							if ({1'b0, advance_fetch_y} < render_tile_rows) begin
								fetch_tile_x <= 0;
								run_length <= 0;
								fetch_state <= SCAN_WAIT;
							end
						end
					end

				SCAN_WAIT: begin
					// Wait 1 cycle for M10K ram display_tile_dirty to become valid
					fetch_state <= SCAN_DECIDE;
				end

				SCAN_DECIDE: begin
					if (display_tile_dirty) begin
						if (run_length == 0) run_start_x <= fetch_tile_x;

						if (row_end) begin
							// End of row: burst the run including this tile
							run_length <= run_length + 5'd1;
							fetch_tile_x <= fetch_tile_x + 8'd1;
							fetch_state <= BURST_REQ;
						end else if (run_length + 5'd1 == MAX_BURST_TILES[4:0]) begin
							// Max burst limit reached
							run_length <= run_length + 5'd1;
							fetch_tile_x <= fetch_tile_x + 8'd1;
							fetch_state <= BURST_REQ;
						end else begin
							// Continue scanning
							run_length <= run_length + 5'd1;
							fetch_tile_x <= fetch_tile_x + 8'd1;
							fetch_state <= SCAN_WAIT;
						end
					end else begin
						// Clean tile found
						if (run_length > 0) begin
							// We have an active run of dirty tiles. We must burst them first.
							// Do NOT advance fetch_tile_x so we evaluate this clean tile again.
							fetch_state <= BURST_REQ;
						end else begin
							// No active run. Zero this clean tile inline.
							zero_word_cnt <= 0;
							fetch_state <= ZERO_DATA;
						end
					end
				end

				ZERO_DATA: begin
					if (zero_word_cnt == 5'd15) begin
						if (row_end) begin
							if (row0_prefetch_active) begin
								row0_prefetch_active <= 0;
								buf_state <= ~buf_state;
								target_fetch_y <= 8'd1;
								if (render_tile_rows > 9'd1) begin
									fetch_tile_x <= 0;
									run_length <= 0;
									fetch_state <= SCAN_WAIT;
								end else begin
									fetch_state <= IDLE;
								end
							end else begin
								fetch_state <= IDLE;
							end
						end else begin
							fetch_tile_x <= fetch_tile_x + 8'd1;
							fetch_state <= SCAN_WAIT;
						end
					end else begin
						zero_word_cnt <= zero_word_cnt + 5'd1;
					end
				end

				BURST_REQ: begin
					readout_ready <= 1;
					readout_tile_id <= {target_fetch_y, run_start_x};
					readout_burstcnt <= {4'd0, run_length} << 4; // run_length * 16
					burst_beat_cnt <= 0;
					fetch_state <= BURST_WAIT;
				end

				BURST_WAIT: begin
					if (readout_grant) begin
						readout_ready <= 0;
						fetch_state <= BURST_DATA;
					end
				end

				BURST_DATA: begin
					if (readout_data_valid) begin
						if (burst_beat_cnt + 9'd1 == readout_burstcnt) begin
							run_length <= 0;
							// If we hit the end of the row, go to IDLE
							if (row_done) begin
								if (row0_prefetch_active) begin
									row0_prefetch_active <= 0;
									buf_state <= ~buf_state;
									target_fetch_y <= 8'd1;
									if (render_tile_rows > 9'd1) begin
										fetch_tile_x <= 0;
										run_length <= 0;
										fetch_state <= SCAN_WAIT;
									end else begin
										fetch_state <= IDLE;
									end
								end else begin
									fetch_state <= IDLE;
								end
							end else begin
								fetch_state <= SCAN_WAIT;
							end
						end else begin
							burst_beat_cnt <= burst_beat_cnt + 9'd1;
						end
					end
				end
				endcase
			end

			// Pipelined BRAM writes
			bram_we_r <= 0;
			if (fetch_state == BURST_DATA && readout_data_valid) begin
				bram_we_r   <= 1;
				bram_buf_r  <= ~buf_state;
				bram_addr_r <= {run_start_x + burst_beat_cnt[8:4], burst_beat_cnt[3:0]};
				bram_data_r <= readout_data;
			end else if (fetch_state == ZERO_DATA) begin
				bram_we_r   <= 1;
				bram_buf_r  <= ~buf_state;
				bram_addr_r <= {fetch_tile_x, zero_word_cnt[3:0]};
				bram_data_r <= 64'd0;
			end

			if (bram_we_r) begin
				if (bram_buf_r == 0) begin
					if (!bram_addr_r[11])
						buffer_0_low[bram_addr_r[10:0]] <= bram_data_r;
					else
						buffer_0_high[bram_addr_r[9:0]] <= bram_data_r;
				end else begin
					if (!bram_addr_r[11])
						buffer_1_low[bram_addr_r[10:0]] <= bram_data_r;
					else
						buffer_1_high[bram_addr_r[9:0]] <= bram_data_r;
				end
			end
		end
	end

	// Unpacker & Sync Pipeline

	// Delay pipeline for VGA syncs.
	//
	// Pixel path is six ce_pix edges from raw h_cnt/v_cnt to the registered
	// VGA RGB packet:
	//   input register -> M10K read -> word mux -> pixel extract
	//   -> decode/LUT register -> final intensity register -> output register.
	//
	// Sync/blank take the same effective six-edge path. The final output stage
	// samples the pre-output pipe tap and registers RGB plus sync/blank together.
	localparam READ_ADVANCE = 6;

	logic [READ_ADVANCE-1:0] hs_pipe, vs_pipe, hb_pipe, vb_pipe;

	always_ff @(posedge clk_sys) begin
		if (reset) begin
			hs_pipe <= {READ_ADVANCE{1'b1}};
			vs_pipe <= {READ_ADVANCE{1'b1}};
			hb_pipe <= {READ_ADVANCE{1'b1}};
			vb_pipe <= {READ_ADVANCE{1'b1}};
		end else if (ce_pix) begin
			hs_pipe <= {hs_pipe[READ_ADVANCE-2:0], hsync_r};
			vs_pipe <= {vs_pipe[READ_ADVANCE-2:0], vsync_r};
			hb_pipe <= {hb_pipe[READ_ADVANCE-2:0], hblank_r};
			vb_pipe <= {vb_pipe[READ_ADVANCE-2:0], vblank_r};
		end
	end

	// Final sync/blank packet for the registered RGB output stage.
	// RGB and timing are sampled from the same pre-output pipe tap.
	wire vga_hs_pre     = hs_pipe[READ_ADVANCE-2];
	wire vga_vs_pre     = vs_pipe[READ_ADVANCE-2];
	wire vga_hblank_pre = hb_pipe[READ_ADVANCE-2];
	wire vga_vblank_pre = vb_pipe[READ_ADVANCE-2];

	// Pixel Read Addresses
	wire [7:0] cur_tile_x = h_cnt_r[10:3];
	wire [5:0] cur_offset = {v_cnt_r[2:0], h_cnt_r[2:0]};
	wire [7:0] safe_tile_x =
		(hblank_r || cur_tile_x >= ROW_TILES) ? 8'(ROW_TILES-1) : cur_tile_x;
	wire [13:0] read_addr = {safe_tile_x, cur_offset}; // [13:2] = word addr, [1:0] = pixel sel
	wire [11:0] read_word_addr = read_addr[13:2];
	logic [1:0] pixel_sel_d1;
	logic [1:0] pixel_sel_d2;
	logic       buf_state_d1;
	logic       word_bank_d1;
	logic [63:0] raw_word_0_low, raw_word_0_high;
	logic [63:0] raw_word_1_low, raw_word_1_high;

	always_ff @(posedge clk_sys) begin
		if (ce_pix) begin
			pixel_sel_d1 <= read_addr[1:0];
			buf_state_d1 <= buf_state;
			word_bank_d1 <= read_word_addr[11];
			raw_word_0_low <= buffer_0_low[read_word_addr[10:0]];
			raw_word_0_high <= buffer_0_high[read_word_addr[9:0]];
			raw_word_1_low <= buffer_1_low[read_word_addr[10:0]];
			raw_word_1_high <= buffer_1_high[read_word_addr[9:0]];
		end
	end

	logic [63:0] raw_word;
	always_ff @(posedge clk_sys) begin
		if (ce_pix) begin
			pixel_sel_d2 <= pixel_sel_d1;
			case ({buf_state_d1, word_bank_d1})
				2'b00: raw_word <= raw_word_0_low;
				2'b01: raw_word <= raw_word_0_high;
				2'b10: raw_word <= raw_word_1_low;
				2'b11: raw_word <= raw_word_1_high;
			endcase
		end
	end

	logic [15:0] raw_pixel;
	always_ff @(posedge clk_sys) begin
		if (ce_pix) begin
			case (pixel_sel_d2)
				2'b00: raw_pixel <= raw_word[15:0];
				2'b01: raw_pixel <= raw_word[31:16];
				2'b10: raw_pixel <= raw_word[47:32];
				2'b11: raw_pixel <= raw_word[63:48];
			endcase
		end
	end

	// Formatting Stage (with Phosphor Decay Sim)

	// Pipeline Stage A: decode + decay LUT
	wire [2:0] pixel_rgb_comb = raw_pixel[15:13];
	wire [8:0] pixel_int_comb = raw_pixel[8:0];

	// Phosphor persistence: extract draw index and compute age
	wire [3:0] pixel_draw_idx = raw_pixel[12:9];
	wire [3:0] pixel_age_raw = draw_idx - pixel_draw_idx;
	wire [5:0] pixel_age_half_round = ({2'd0, pixel_age_raw} + 6'd1) >> 1;
	reg [5:0] pixel_age_scaled;
	always_comb begin
		case (frame_time_bucket)
			2'd1: pixel_age_scaled = {2'd0, pixel_age_raw} + pixel_age_half_round;                 // 1.5x
			2'd2: pixel_age_scaled = {1'd0, pixel_age_raw, 1'b0};                                  // 2.0x
			2'd3: pixel_age_scaled = {1'd0, pixel_age_raw, 1'b0} + pixel_age_half_round;           // 2.5x
			default: pixel_age_scaled = {2'd0, pixel_age_raw};                                     // 1.0x
		endcase
	end
	wire [3:0] pixel_age = (pixel_age_scaled > 6'd15) ? 4'd15 : pixel_age_scaled[3:0];

	// Decay LUT (inline case, 3 presets x 16 ages)
	// Values = floor(256 x base^age), capped at 255
	reg [7:0] decay_factor_comb;
	always_comb begin
		case ({osd_phosphor_mode, pixel_age})
			// LUT A (mode 1, base 0.94)
			{2'd1, 4'd0}:  decay_factor_comb = 8'd255;
			{2'd1, 4'd1}:  decay_factor_comb = 8'd240;
			{2'd1, 4'd2}:  decay_factor_comb = 8'd225;
			{2'd1, 4'd3}:  decay_factor_comb = 8'd212;
			{2'd1, 4'd4}:  decay_factor_comb = 8'd199;
			{2'd1, 4'd5}:  decay_factor_comb = 8'd187;
			{2'd1, 4'd6}:  decay_factor_comb = 8'd176;
			{2'd1, 4'd7}:  decay_factor_comb = 8'd165;
			{2'd1, 4'd8}:  decay_factor_comb = 8'd155;
			{2'd1, 4'd9}:  decay_factor_comb = 8'd146;
			{2'd1, 4'd10}: decay_factor_comb = 8'd137;
			{2'd1, 4'd11}: decay_factor_comb = 8'd129;
			{2'd1, 4'd12}: decay_factor_comb = 8'd121;
			{2'd1, 4'd13}: decay_factor_comb = 8'd114;
			{2'd1, 4'd14}: decay_factor_comb = 8'd107;
			{2'd1, 4'd15}: decay_factor_comb = 8'd101;
			// LUT B (mode 2, base 0.96)
			{2'd2, 4'd0}:  decay_factor_comb = 8'd255;
			{2'd2, 4'd1}:  decay_factor_comb = 8'd245;
			{2'd2, 4'd2}:  decay_factor_comb = 8'd235;
			{2'd2, 4'd3}:  decay_factor_comb = 8'd226;
			{2'd2, 4'd4}:  decay_factor_comb = 8'd217;
			{2'd2, 4'd5}:  decay_factor_comb = 8'd208;
			{2'd2, 4'd6}:  decay_factor_comb = 8'd200;
			{2'd2, 4'd7}:  decay_factor_comb = 8'd192;
			{2'd2, 4'd8}:  decay_factor_comb = 8'd184;
			{2'd2, 4'd9}:  decay_factor_comb = 8'd177;
			{2'd2, 4'd10}: decay_factor_comb = 8'd170;
			{2'd2, 4'd11}: decay_factor_comb = 8'd163;
			{2'd2, 4'd12}: decay_factor_comb = 8'd156;
			{2'd2, 4'd13}: decay_factor_comb = 8'd150;
			{2'd2, 4'd14}: decay_factor_comb = 8'd144;
			{2'd2, 4'd15}: decay_factor_comb = 8'd138;
			// LUT C (mode 3, base 0.98)
			{2'd3, 4'd0}:  decay_factor_comb = 8'd255;
			{2'd3, 4'd1}:  decay_factor_comb = 8'd250;
			{2'd3, 4'd2}:  decay_factor_comb = 8'd245;
			{2'd3, 4'd3}:  decay_factor_comb = 8'd240;
			{2'd3, 4'd4}:  decay_factor_comb = 8'd235;
			{2'd3, 4'd5}:  decay_factor_comb = 8'd230;
			{2'd3, 4'd6}:  decay_factor_comb = 8'd225;
			{2'd3, 4'd7}:  decay_factor_comb = 8'd221;
			{2'd3, 4'd8}:  decay_factor_comb = 8'd216;
			{2'd3, 4'd9}:  decay_factor_comb = 8'd212;
			{2'd3, 4'd10}: decay_factor_comb = 8'd208;
			{2'd3, 4'd11}: decay_factor_comb = 8'd204;
			{2'd3, 4'd12}: decay_factor_comb = 8'd200;
			{2'd3, 4'd13}: decay_factor_comb = 8'd196;
			{2'd3, 4'd14}: decay_factor_comb = 8'd192;
			{2'd3, 4'd15}: decay_factor_comb = 8'd188;
			// Off (mode 0) is handled by the bypass mux in stage B.
			default: decay_factor_comb = 8'd255;
		endcase
	end

	// Register LUT output with the decoded pixel fields.
	logic [7:0] decay_factor_r;
	logic [8:0] pixel_int_r;
	logic [2:0] pixel_rgb_r;
	logic [1:0] phosphor_mode_r;
	always_ff @(posedge clk_sys) begin
		if (ce_pix) begin
			decay_factor_r <= decay_factor_comb;
			pixel_int_r    <= pixel_int_comb;
			pixel_rgb_r    <= pixel_rgb_comb;
			phosphor_mode_r <= osd_phosphor_mode;
		end
	end

	// Pipeline Stage B: multiply + bypass mux
	wire [16:0] decayed_full = pixel_int_r * decay_factor_r;  // 9x8 = 17 bits
	wire [8:0]  decayed_int  = decayed_full[16:8];            // >>8

	// Off mode passes pixel_int without modification.
	wire [8:0] final_int_comb = (phosphor_mode_r == 2'd0) ? pixel_int_r : decayed_int;

	// Register multiply output before excess/spill conversion.
	logic [8:0] final_int;
	logic [2:0] pixel_rgb;
	always_ff @(posedge clk_sys) begin
		if (ce_pix) begin
			final_int <= final_int_comb;
			pixel_rgb <= pixel_rgb_r;
		end
	end

	// Excess/spill calculation on the registered (possibly decayed) intensity.
	// Overflowed non-white pixels keep their accumulated 9-bit intensity, but
	// present active channels at 232 and distribute the remaining energy over
	// inactive channels. This keeps perceived overflow energy while reducing
	// saturated active-channel input into the downstream bloom filter.
	localparam logic [7:0] OVERFLOW_MAIN_CEIL = 8'd232;
	localparam logic [8:0] OVERFLOW_SPILL_BASE = 9'd232;
	localparam logic [8:0] OVERFLOW_SPILL_CAP = 9'd64;

	logic [8:0] overflow_rest;
	logic [8:0] spill_half_raw;
	logic [7:0] spill_full;
	logic [7:0] spill_half;
	logic [7:0] out_r_int;
	logic [7:0] out_g_int;
	logic [7:0] out_b_int;

	assign overflow_rest =
		final_int[8] ? (final_int - OVERFLOW_SPILL_BASE) : 9'd0;
	assign spill_half_raw = overflow_rest >> 1;
	assign spill_full =
		(overflow_rest > OVERFLOW_SPILL_CAP)
			? 8'd64 : overflow_rest[7:0];
	assign spill_half =
		(spill_half_raw > OVERFLOW_SPILL_CAP)
			? 8'd64 : spill_half_raw[7:0];

	always_comb begin
		out_r_int = 8'd0;
		out_g_int = 8'd0;
		out_b_int = 8'd0;

		if (!final_int[8]) begin
			out_r_int = pixel_rgb[2] ? final_int[7:0] : 8'd0;
			out_g_int = pixel_rgb[1] ? final_int[7:0] : 8'd0;
			out_b_int = pixel_rgb[0] ? final_int[7:0] : 8'd0;
		end else begin
			unique case (pixel_rgb)
				3'b001: begin
					out_r_int = spill_half;
					out_g_int = spill_half;
					out_b_int = OVERFLOW_MAIN_CEIL;
				end
				3'b010: begin
					out_r_int = spill_half;
					out_g_int = OVERFLOW_MAIN_CEIL;
					out_b_int = spill_half;
				end
				3'b011: begin
					out_r_int = spill_full;
					out_g_int = OVERFLOW_MAIN_CEIL;
					out_b_int = OVERFLOW_MAIN_CEIL;
				end
				3'b100: begin
					out_r_int = OVERFLOW_MAIN_CEIL;
					out_g_int = spill_half;
					out_b_int = spill_half;
				end
				3'b101: begin
					out_r_int = OVERFLOW_MAIN_CEIL;
					out_g_int = spill_full;
					out_b_int = OVERFLOW_MAIN_CEIL;
				end
				3'b110: begin
					out_r_int = OVERFLOW_MAIN_CEIL;
					out_g_int = OVERFLOW_MAIN_CEIL;
					out_b_int = spill_full;
				end
				3'b111: begin
					out_r_int = 8'd255;
					out_g_int = 8'd255;
					out_b_int = 8'd255;
				end
				default: begin
					out_r_int = 8'd0;
					out_g_int = 8'd0;
					out_b_int = 8'd0;
				end
			endcase
		end
	end

	// Registered output stage.
	always_ff @(posedge clk_sys) begin
		if (reset) begin
			VGA_R <= 8'd0;
			VGA_G <= 8'd0;
			VGA_B <= 8'd0;
			VGA_HS <= 1'b1;
			VGA_VS <= 1'b1;
			VGA_HBLANK <= 1'b1;
			VGA_VBLANK <= 1'b1;
		end else if (ce_pix) begin
			VGA_HS <= vga_hs_pre;
			VGA_VS <= vga_vs_pre;
			VGA_HBLANK <= vga_hblank_pre;
			VGA_VBLANK <= vga_vblank_pre;

			if (~vga_hblank_pre && ~vga_vblank_pre) begin
				if (final_int == 9'd0 || pixel_rgb == 3'b000) begin
					// Background flash effect for black pixels
					VGA_R <= FLASH_PARAM[23:16];
					VGA_G <= FLASH_PARAM[15:8];
					VGA_B <= FLASH_PARAM[7:0];
				end else begin
					VGA_R <= out_r_int;
					VGA_G <= out_g_int;
					VGA_B <= out_b_int;
				end
			end else begin
				VGA_R <= 8'd0;
				VGA_G <= 8'd0;
				VGA_B <= 8'd0;
			end
		end
	end

endmodule
