var group___s_p_i___peripheral__access__layer___g_r_o_u_p =
[
    [ "SPI struct", "group___s_p_i__structs___g_r_o_u_p.html", "group___s_p_i__structs___g_r_o_u_p" ],
    [ "SPI Register Masks", "group___s_p_i___register___masks___g_r_o_u_p.html", "group___s_p_i___register___masks___g_r_o_u_p" ],
    [ "SPI0", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gaf26e39c91b262cc480085abcc450d3d5", null ],
    [ "SPI0_BASE_PTR", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#ga851f64a97b5919c1f99a34db5918b3b4", null ],
    [ "SPI0_BasePtr", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad6874c2719efc1ecc08b11044fb82b8f", null ],
    [ "SPI1", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gad483be344a28ac800be8f03654a9612f", null ],
    [ "SPI1_BASE_PTR", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#gae28fd789e0602a32076c1c13ca39f5af", null ],
    [ "SPI1_BasePtr", "group___s_p_i___peripheral__access__layer___g_r_o_u_p.html#ga34b16ad97f44b2ff1d1f9462f2ba6380", null ]
];