// Seed: 3381371432
module module_0 (
    output uwire id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5
);
  assign id_2 = id_4;
  assign module_1.id_1 = 0;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd70,
    parameter id_4 = 32'd58,
    parameter id_8 = 32'd85
) (
    input wire id_0,
    input wand id_1,
    input supply0 _id_2
    , _id_8,
    output uwire id_3,
    input tri1 _id_4,
    input wor id_5,
    input wire id_6
);
  reg [(  id_8  |  id_4  <  1  ) : 1] id_9 = -1'b0;
  always @(id_5 - id_5 or negedge id_4) id_9 = 1;
  wire id_10 = -1;
  logic [id_2 : -1  /  1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_0,
      id_6,
      id_6
  );
  wire id_12;
  wire id_13;
  integer [1 : -1] id_14;
endmodule
