#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028c9d8778d0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000028c9d90edc0_0 .net "PC", 31 0, L_0000028c9d98ebe0;  1 drivers
v0000028c9d90ef00_0 .net "cycles_consumed", 31 0, v0000028c9d910b20_0;  1 drivers
v0000028c9d90f180_0 .var "input_clk", 0 0;
v0000028c9d90f220_0 .var "rst", 0 0;
S_0000028c9d619f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000028c9d8778d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000028c9d84c310 .functor NOR 1, v0000028c9d90f180_0, v0000028c9d8fbe60_0, C4<0>, C4<0>;
L_0000028c9d84ccb0 .functor AND 1, v0000028c9d8df3c0_0, v0000028c9d8df460_0, C4<1>, C4<1>;
L_0000028c9d84b9e0 .functor AND 1, L_0000028c9d84ccb0, L_0000028c9d90f2c0, C4<1>, C4<1>;
L_0000028c9d84be40 .functor AND 1, v0000028c9d8cd540_0, v0000028c9d8cdc20_0, C4<1>, C4<1>;
L_0000028c9d84c7e0 .functor AND 1, L_0000028c9d84be40, L_0000028c9d90f360, C4<1>, C4<1>;
L_0000028c9d84ce70 .functor AND 1, v0000028c9d8fb000_0, v0000028c9d8faec0_0, C4<1>, C4<1>;
L_0000028c9d84c690 .functor AND 1, L_0000028c9d84ce70, L_0000028c9d90f540, C4<1>, C4<1>;
L_0000028c9d84c8c0 .functor AND 1, v0000028c9d8df3c0_0, v0000028c9d8df460_0, C4<1>, C4<1>;
L_0000028c9d84c380 .functor AND 1, L_0000028c9d84c8c0, L_0000028c9d90fae0, C4<1>, C4<1>;
L_0000028c9d84cd90 .functor AND 1, v0000028c9d8cd540_0, v0000028c9d8cdc20_0, C4<1>, C4<1>;
L_0000028c9d84c0e0 .functor AND 1, L_0000028c9d84cd90, L_0000028c9d90fb80, C4<1>, C4<1>;
L_0000028c9d84c700 .functor AND 1, v0000028c9d8fb000_0, v0000028c9d8faec0_0, C4<1>, C4<1>;
L_0000028c9d84c150 .functor AND 1, L_0000028c9d84c700, L_0000028c9d912880, C4<1>, C4<1>;
L_0000028c9d913f50 .functor NOT 1, L_0000028c9d84c310, C4<0>, C4<0>, C4<0>;
L_0000028c9d914420 .functor NOT 1, L_0000028c9d84c310, C4<0>, C4<0>, C4<0>;
L_0000028c9d97a350 .functor NOT 1, L_0000028c9d84c310, C4<0>, C4<0>, C4<0>;
L_0000028c9d97bbd0 .functor NOT 1, L_0000028c9d84c310, C4<0>, C4<0>, C4<0>;
L_0000028c9d97bc40 .functor NOT 1, L_0000028c9d84c310, C4<0>, C4<0>, C4<0>;
L_0000028c9d98ebe0 .functor BUFZ 32, v0000028c9d8fa4c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8fd260_0 .net "EX1_ALU_OPER1", 31 0, L_0000028c9d915ca0;  1 drivers
v0000028c9d8fd760_0 .net "EX1_ALU_OPER2", 31 0, L_0000028c9d97a190;  1 drivers
v0000028c9d8fd300_0 .net "EX1_PC", 31 0, v0000028c9d8ddc00_0;  1 drivers
v0000028c9d8fd620_0 .net "EX1_PFC", 31 0, v0000028c9d8de420_0;  1 drivers
v0000028c9d8fd580_0 .net "EX1_PFC_to_IF", 31 0, L_0000028c9d90ca20;  1 drivers
v0000028c9d8fd800_0 .net "EX1_forward_to_B", 31 0, v0000028c9d8de1a0_0;  1 drivers
v0000028c9d8fd120_0 .net "EX1_is_beq", 0 0, v0000028c9d8dd200_0;  1 drivers
v0000028c9d8f59c0_0 .net "EX1_is_bne", 0 0, v0000028c9d8de740_0;  1 drivers
v0000028c9d8f7680_0 .net "EX1_is_jal", 0 0, v0000028c9d8deb00_0;  1 drivers
v0000028c9d8f7360_0 .net "EX1_is_jr", 0 0, v0000028c9d8dcb20_0;  1 drivers
v0000028c9d8f70e0_0 .net "EX1_is_oper2_immed", 0 0, v0000028c9d8dd8e0_0;  1 drivers
v0000028c9d8f5a60_0 .net "EX1_memread", 0 0, v0000028c9d8dc9e0_0;  1 drivers
v0000028c9d8f6280_0 .net "EX1_memwrite", 0 0, v0000028c9d8de920_0;  1 drivers
v0000028c9d8f7040_0 .net "EX1_opcode", 11 0, v0000028c9d8dd700_0;  1 drivers
v0000028c9d8f5c40_0 .net "EX1_predicted", 0 0, v0000028c9d8dda20_0;  1 drivers
v0000028c9d8f7cc0_0 .net "EX1_rd_ind", 4 0, v0000028c9d8ddf20_0;  1 drivers
v0000028c9d8f5b00_0 .net "EX1_rd_indzero", 0 0, v0000028c9d8dd160_0;  1 drivers
v0000028c9d8f61e0_0 .net "EX1_regwrite", 0 0, v0000028c9d8ddfc0_0;  1 drivers
v0000028c9d8f6dc0_0 .net "EX1_rs1", 31 0, v0000028c9d8dd7a0_0;  1 drivers
v0000028c9d8f7720_0 .net "EX1_rs1_ind", 4 0, v0000028c9d8de9c0_0;  1 drivers
v0000028c9d8f5ba0_0 .net "EX1_rs2", 31 0, v0000028c9d8dca80_0;  1 drivers
v0000028c9d8f5ce0_0 .net "EX1_rs2_ind", 4 0, v0000028c9d8dd2a0_0;  1 drivers
v0000028c9d8f7d60_0 .net "EX1_rs2_out", 31 0, L_0000028c9d97af90;  1 drivers
v0000028c9d8f60a0_0 .net "EX2_ALU_OPER1", 31 0, v0000028c9d8e0180_0;  1 drivers
v0000028c9d8f5d80_0 .net "EX2_ALU_OPER2", 31 0, v0000028c9d8dfaa0_0;  1 drivers
v0000028c9d8f7e00_0 .net "EX2_ALU_OUT", 31 0, L_0000028c9d90d560;  1 drivers
v0000028c9d8f7400_0 .net "EX2_PC", 31 0, v0000028c9d8e0040_0;  1 drivers
v0000028c9d8f7ae0_0 .net "EX2_PFC_to_IF", 31 0, v0000028c9d8dfbe0_0;  1 drivers
v0000028c9d8f5e20_0 .net "EX2_forward_to_B", 31 0, v0000028c9d8e0360_0;  1 drivers
v0000028c9d8f5ec0_0 .net "EX2_is_beq", 0 0, v0000028c9d8e0400_0;  1 drivers
v0000028c9d8f6a00_0 .net "EX2_is_bne", 0 0, v0000028c9d8df6e0_0;  1 drivers
v0000028c9d8f6320_0 .net "EX2_is_jal", 0 0, v0000028c9d8def60_0;  1 drivers
v0000028c9d8f7b80_0 .net "EX2_is_jr", 0 0, v0000028c9d8dfc80_0;  1 drivers
v0000028c9d8f7c20_0 .net "EX2_is_oper2_immed", 0 0, v0000028c9d8df0a0_0;  1 drivers
v0000028c9d8f7860_0 .net "EX2_memread", 0 0, v0000028c9d8dfd20_0;  1 drivers
v0000028c9d8f6c80_0 .net "EX2_memwrite", 0 0, v0000028c9d8df140_0;  1 drivers
v0000028c9d8f6820_0 .net "EX2_opcode", 11 0, v0000028c9d8dfe60_0;  1 drivers
v0000028c9d8f74a0_0 .net "EX2_predicted", 0 0, v0000028c9d8df1e0_0;  1 drivers
v0000028c9d8f7540_0 .net "EX2_rd_ind", 4 0, v0000028c9d8df280_0;  1 drivers
v0000028c9d8f6b40_0 .net "EX2_rd_indzero", 0 0, v0000028c9d8df460_0;  1 drivers
v0000028c9d8f7ea0_0 .net "EX2_regwrite", 0 0, v0000028c9d8df3c0_0;  1 drivers
v0000028c9d8f77c0_0 .net "EX2_rs1", 31 0, v0000028c9d8df320_0;  1 drivers
v0000028c9d8f79a0_0 .net "EX2_rs1_ind", 4 0, v0000028c9d8df500_0;  1 drivers
v0000028c9d8f7900_0 .net "EX2_rs2_ind", 4 0, v0000028c9d8df5a0_0;  1 drivers
v0000028c9d8f7f40_0 .net "EX2_rs2_out", 31 0, v0000028c9d8e2d50_0;  1 drivers
v0000028c9d8f5920_0 .net "ID_INST", 31 0, v0000028c9d8e8d90_0;  1 drivers
v0000028c9d8f7fe0_0 .net "ID_PC", 31 0, v0000028c9d8fa880_0;  1 drivers
v0000028c9d8f8080_0 .net "ID_PFC_to_EX", 31 0, L_0000028c9d913640;  1 drivers
v0000028c9d8f5f60_0 .net "ID_PFC_to_IF", 31 0, L_0000028c9d9135a0;  1 drivers
v0000028c9d8f6000_0 .net "ID_forward_to_B", 31 0, L_0000028c9d9122e0;  1 drivers
v0000028c9d8f6140_0 .net "ID_is_beq", 0 0, L_0000028c9d912600;  1 drivers
v0000028c9d8f7a40_0 .net "ID_is_bne", 0 0, L_0000028c9d912ba0;  1 drivers
v0000028c9d8f63c0_0 .net "ID_is_j", 0 0, L_0000028c9d913c80;  1 drivers
v0000028c9d8f6be0_0 .net "ID_is_jal", 0 0, L_0000028c9d913b40;  1 drivers
v0000028c9d8f7180_0 .net "ID_is_jr", 0 0, L_0000028c9d913820;  1 drivers
v0000028c9d8f6460_0 .net "ID_is_oper2_immed", 0 0, L_0000028c9d914340;  1 drivers
v0000028c9d8f6500_0 .net "ID_memread", 0 0, L_0000028c9d913d20;  1 drivers
v0000028c9d8f65a0_0 .net "ID_memwrite", 0 0, L_0000028c9d9136e0;  1 drivers
v0000028c9d8f6640_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  1 drivers
v0000028c9d8f66e0_0 .net "ID_predicted", 0 0, v0000028c9d8e1f90_0;  1 drivers
v0000028c9d8f6d20_0 .net "ID_rd_ind", 4 0, v0000028c9d8fa100_0;  1 drivers
v0000028c9d8f6780_0 .net "ID_regwrite", 0 0, L_0000028c9d913be0;  1 drivers
v0000028c9d8f68c0_0 .net "ID_rs1", 31 0, v0000028c9d8e6810_0;  1 drivers
v0000028c9d8f7220_0 .net "ID_rs1_ind", 4 0, v0000028c9d8f93e0_0;  1 drivers
v0000028c9d8f6960_0 .net "ID_rs2", 31 0, v0000028c9d8e8250_0;  1 drivers
v0000028c9d8f6aa0_0 .net "ID_rs2_ind", 4 0, v0000028c9d8f9f20_0;  1 drivers
v0000028c9d8f6e60_0 .net "IF_INST", 31 0, L_0000028c9d914f10;  1 drivers
v0000028c9d8f6f00_0 .net "IF_pc", 31 0, v0000028c9d8fa4c0_0;  1 drivers
v0000028c9d8f6fa0_0 .net "MEM_ALU_OUT", 31 0, v0000028c9d8cd7c0_0;  1 drivers
v0000028c9d8f72c0_0 .net "MEM_Data_mem_out", 31 0, v0000028c9d8fcf40_0;  1 drivers
v0000028c9d8f75e0_0 .net "MEM_memread", 0 0, v0000028c9d8cd0e0_0;  1 drivers
v0000028c9d90fcc0_0 .net "MEM_memwrite", 0 0, v0000028c9d8ce120_0;  1 drivers
v0000028c9d910bc0_0 .net "MEM_opcode", 11 0, v0000028c9d8cf3e0_0;  1 drivers
v0000028c9d910940_0 .net "MEM_rd_ind", 4 0, v0000028c9d8cf160_0;  1 drivers
v0000028c9d90f400_0 .net "MEM_rd_indzero", 0 0, v0000028c9d8cdc20_0;  1 drivers
v0000028c9d90ed20_0 .net "MEM_regwrite", 0 0, v0000028c9d8cd540_0;  1 drivers
v0000028c9d9106c0_0 .net "MEM_rs2", 31 0, v0000028c9d8ceee0_0;  1 drivers
v0000028c9d90efa0_0 .net "PC", 31 0, L_0000028c9d98ebe0;  alias, 1 drivers
v0000028c9d90e6e0_0 .net "STALL_ID1_FLUSH", 0 0, v0000028c9d8e2cb0_0;  1 drivers
v0000028c9d9108a0_0 .net "STALL_ID2_FLUSH", 0 0, v0000028c9d8e2e90_0;  1 drivers
v0000028c9d9103a0_0 .net "STALL_IF_FLUSH", 0 0, v0000028c9d8e5870_0;  1 drivers
v0000028c9d910440_0 .net "WB_ALU_OUT", 31 0, v0000028c9d8fb960_0;  1 drivers
v0000028c9d910120_0 .net "WB_Data_mem_out", 31 0, v0000028c9d8fac40_0;  1 drivers
v0000028c9d90fd60_0 .net "WB_memread", 0 0, v0000028c9d8fae20_0;  1 drivers
v0000028c9d90f7c0_0 .net "WB_rd_ind", 4 0, v0000028c9d8fbdc0_0;  1 drivers
v0000028c9d910260_0 .net "WB_rd_indzero", 0 0, v0000028c9d8faec0_0;  1 drivers
v0000028c9d910a80_0 .net "WB_regwrite", 0 0, v0000028c9d8fb000_0;  1 drivers
v0000028c9d90ee60_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  1 drivers
v0000028c9d90eaa0_0 .net *"_ivl_1", 0 0, L_0000028c9d84ccb0;  1 drivers
v0000028c9d90f860_0 .net *"_ivl_13", 0 0, L_0000028c9d84ce70;  1 drivers
v0000028c9d90e820_0 .net *"_ivl_14", 0 0, L_0000028c9d90f540;  1 drivers
v0000028c9d90f720_0 .net *"_ivl_19", 0 0, L_0000028c9d84c8c0;  1 drivers
v0000028c9d90e780_0 .net *"_ivl_2", 0 0, L_0000028c9d90f2c0;  1 drivers
v0000028c9d9104e0_0 .net *"_ivl_20", 0 0, L_0000028c9d90fae0;  1 drivers
v0000028c9d90f9a0_0 .net *"_ivl_25", 0 0, L_0000028c9d84cd90;  1 drivers
v0000028c9d90fea0_0 .net *"_ivl_26", 0 0, L_0000028c9d90fb80;  1 drivers
v0000028c9d90ffe0_0 .net *"_ivl_31", 0 0, L_0000028c9d84c700;  1 drivers
v0000028c9d90ff40_0 .net *"_ivl_32", 0 0, L_0000028c9d912880;  1 drivers
v0000028c9d90f4a0_0 .net *"_ivl_40", 31 0, L_0000028c9d913aa0;  1 drivers
L_0000028c9d930c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d90ea00_0 .net *"_ivl_43", 26 0, L_0000028c9d930c58;  1 drivers
L_0000028c9d930ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d910620_0 .net/2u *"_ivl_44", 31 0, L_0000028c9d930ca0;  1 drivers
v0000028c9d910800_0 .net *"_ivl_52", 31 0, L_0000028c9d981c30;  1 drivers
L_0000028c9d930d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d90f900_0 .net *"_ivl_55", 26 0, L_0000028c9d930d30;  1 drivers
L_0000028c9d930d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d90f0e0_0 .net/2u *"_ivl_56", 31 0, L_0000028c9d930d78;  1 drivers
v0000028c9d9109e0_0 .net *"_ivl_7", 0 0, L_0000028c9d84be40;  1 drivers
v0000028c9d90eb40_0 .net *"_ivl_8", 0 0, L_0000028c9d90f360;  1 drivers
v0000028c9d90fe00_0 .net "alu_selA", 1 0, L_0000028c9d90f5e0;  1 drivers
v0000028c9d90fc20_0 .net "alu_selB", 1 0, L_0000028c9d911840;  1 drivers
v0000028c9d910080_0 .net "clk", 0 0, L_0000028c9d84c310;  1 drivers
v0000028c9d910b20_0 .var "cycles_consumed", 31 0;
v0000028c9d9101c0_0 .net "exhaz", 0 0, L_0000028c9d84c7e0;  1 drivers
v0000028c9d90f680_0 .net "exhaz2", 0 0, L_0000028c9d84c0e0;  1 drivers
v0000028c9d910300_0 .net "hlt", 0 0, v0000028c9d8fbe60_0;  1 drivers
v0000028c9d910c60_0 .net "idhaz", 0 0, L_0000028c9d84b9e0;  1 drivers
v0000028c9d910580_0 .net "idhaz2", 0 0, L_0000028c9d84c380;  1 drivers
v0000028c9d910d00_0 .net "if_id_write", 0 0, v0000028c9d8e3ed0_0;  1 drivers
v0000028c9d90fa40_0 .net "input_clk", 0 0, v0000028c9d90f180_0;  1 drivers
v0000028c9d910da0_0 .net "is_branch_and_taken", 0 0, L_0000028c9d9156f0;  1 drivers
v0000028c9d910e40_0 .net "memhaz", 0 0, L_0000028c9d84c690;  1 drivers
v0000028c9d90e8c0_0 .net "memhaz2", 0 0, L_0000028c9d84c150;  1 drivers
v0000028c9d910760_0 .net "pc_src", 2 0, L_0000028c9d9113e0;  1 drivers
v0000028c9d90e960_0 .net "pc_write", 0 0, v0000028c9d8e5050_0;  1 drivers
v0000028c9d90ebe0_0 .net "rst", 0 0, v0000028c9d90f220_0;  1 drivers
v0000028c9d90ec80_0 .net "store_rs2_forward", 1 0, L_0000028c9d912ce0;  1 drivers
v0000028c9d90f040_0 .net "wdata_to_reg_file", 31 0, L_0000028c9d97bd90;  1 drivers
E_0000028c9d86b090/0 .event negedge, v0000028c9d8e3250_0;
E_0000028c9d86b090/1 .event posedge, v0000028c9d8cf0c0_0;
E_0000028c9d86b090 .event/or E_0000028c9d86b090/0, E_0000028c9d86b090/1;
L_0000028c9d90f2c0 .cmp/eq 5, v0000028c9d8df280_0, v0000028c9d8de9c0_0;
L_0000028c9d90f360 .cmp/eq 5, v0000028c9d8cf160_0, v0000028c9d8de9c0_0;
L_0000028c9d90f540 .cmp/eq 5, v0000028c9d8fbdc0_0, v0000028c9d8de9c0_0;
L_0000028c9d90fae0 .cmp/eq 5, v0000028c9d8df280_0, v0000028c9d8dd2a0_0;
L_0000028c9d90fb80 .cmp/eq 5, v0000028c9d8cf160_0, v0000028c9d8dd2a0_0;
L_0000028c9d912880 .cmp/eq 5, v0000028c9d8fbdc0_0, v0000028c9d8dd2a0_0;
L_0000028c9d913aa0 .concat [ 5 27 0 0], v0000028c9d8fa100_0, L_0000028c9d930c58;
L_0000028c9d90d380 .cmp/ne 32, L_0000028c9d913aa0, L_0000028c9d930ca0;
L_0000028c9d981c30 .concat [ 5 27 0 0], v0000028c9d8df280_0, L_0000028c9d930d30;
L_0000028c9d980bf0 .cmp/ne 32, L_0000028c9d981c30, L_0000028c9d930d78;
S_0000028c9d6296a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000028c9d84bf90 .functor NOT 1, L_0000028c9d84c7e0, C4<0>, C4<0>, C4<0>;
L_0000028c9d84cd20 .functor AND 1, L_0000028c9d84c690, L_0000028c9d84bf90, C4<1>, C4<1>;
L_0000028c9d84c9a0 .functor OR 1, L_0000028c9d84b9e0, L_0000028c9d84cd20, C4<0>, C4<0>;
L_0000028c9d84cc40 .functor OR 1, L_0000028c9d84b9e0, L_0000028c9d84c7e0, C4<0>, C4<0>;
v0000028c9d866ea0_0 .net *"_ivl_12", 0 0, L_0000028c9d84cc40;  1 drivers
v0000028c9d866e00_0 .net *"_ivl_2", 0 0, L_0000028c9d84bf90;  1 drivers
v0000028c9d866680_0 .net *"_ivl_5", 0 0, L_0000028c9d84cd20;  1 drivers
v0000028c9d867300_0 .net *"_ivl_7", 0 0, L_0000028c9d84c9a0;  1 drivers
v0000028c9d8673a0_0 .net "alu_selA", 1 0, L_0000028c9d90f5e0;  alias, 1 drivers
v0000028c9d8660e0_0 .net "exhaz", 0 0, L_0000028c9d84c7e0;  alias, 1 drivers
v0000028c9d867440_0 .net "idhaz", 0 0, L_0000028c9d84b9e0;  alias, 1 drivers
v0000028c9d8665e0_0 .net "memhaz", 0 0, L_0000028c9d84c690;  alias, 1 drivers
L_0000028c9d90f5e0 .concat8 [ 1 1 0 0], L_0000028c9d84c9a0, L_0000028c9d84cc40;
S_0000028c9d5e6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000028c9d84ca80 .functor NOT 1, L_0000028c9d84c0e0, C4<0>, C4<0>, C4<0>;
L_0000028c9d84b5f0 .functor AND 1, L_0000028c9d84c150, L_0000028c9d84ca80, C4<1>, C4<1>;
L_0000028c9d84b7b0 .functor OR 1, L_0000028c9d84c380, L_0000028c9d84b5f0, C4<0>, C4<0>;
L_0000028c9d84b820 .functor NOT 1, v0000028c9d8dd8e0_0, C4<0>, C4<0>, C4<0>;
L_0000028c9d84b890 .functor AND 1, L_0000028c9d84b7b0, L_0000028c9d84b820, C4<1>, C4<1>;
L_0000028c9d84b900 .functor OR 1, L_0000028c9d84c380, L_0000028c9d84c0e0, C4<0>, C4<0>;
L_0000028c9d84ba50 .functor NOT 1, v0000028c9d8dd8e0_0, C4<0>, C4<0>, C4<0>;
L_0000028c9d84bac0 .functor AND 1, L_0000028c9d84b900, L_0000028c9d84ba50, C4<1>, C4<1>;
v0000028c9d8656e0_0 .net "EX1_is_oper2_immed", 0 0, v0000028c9d8dd8e0_0;  alias, 1 drivers
v0000028c9d865a00_0 .net *"_ivl_11", 0 0, L_0000028c9d84b890;  1 drivers
v0000028c9d865b40_0 .net *"_ivl_16", 0 0, L_0000028c9d84b900;  1 drivers
v0000028c9d865aa0_0 .net *"_ivl_17", 0 0, L_0000028c9d84ba50;  1 drivers
v0000028c9d866220_0 .net *"_ivl_2", 0 0, L_0000028c9d84ca80;  1 drivers
v0000028c9d865be0_0 .net *"_ivl_20", 0 0, L_0000028c9d84bac0;  1 drivers
v0000028c9d865dc0_0 .net *"_ivl_5", 0 0, L_0000028c9d84b5f0;  1 drivers
v0000028c9d866040_0 .net *"_ivl_7", 0 0, L_0000028c9d84b7b0;  1 drivers
v0000028c9d866cc0_0 .net *"_ivl_8", 0 0, L_0000028c9d84b820;  1 drivers
v0000028c9d866a40_0 .net "alu_selB", 1 0, L_0000028c9d911840;  alias, 1 drivers
v0000028c9d866720_0 .net "exhaz", 0 0, L_0000028c9d84c0e0;  alias, 1 drivers
v0000028c9d866ae0_0 .net "idhaz", 0 0, L_0000028c9d84c380;  alias, 1 drivers
v0000028c9d8662c0_0 .net "memhaz", 0 0, L_0000028c9d84c150;  alias, 1 drivers
L_0000028c9d911840 .concat8 [ 1 1 0 0], L_0000028c9d84b890, L_0000028c9d84bac0;
S_0000028c9d5e6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000028c9d84d340 .functor NOT 1, L_0000028c9d84c0e0, C4<0>, C4<0>, C4<0>;
L_0000028c9d84d490 .functor AND 1, L_0000028c9d84c150, L_0000028c9d84d340, C4<1>, C4<1>;
L_0000028c9d84d1f0 .functor OR 1, L_0000028c9d84c380, L_0000028c9d84d490, C4<0>, C4<0>;
L_0000028c9d84d500 .functor OR 1, L_0000028c9d84c380, L_0000028c9d84c0e0, C4<0>, C4<0>;
v0000028c9d866360_0 .net *"_ivl_12", 0 0, L_0000028c9d84d500;  1 drivers
v0000028c9d866400_0 .net *"_ivl_2", 0 0, L_0000028c9d84d340;  1 drivers
v0000028c9d866b80_0 .net *"_ivl_5", 0 0, L_0000028c9d84d490;  1 drivers
v0000028c9d866c20_0 .net *"_ivl_7", 0 0, L_0000028c9d84d1f0;  1 drivers
v0000028c9d866d60_0 .net "exhaz", 0 0, L_0000028c9d84c0e0;  alias, 1 drivers
v0000028c9d7f1990_0 .net "idhaz", 0 0, L_0000028c9d84c380;  alias, 1 drivers
v0000028c9d7f2110_0 .net "memhaz", 0 0, L_0000028c9d84c150;  alias, 1 drivers
v0000028c9d7f2610_0 .net "store_rs2_forward", 1 0, L_0000028c9d912ce0;  alias, 1 drivers
L_0000028c9d912ce0 .concat8 [ 1 1 0 0], L_0000028c9d84d1f0, L_0000028c9d84d500;
S_0000028c9d7269c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000028c9d7f2750_0 .net "EX_ALU_OUT", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d7cdaf0_0 .net "EX_memread", 0 0, v0000028c9d8dfd20_0;  alias, 1 drivers
v0000028c9d7cdb90_0 .net "EX_memwrite", 0 0, v0000028c9d8df140_0;  alias, 1 drivers
v0000028c9d8ceb20_0 .net "EX_opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
v0000028c9d8ce9e0_0 .net "EX_rd_ind", 4 0, v0000028c9d8df280_0;  alias, 1 drivers
v0000028c9d8cde00_0 .net "EX_rd_indzero", 0 0, L_0000028c9d980bf0;  1 drivers
v0000028c9d8cf2a0_0 .net "EX_regwrite", 0 0, v0000028c9d8df3c0_0;  alias, 1 drivers
v0000028c9d8ced00_0 .net "EX_rs2_out", 31 0, v0000028c9d8e2d50_0;  alias, 1 drivers
v0000028c9d8cd7c0_0 .var "MEM_ALU_OUT", 31 0;
v0000028c9d8cd0e0_0 .var "MEM_memread", 0 0;
v0000028c9d8ce120_0 .var "MEM_memwrite", 0 0;
v0000028c9d8cf3e0_0 .var "MEM_opcode", 11 0;
v0000028c9d8cf160_0 .var "MEM_rd_ind", 4 0;
v0000028c9d8cdc20_0 .var "MEM_rd_indzero", 0 0;
v0000028c9d8cd540_0 .var "MEM_regwrite", 0 0;
v0000028c9d8ceee0_0 .var "MEM_rs2", 31 0;
v0000028c9d8ce3a0_0 .net "clk", 0 0, L_0000028c9d97bbd0;  1 drivers
v0000028c9d8cf0c0_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86a990 .event posedge, v0000028c9d8cf0c0_0, v0000028c9d8ce3a0_0;
S_0000028c9d726b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000028c9d5f1470 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d5f14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d5f14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d5f1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d5f1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d5f1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d5f15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d5f15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d5f1630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d5f1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d5f16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d5f16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d5f1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d5f1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d5f1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d5f17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d5f17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d5f1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d5f1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d5f1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d5f18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d5f1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d5f1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d5f1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d5f19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c9d97b2a0 .functor XOR 1, L_0000028c9d97af20, v0000028c9d8df1e0_0, C4<0>, C4<0>;
L_0000028c9d97b310 .functor NOT 1, L_0000028c9d97b2a0, C4<0>, C4<0>, C4<0>;
L_0000028c9d97be70 .functor OR 1, v0000028c9d90f220_0, L_0000028c9d97b310, C4<0>, C4<0>;
L_0000028c9d97be00 .functor NOT 1, L_0000028c9d97be70, C4<0>, C4<0>, C4<0>;
v0000028c9d8d38f0_0 .net "ALU_OP", 3 0, v0000028c9d8d29f0_0;  1 drivers
v0000028c9d8d37b0_0 .net "BranchDecision", 0 0, L_0000028c9d97af20;  1 drivers
v0000028c9d8d4930_0 .net "CF", 0 0, v0000028c9d8d2950_0;  1 drivers
v0000028c9d8d47f0_0 .net "EX_opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
v0000028c9d8d4610_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  alias, 1 drivers
v0000028c9d8d3cb0_0 .net "ZF", 0 0, L_0000028c9d97a900;  1 drivers
L_0000028c9d930ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028c9d8d46b0_0 .net/2u *"_ivl_0", 31 0, L_0000028c9d930ce8;  1 drivers
v0000028c9d8d4070_0 .net *"_ivl_11", 0 0, L_0000028c9d97be70;  1 drivers
v0000028c9d8d4cf0_0 .net *"_ivl_2", 31 0, L_0000028c9d90c160;  1 drivers
v0000028c9d8d3990_0 .net *"_ivl_6", 0 0, L_0000028c9d97b2a0;  1 drivers
v0000028c9d8d4250_0 .net *"_ivl_8", 0 0, L_0000028c9d97b310;  1 drivers
v0000028c9d8d42f0_0 .net "alu_out", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d8d4110_0 .net "alu_outw", 31 0, v0000028c9d8d1550_0;  1 drivers
v0000028c9d8d4c50_0 .net "is_beq", 0 0, v0000028c9d8e0400_0;  alias, 1 drivers
v0000028c9d8d3850_0 .net "is_bne", 0 0, v0000028c9d8df6e0_0;  alias, 1 drivers
v0000028c9d8d3f30_0 .net "is_jal", 0 0, v0000028c9d8def60_0;  alias, 1 drivers
v0000028c9d8d41b0_0 .net "oper1", 31 0, v0000028c9d8e0180_0;  alias, 1 drivers
v0000028c9d8d44d0_0 .net "oper2", 31 0, v0000028c9d8dfaa0_0;  alias, 1 drivers
v0000028c9d8d4bb0_0 .net "pc", 31 0, v0000028c9d8e0040_0;  alias, 1 drivers
v0000028c9d8d4390_0 .net "predicted", 0 0, v0000028c9d8df1e0_0;  alias, 1 drivers
v0000028c9d8d4570_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
L_0000028c9d90c160 .arith/sum 32, v0000028c9d8e0040_0, L_0000028c9d930ce8;
L_0000028c9d90d560 .functor MUXZ 32, v0000028c9d8d1550_0, L_0000028c9d90c160, v0000028c9d8def60_0, C4<>;
S_0000028c9d609ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000028c9d726b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000028c9d97a820 .functor AND 1, v0000028c9d8e0400_0, L_0000028c9d97b9a0, C4<1>, C4<1>;
L_0000028c9d97aa50 .functor NOT 1, L_0000028c9d97b9a0, C4<0>, C4<0>, C4<0>;
L_0000028c9d97aac0 .functor AND 1, v0000028c9d8df6e0_0, L_0000028c9d97aa50, C4<1>, C4<1>;
L_0000028c9d97af20 .functor OR 1, L_0000028c9d97a820, L_0000028c9d97aac0, C4<0>, C4<0>;
v0000028c9d8d33f0_0 .net "BranchDecision", 0 0, L_0000028c9d97af20;  alias, 1 drivers
v0000028c9d8d1e10_0 .net *"_ivl_2", 0 0, L_0000028c9d97aa50;  1 drivers
v0000028c9d8d35d0_0 .net "is_beq", 0 0, v0000028c9d8e0400_0;  alias, 1 drivers
v0000028c9d8d1230_0 .net "is_beq_taken", 0 0, L_0000028c9d97a820;  1 drivers
v0000028c9d8d1f50_0 .net "is_bne", 0 0, v0000028c9d8df6e0_0;  alias, 1 drivers
v0000028c9d8d2590_0 .net "is_bne_taken", 0 0, L_0000028c9d97aac0;  1 drivers
v0000028c9d8d12d0_0 .net "is_eq", 0 0, L_0000028c9d97b9a0;  1 drivers
v0000028c9d8d1370_0 .net "oper1", 31 0, v0000028c9d8e0180_0;  alias, 1 drivers
v0000028c9d8d2810_0 .net "oper2", 31 0, v0000028c9d8dfaa0_0;  alias, 1 drivers
S_0000028c9d609c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000028c9d609ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000028c9d97b4d0 .functor XOR 1, L_0000028c9d90cac0, L_0000028c9d90c200, C4<0>, C4<0>;
L_0000028c9d97ae40 .functor XOR 1, L_0000028c9d90c2a0, L_0000028c9d90d600, C4<0>, C4<0>;
L_0000028c9d97a890 .functor XOR 1, L_0000028c9d90c340, L_0000028c9d90cb60, C4<0>, C4<0>;
L_0000028c9d97baf0 .functor XOR 1, L_0000028c9d90c3e0, L_0000028c9d90cf20, C4<0>, C4<0>;
L_0000028c9d97a510 .functor XOR 1, L_0000028c9d90d880, L_0000028c9d90d920, C4<0>, C4<0>;
L_0000028c9d97a0b0 .functor XOR 1, L_0000028c9d90da60, L_0000028c9d980290, C4<0>, C4<0>;
L_0000028c9d97ad60 .functor XOR 1, L_0000028c9d97fbb0, L_0000028c9d97f1b0, C4<0>, C4<0>;
L_0000028c9d97a3c0 .functor XOR 1, L_0000028c9d97efd0, L_0000028c9d97e990, C4<0>, C4<0>;
L_0000028c9d97a200 .functor XOR 1, L_0000028c9d9806f0, L_0000028c9d980650, C4<0>, C4<0>;
L_0000028c9d97a580 .functor XOR 1, L_0000028c9d97f390, L_0000028c9d97f110, C4<0>, C4<0>;
L_0000028c9d97a270 .functor XOR 1, L_0000028c9d980010, L_0000028c9d97e030, C4<0>, C4<0>;
L_0000028c9d97a9e0 .functor XOR 1, L_0000028c9d97f6b0, L_0000028c9d97f070, C4<0>, C4<0>;
L_0000028c9d97a2e0 .functor XOR 1, L_0000028c9d97f250, L_0000028c9d9801f0, C4<0>, C4<0>;
L_0000028c9d97b5b0 .functor XOR 1, L_0000028c9d97df90, L_0000028c9d97e0d0, C4<0>, C4<0>;
L_0000028c9d97b700 .functor XOR 1, L_0000028c9d97fed0, L_0000028c9d97f2f0, C4<0>, C4<0>;
L_0000028c9d97a970 .functor XOR 1, L_0000028c9d97e170, L_0000028c9d97fa70, C4<0>, C4<0>;
L_0000028c9d97a430 .functor XOR 1, L_0000028c9d97fd90, L_0000028c9d97f750, C4<0>, C4<0>;
L_0000028c9d97add0 .functor XOR 1, L_0000028c9d97fe30, L_0000028c9d97f430, C4<0>, C4<0>;
L_0000028c9d97b8c0 .functor XOR 1, L_0000028c9d97e670, L_0000028c9d97f4d0, C4<0>, C4<0>;
L_0000028c9d97aeb0 .functor XOR 1, L_0000028c9d97e710, L_0000028c9d97f9d0, C4<0>, C4<0>;
L_0000028c9d97b930 .functor XOR 1, L_0000028c9d97f890, L_0000028c9d97e7b0, C4<0>, C4<0>;
L_0000028c9d97a4a0 .functor XOR 1, L_0000028c9d97f570, L_0000028c9d97e210, C4<0>, C4<0>;
L_0000028c9d97b3f0 .functor XOR 1, L_0000028c9d97e2b0, L_0000028c9d980330, C4<0>, C4<0>;
L_0000028c9d97b460 .functor XOR 1, L_0000028c9d97ff70, L_0000028c9d9800b0, C4<0>, C4<0>;
L_0000028c9d97a5f0 .functor XOR 1, L_0000028c9d97f610, L_0000028c9d97ea30, C4<0>, C4<0>;
L_0000028c9d97a660 .functor XOR 1, L_0000028c9d97f7f0, L_0000028c9d97f930, C4<0>, C4<0>;
L_0000028c9d97b150 .functor XOR 1, L_0000028c9d97e5d0, L_0000028c9d97e530, C4<0>, C4<0>;
L_0000028c9d97a740 .functor XOR 1, L_0000028c9d97e350, L_0000028c9d9805b0, C4<0>, C4<0>;
L_0000028c9d97a7b0 .functor XOR 1, L_0000028c9d97fb10, L_0000028c9d980150, C4<0>, C4<0>;
L_0000028c9d97b230 .functor XOR 1, L_0000028c9d97e850, L_0000028c9d97fc50, C4<0>, C4<0>;
L_0000028c9d97ba10 .functor XOR 1, L_0000028c9d97fcf0, L_0000028c9d9803d0, C4<0>, C4<0>;
L_0000028c9d97ba80 .functor XOR 1, L_0000028c9d97e3f0, L_0000028c9d980510, C4<0>, C4<0>;
L_0000028c9d97b9a0/0/0 .functor OR 1, L_0000028c9d97e490, L_0000028c9d97e8f0, L_0000028c9d97ead0, L_0000028c9d97eb70;
L_0000028c9d97b9a0/0/4 .functor OR 1, L_0000028c9d97ec10, L_0000028c9d97ecb0, L_0000028c9d97ed50, L_0000028c9d97edf0;
L_0000028c9d97b9a0/0/8 .functor OR 1, L_0000028c9d97ee90, L_0000028c9d97ef30, L_0000028c9d980fb0, L_0000028c9d981af0;
L_0000028c9d97b9a0/0/12 .functor OR 1, L_0000028c9d981690, L_0000028c9d9821d0, L_0000028c9d9823b0, L_0000028c9d982450;
L_0000028c9d97b9a0/0/16 .functor OR 1, L_0000028c9d981050, L_0000028c9d980d30, L_0000028c9d982770, L_0000028c9d980b50;
L_0000028c9d97b9a0/0/20 .functor OR 1, L_0000028c9d9817d0, L_0000028c9d980ab0, L_0000028c9d981e10, L_0000028c9d980a10;
L_0000028c9d97b9a0/0/24 .functor OR 1, L_0000028c9d982b30, L_0000028c9d982a90, L_0000028c9d982ef0, L_0000028c9d982bd0;
L_0000028c9d97b9a0/0/28 .functor OR 1, L_0000028c9d981cd0, L_0000028c9d9810f0, L_0000028c9d982d10, L_0000028c9d981eb0;
L_0000028c9d97b9a0/1/0 .functor OR 1, L_0000028c9d97b9a0/0/0, L_0000028c9d97b9a0/0/4, L_0000028c9d97b9a0/0/8, L_0000028c9d97b9a0/0/12;
L_0000028c9d97b9a0/1/4 .functor OR 1, L_0000028c9d97b9a0/0/16, L_0000028c9d97b9a0/0/20, L_0000028c9d97b9a0/0/24, L_0000028c9d97b9a0/0/28;
L_0000028c9d97b9a0 .functor NOR 1, L_0000028c9d97b9a0/1/0, L_0000028c9d97b9a0/1/4, C4<0>, C4<0>;
v0000028c9d8cd680_0 .net *"_ivl_0", 0 0, L_0000028c9d97b4d0;  1 drivers
v0000028c9d8cee40_0 .net *"_ivl_101", 0 0, L_0000028c9d97f750;  1 drivers
v0000028c9d8cef80_0 .net *"_ivl_102", 0 0, L_0000028c9d97add0;  1 drivers
v0000028c9d8ce080_0 .net *"_ivl_105", 0 0, L_0000028c9d97fe30;  1 drivers
v0000028c9d8ce620_0 .net *"_ivl_107", 0 0, L_0000028c9d97f430;  1 drivers
v0000028c9d8cd860_0 .net *"_ivl_108", 0 0, L_0000028c9d97b8c0;  1 drivers
v0000028c9d8cf020_0 .net *"_ivl_11", 0 0, L_0000028c9d90d600;  1 drivers
v0000028c9d8ce1c0_0 .net *"_ivl_111", 0 0, L_0000028c9d97e670;  1 drivers
v0000028c9d8ce580_0 .net *"_ivl_113", 0 0, L_0000028c9d97f4d0;  1 drivers
v0000028c9d8cf340_0 .net *"_ivl_114", 0 0, L_0000028c9d97aeb0;  1 drivers
v0000028c9d8cf200_0 .net *"_ivl_117", 0 0, L_0000028c9d97e710;  1 drivers
v0000028c9d8cf480_0 .net *"_ivl_119", 0 0, L_0000028c9d97f9d0;  1 drivers
v0000028c9d8cf520_0 .net *"_ivl_12", 0 0, L_0000028c9d97a890;  1 drivers
v0000028c9d8cf660_0 .net *"_ivl_120", 0 0, L_0000028c9d97b930;  1 drivers
v0000028c9d8cd720_0 .net *"_ivl_123", 0 0, L_0000028c9d97f890;  1 drivers
v0000028c9d8cf5c0_0 .net *"_ivl_125", 0 0, L_0000028c9d97e7b0;  1 drivers
v0000028c9d8cda40_0 .net *"_ivl_126", 0 0, L_0000028c9d97a4a0;  1 drivers
v0000028c9d8ccf00_0 .net *"_ivl_129", 0 0, L_0000028c9d97f570;  1 drivers
v0000028c9d8cd900_0 .net *"_ivl_131", 0 0, L_0000028c9d97e210;  1 drivers
v0000028c9d8ccfa0_0 .net *"_ivl_132", 0 0, L_0000028c9d97b3f0;  1 drivers
v0000028c9d8cd9a0_0 .net *"_ivl_135", 0 0, L_0000028c9d97e2b0;  1 drivers
v0000028c9d8cdae0_0 .net *"_ivl_137", 0 0, L_0000028c9d980330;  1 drivers
v0000028c9d8cd040_0 .net *"_ivl_138", 0 0, L_0000028c9d97b460;  1 drivers
v0000028c9d8cdb80_0 .net *"_ivl_141", 0 0, L_0000028c9d97ff70;  1 drivers
v0000028c9d8cd180_0 .net *"_ivl_143", 0 0, L_0000028c9d9800b0;  1 drivers
v0000028c9d8cd220_0 .net *"_ivl_144", 0 0, L_0000028c9d97a5f0;  1 drivers
v0000028c9d8cdd60_0 .net *"_ivl_147", 0 0, L_0000028c9d97f610;  1 drivers
v0000028c9d8ceda0_0 .net *"_ivl_149", 0 0, L_0000028c9d97ea30;  1 drivers
v0000028c9d8cdcc0_0 .net *"_ivl_15", 0 0, L_0000028c9d90c340;  1 drivers
v0000028c9d8cdea0_0 .net *"_ivl_150", 0 0, L_0000028c9d97a660;  1 drivers
v0000028c9d8ce260_0 .net *"_ivl_153", 0 0, L_0000028c9d97f7f0;  1 drivers
v0000028c9d8cdfe0_0 .net *"_ivl_155", 0 0, L_0000028c9d97f930;  1 drivers
v0000028c9d8cd2c0_0 .net *"_ivl_156", 0 0, L_0000028c9d97b150;  1 drivers
v0000028c9d8cd360_0 .net *"_ivl_159", 0 0, L_0000028c9d97e5d0;  1 drivers
v0000028c9d8cd400_0 .net *"_ivl_161", 0 0, L_0000028c9d97e530;  1 drivers
v0000028c9d8ce440_0 .net *"_ivl_162", 0 0, L_0000028c9d97a740;  1 drivers
v0000028c9d8cd4a0_0 .net *"_ivl_165", 0 0, L_0000028c9d97e350;  1 drivers
v0000028c9d8cdf40_0 .net *"_ivl_167", 0 0, L_0000028c9d9805b0;  1 drivers
v0000028c9d8cd5e0_0 .net *"_ivl_168", 0 0, L_0000028c9d97a7b0;  1 drivers
v0000028c9d8ce300_0 .net *"_ivl_17", 0 0, L_0000028c9d90cb60;  1 drivers
v0000028c9d8cea80_0 .net *"_ivl_171", 0 0, L_0000028c9d97fb10;  1 drivers
v0000028c9d8ce4e0_0 .net *"_ivl_173", 0 0, L_0000028c9d980150;  1 drivers
v0000028c9d8ce6c0_0 .net *"_ivl_174", 0 0, L_0000028c9d97b230;  1 drivers
v0000028c9d8ce760_0 .net *"_ivl_177", 0 0, L_0000028c9d97e850;  1 drivers
v0000028c9d8ce800_0 .net *"_ivl_179", 0 0, L_0000028c9d97fc50;  1 drivers
v0000028c9d8ce8a0_0 .net *"_ivl_18", 0 0, L_0000028c9d97baf0;  1 drivers
v0000028c9d8ce940_0 .net *"_ivl_180", 0 0, L_0000028c9d97ba10;  1 drivers
v0000028c9d8cebc0_0 .net *"_ivl_183", 0 0, L_0000028c9d97fcf0;  1 drivers
v0000028c9d8d0740_0 .net *"_ivl_185", 0 0, L_0000028c9d9803d0;  1 drivers
v0000028c9d8d0ce0_0 .net *"_ivl_186", 0 0, L_0000028c9d97ba80;  1 drivers
v0000028c9d8d0880_0 .net *"_ivl_190", 0 0, L_0000028c9d97e3f0;  1 drivers
v0000028c9d8d09c0_0 .net *"_ivl_192", 0 0, L_0000028c9d980510;  1 drivers
v0000028c9d8d0060_0 .net *"_ivl_194", 0 0, L_0000028c9d97e490;  1 drivers
v0000028c9d8cfca0_0 .net *"_ivl_196", 0 0, L_0000028c9d97e8f0;  1 drivers
v0000028c9d8d0a60_0 .net *"_ivl_198", 0 0, L_0000028c9d97ead0;  1 drivers
v0000028c9d8cf840_0 .net *"_ivl_200", 0 0, L_0000028c9d97eb70;  1 drivers
v0000028c9d8d0240_0 .net *"_ivl_202", 0 0, L_0000028c9d97ec10;  1 drivers
v0000028c9d8d0920_0 .net *"_ivl_204", 0 0, L_0000028c9d97ecb0;  1 drivers
v0000028c9d8d0ba0_0 .net *"_ivl_206", 0 0, L_0000028c9d97ed50;  1 drivers
v0000028c9d8d0100_0 .net *"_ivl_208", 0 0, L_0000028c9d97edf0;  1 drivers
v0000028c9d8d0b00_0 .net *"_ivl_21", 0 0, L_0000028c9d90c3e0;  1 drivers
v0000028c9d8cff20_0 .net *"_ivl_210", 0 0, L_0000028c9d97ee90;  1 drivers
v0000028c9d8d07e0_0 .net *"_ivl_212", 0 0, L_0000028c9d97ef30;  1 drivers
v0000028c9d8d0d80_0 .net *"_ivl_214", 0 0, L_0000028c9d980fb0;  1 drivers
v0000028c9d8d01a0_0 .net *"_ivl_216", 0 0, L_0000028c9d981af0;  1 drivers
v0000028c9d8d02e0_0 .net *"_ivl_218", 0 0, L_0000028c9d981690;  1 drivers
v0000028c9d8d0c40_0 .net *"_ivl_220", 0 0, L_0000028c9d9821d0;  1 drivers
v0000028c9d8cfd40_0 .net *"_ivl_222", 0 0, L_0000028c9d9823b0;  1 drivers
v0000028c9d8cfc00_0 .net *"_ivl_224", 0 0, L_0000028c9d982450;  1 drivers
v0000028c9d8d0560_0 .net *"_ivl_226", 0 0, L_0000028c9d981050;  1 drivers
v0000028c9d8cf7a0_0 .net *"_ivl_228", 0 0, L_0000028c9d980d30;  1 drivers
v0000028c9d8d0600_0 .net *"_ivl_23", 0 0, L_0000028c9d90cf20;  1 drivers
v0000028c9d8d06a0_0 .net *"_ivl_230", 0 0, L_0000028c9d982770;  1 drivers
v0000028c9d8cf700_0 .net *"_ivl_232", 0 0, L_0000028c9d980b50;  1 drivers
v0000028c9d8cf8e0_0 .net *"_ivl_234", 0 0, L_0000028c9d9817d0;  1 drivers
v0000028c9d8cf980_0 .net *"_ivl_236", 0 0, L_0000028c9d980ab0;  1 drivers
v0000028c9d8cfa20_0 .net *"_ivl_238", 0 0, L_0000028c9d981e10;  1 drivers
v0000028c9d8d0380_0 .net *"_ivl_24", 0 0, L_0000028c9d97a510;  1 drivers
v0000028c9d8cfac0_0 .net *"_ivl_240", 0 0, L_0000028c9d980a10;  1 drivers
v0000028c9d8cfb60_0 .net *"_ivl_242", 0 0, L_0000028c9d982b30;  1 drivers
v0000028c9d8cfde0_0 .net *"_ivl_244", 0 0, L_0000028c9d982a90;  1 drivers
v0000028c9d8cffc0_0 .net *"_ivl_246", 0 0, L_0000028c9d982ef0;  1 drivers
v0000028c9d8cfe80_0 .net *"_ivl_248", 0 0, L_0000028c9d982bd0;  1 drivers
v0000028c9d8d0420_0 .net *"_ivl_250", 0 0, L_0000028c9d981cd0;  1 drivers
v0000028c9d8d04c0_0 .net *"_ivl_252", 0 0, L_0000028c9d9810f0;  1 drivers
v0000028c9d7f26b0_0 .net *"_ivl_254", 0 0, L_0000028c9d982d10;  1 drivers
v0000028c9d8d3490_0 .net *"_ivl_256", 0 0, L_0000028c9d981eb0;  1 drivers
v0000028c9d8d0f10_0 .net *"_ivl_27", 0 0, L_0000028c9d90d880;  1 drivers
v0000028c9d8d2a90_0 .net *"_ivl_29", 0 0, L_0000028c9d90d920;  1 drivers
v0000028c9d8d1af0_0 .net *"_ivl_3", 0 0, L_0000028c9d90cac0;  1 drivers
v0000028c9d8d2f90_0 .net *"_ivl_30", 0 0, L_0000028c9d97a0b0;  1 drivers
v0000028c9d8d1730_0 .net *"_ivl_33", 0 0, L_0000028c9d90da60;  1 drivers
v0000028c9d8d3030_0 .net *"_ivl_35", 0 0, L_0000028c9d980290;  1 drivers
v0000028c9d8d1870_0 .net *"_ivl_36", 0 0, L_0000028c9d97ad60;  1 drivers
v0000028c9d8d17d0_0 .net *"_ivl_39", 0 0, L_0000028c9d97fbb0;  1 drivers
v0000028c9d8d1050_0 .net *"_ivl_41", 0 0, L_0000028c9d97f1b0;  1 drivers
v0000028c9d8d1910_0 .net *"_ivl_42", 0 0, L_0000028c9d97a3c0;  1 drivers
v0000028c9d8d30d0_0 .net *"_ivl_45", 0 0, L_0000028c9d97efd0;  1 drivers
v0000028c9d8d0fb0_0 .net *"_ivl_47", 0 0, L_0000028c9d97e990;  1 drivers
v0000028c9d8d1d70_0 .net *"_ivl_48", 0 0, L_0000028c9d97a200;  1 drivers
v0000028c9d8d2d10_0 .net *"_ivl_5", 0 0, L_0000028c9d90c200;  1 drivers
v0000028c9d8d19b0_0 .net *"_ivl_51", 0 0, L_0000028c9d9806f0;  1 drivers
v0000028c9d8d1eb0_0 .net *"_ivl_53", 0 0, L_0000028c9d980650;  1 drivers
v0000028c9d8d2130_0 .net *"_ivl_54", 0 0, L_0000028c9d97a580;  1 drivers
v0000028c9d8d1ff0_0 .net *"_ivl_57", 0 0, L_0000028c9d97f390;  1 drivers
v0000028c9d8d2c70_0 .net *"_ivl_59", 0 0, L_0000028c9d97f110;  1 drivers
v0000028c9d8d3670_0 .net *"_ivl_6", 0 0, L_0000028c9d97ae40;  1 drivers
v0000028c9d8d2ef0_0 .net *"_ivl_60", 0 0, L_0000028c9d97a270;  1 drivers
v0000028c9d8d23b0_0 .net *"_ivl_63", 0 0, L_0000028c9d980010;  1 drivers
v0000028c9d8d3170_0 .net *"_ivl_65", 0 0, L_0000028c9d97e030;  1 drivers
v0000028c9d8d1690_0 .net *"_ivl_66", 0 0, L_0000028c9d97a9e0;  1 drivers
v0000028c9d8d2db0_0 .net *"_ivl_69", 0 0, L_0000028c9d97f6b0;  1 drivers
v0000028c9d8d1a50_0 .net *"_ivl_71", 0 0, L_0000028c9d97f070;  1 drivers
v0000028c9d8d2b30_0 .net *"_ivl_72", 0 0, L_0000028c9d97a2e0;  1 drivers
v0000028c9d8d1b90_0 .net *"_ivl_75", 0 0, L_0000028c9d97f250;  1 drivers
v0000028c9d8d2090_0 .net *"_ivl_77", 0 0, L_0000028c9d9801f0;  1 drivers
v0000028c9d8d2450_0 .net *"_ivl_78", 0 0, L_0000028c9d97b5b0;  1 drivers
v0000028c9d8d10f0_0 .net *"_ivl_81", 0 0, L_0000028c9d97df90;  1 drivers
v0000028c9d8d24f0_0 .net *"_ivl_83", 0 0, L_0000028c9d97e0d0;  1 drivers
v0000028c9d8d26d0_0 .net *"_ivl_84", 0 0, L_0000028c9d97b700;  1 drivers
v0000028c9d8d1c30_0 .net *"_ivl_87", 0 0, L_0000028c9d97fed0;  1 drivers
v0000028c9d8d2bd0_0 .net *"_ivl_89", 0 0, L_0000028c9d97f2f0;  1 drivers
v0000028c9d8d3530_0 .net *"_ivl_9", 0 0, L_0000028c9d90c2a0;  1 drivers
v0000028c9d8d2e50_0 .net *"_ivl_90", 0 0, L_0000028c9d97a970;  1 drivers
v0000028c9d8d3210_0 .net *"_ivl_93", 0 0, L_0000028c9d97e170;  1 drivers
v0000028c9d8d21d0_0 .net *"_ivl_95", 0 0, L_0000028c9d97fa70;  1 drivers
v0000028c9d8d1cd0_0 .net *"_ivl_96", 0 0, L_0000028c9d97a430;  1 drivers
v0000028c9d8d32b0_0 .net *"_ivl_99", 0 0, L_0000028c9d97fd90;  1 drivers
v0000028c9d8d1190_0 .net "a", 31 0, v0000028c9d8e0180_0;  alias, 1 drivers
v0000028c9d8d2310_0 .net "b", 31 0, v0000028c9d8dfaa0_0;  alias, 1 drivers
v0000028c9d8d3350_0 .net "out", 0 0, L_0000028c9d97b9a0;  alias, 1 drivers
v0000028c9d8d2770_0 .net "temp", 31 0, L_0000028c9d980470;  1 drivers
L_0000028c9d90cac0 .part v0000028c9d8e0180_0, 0, 1;
L_0000028c9d90c200 .part v0000028c9d8dfaa0_0, 0, 1;
L_0000028c9d90c2a0 .part v0000028c9d8e0180_0, 1, 1;
L_0000028c9d90d600 .part v0000028c9d8dfaa0_0, 1, 1;
L_0000028c9d90c340 .part v0000028c9d8e0180_0, 2, 1;
L_0000028c9d90cb60 .part v0000028c9d8dfaa0_0, 2, 1;
L_0000028c9d90c3e0 .part v0000028c9d8e0180_0, 3, 1;
L_0000028c9d90cf20 .part v0000028c9d8dfaa0_0, 3, 1;
L_0000028c9d90d880 .part v0000028c9d8e0180_0, 4, 1;
L_0000028c9d90d920 .part v0000028c9d8dfaa0_0, 4, 1;
L_0000028c9d90da60 .part v0000028c9d8e0180_0, 5, 1;
L_0000028c9d980290 .part v0000028c9d8dfaa0_0, 5, 1;
L_0000028c9d97fbb0 .part v0000028c9d8e0180_0, 6, 1;
L_0000028c9d97f1b0 .part v0000028c9d8dfaa0_0, 6, 1;
L_0000028c9d97efd0 .part v0000028c9d8e0180_0, 7, 1;
L_0000028c9d97e990 .part v0000028c9d8dfaa0_0, 7, 1;
L_0000028c9d9806f0 .part v0000028c9d8e0180_0, 8, 1;
L_0000028c9d980650 .part v0000028c9d8dfaa0_0, 8, 1;
L_0000028c9d97f390 .part v0000028c9d8e0180_0, 9, 1;
L_0000028c9d97f110 .part v0000028c9d8dfaa0_0, 9, 1;
L_0000028c9d980010 .part v0000028c9d8e0180_0, 10, 1;
L_0000028c9d97e030 .part v0000028c9d8dfaa0_0, 10, 1;
L_0000028c9d97f6b0 .part v0000028c9d8e0180_0, 11, 1;
L_0000028c9d97f070 .part v0000028c9d8dfaa0_0, 11, 1;
L_0000028c9d97f250 .part v0000028c9d8e0180_0, 12, 1;
L_0000028c9d9801f0 .part v0000028c9d8dfaa0_0, 12, 1;
L_0000028c9d97df90 .part v0000028c9d8e0180_0, 13, 1;
L_0000028c9d97e0d0 .part v0000028c9d8dfaa0_0, 13, 1;
L_0000028c9d97fed0 .part v0000028c9d8e0180_0, 14, 1;
L_0000028c9d97f2f0 .part v0000028c9d8dfaa0_0, 14, 1;
L_0000028c9d97e170 .part v0000028c9d8e0180_0, 15, 1;
L_0000028c9d97fa70 .part v0000028c9d8dfaa0_0, 15, 1;
L_0000028c9d97fd90 .part v0000028c9d8e0180_0, 16, 1;
L_0000028c9d97f750 .part v0000028c9d8dfaa0_0, 16, 1;
L_0000028c9d97fe30 .part v0000028c9d8e0180_0, 17, 1;
L_0000028c9d97f430 .part v0000028c9d8dfaa0_0, 17, 1;
L_0000028c9d97e670 .part v0000028c9d8e0180_0, 18, 1;
L_0000028c9d97f4d0 .part v0000028c9d8dfaa0_0, 18, 1;
L_0000028c9d97e710 .part v0000028c9d8e0180_0, 19, 1;
L_0000028c9d97f9d0 .part v0000028c9d8dfaa0_0, 19, 1;
L_0000028c9d97f890 .part v0000028c9d8e0180_0, 20, 1;
L_0000028c9d97e7b0 .part v0000028c9d8dfaa0_0, 20, 1;
L_0000028c9d97f570 .part v0000028c9d8e0180_0, 21, 1;
L_0000028c9d97e210 .part v0000028c9d8dfaa0_0, 21, 1;
L_0000028c9d97e2b0 .part v0000028c9d8e0180_0, 22, 1;
L_0000028c9d980330 .part v0000028c9d8dfaa0_0, 22, 1;
L_0000028c9d97ff70 .part v0000028c9d8e0180_0, 23, 1;
L_0000028c9d9800b0 .part v0000028c9d8dfaa0_0, 23, 1;
L_0000028c9d97f610 .part v0000028c9d8e0180_0, 24, 1;
L_0000028c9d97ea30 .part v0000028c9d8dfaa0_0, 24, 1;
L_0000028c9d97f7f0 .part v0000028c9d8e0180_0, 25, 1;
L_0000028c9d97f930 .part v0000028c9d8dfaa0_0, 25, 1;
L_0000028c9d97e5d0 .part v0000028c9d8e0180_0, 26, 1;
L_0000028c9d97e530 .part v0000028c9d8dfaa0_0, 26, 1;
L_0000028c9d97e350 .part v0000028c9d8e0180_0, 27, 1;
L_0000028c9d9805b0 .part v0000028c9d8dfaa0_0, 27, 1;
L_0000028c9d97fb10 .part v0000028c9d8e0180_0, 28, 1;
L_0000028c9d980150 .part v0000028c9d8dfaa0_0, 28, 1;
L_0000028c9d97e850 .part v0000028c9d8e0180_0, 29, 1;
L_0000028c9d97fc50 .part v0000028c9d8dfaa0_0, 29, 1;
L_0000028c9d97fcf0 .part v0000028c9d8e0180_0, 30, 1;
L_0000028c9d9803d0 .part v0000028c9d8dfaa0_0, 30, 1;
LS_0000028c9d980470_0_0 .concat8 [ 1 1 1 1], L_0000028c9d97b4d0, L_0000028c9d97ae40, L_0000028c9d97a890, L_0000028c9d97baf0;
LS_0000028c9d980470_0_4 .concat8 [ 1 1 1 1], L_0000028c9d97a510, L_0000028c9d97a0b0, L_0000028c9d97ad60, L_0000028c9d97a3c0;
LS_0000028c9d980470_0_8 .concat8 [ 1 1 1 1], L_0000028c9d97a200, L_0000028c9d97a580, L_0000028c9d97a270, L_0000028c9d97a9e0;
LS_0000028c9d980470_0_12 .concat8 [ 1 1 1 1], L_0000028c9d97a2e0, L_0000028c9d97b5b0, L_0000028c9d97b700, L_0000028c9d97a970;
LS_0000028c9d980470_0_16 .concat8 [ 1 1 1 1], L_0000028c9d97a430, L_0000028c9d97add0, L_0000028c9d97b8c0, L_0000028c9d97aeb0;
LS_0000028c9d980470_0_20 .concat8 [ 1 1 1 1], L_0000028c9d97b930, L_0000028c9d97a4a0, L_0000028c9d97b3f0, L_0000028c9d97b460;
LS_0000028c9d980470_0_24 .concat8 [ 1 1 1 1], L_0000028c9d97a5f0, L_0000028c9d97a660, L_0000028c9d97b150, L_0000028c9d97a740;
LS_0000028c9d980470_0_28 .concat8 [ 1 1 1 1], L_0000028c9d97a7b0, L_0000028c9d97b230, L_0000028c9d97ba10, L_0000028c9d97ba80;
LS_0000028c9d980470_1_0 .concat8 [ 4 4 4 4], LS_0000028c9d980470_0_0, LS_0000028c9d980470_0_4, LS_0000028c9d980470_0_8, LS_0000028c9d980470_0_12;
LS_0000028c9d980470_1_4 .concat8 [ 4 4 4 4], LS_0000028c9d980470_0_16, LS_0000028c9d980470_0_20, LS_0000028c9d980470_0_24, LS_0000028c9d980470_0_28;
L_0000028c9d980470 .concat8 [ 16 16 0 0], LS_0000028c9d980470_1_0, LS_0000028c9d980470_1_4;
L_0000028c9d97e3f0 .part v0000028c9d8e0180_0, 31, 1;
L_0000028c9d980510 .part v0000028c9d8dfaa0_0, 31, 1;
L_0000028c9d97e490 .part L_0000028c9d980470, 0, 1;
L_0000028c9d97e8f0 .part L_0000028c9d980470, 1, 1;
L_0000028c9d97ead0 .part L_0000028c9d980470, 2, 1;
L_0000028c9d97eb70 .part L_0000028c9d980470, 3, 1;
L_0000028c9d97ec10 .part L_0000028c9d980470, 4, 1;
L_0000028c9d97ecb0 .part L_0000028c9d980470, 5, 1;
L_0000028c9d97ed50 .part L_0000028c9d980470, 6, 1;
L_0000028c9d97edf0 .part L_0000028c9d980470, 7, 1;
L_0000028c9d97ee90 .part L_0000028c9d980470, 8, 1;
L_0000028c9d97ef30 .part L_0000028c9d980470, 9, 1;
L_0000028c9d980fb0 .part L_0000028c9d980470, 10, 1;
L_0000028c9d981af0 .part L_0000028c9d980470, 11, 1;
L_0000028c9d981690 .part L_0000028c9d980470, 12, 1;
L_0000028c9d9821d0 .part L_0000028c9d980470, 13, 1;
L_0000028c9d9823b0 .part L_0000028c9d980470, 14, 1;
L_0000028c9d982450 .part L_0000028c9d980470, 15, 1;
L_0000028c9d981050 .part L_0000028c9d980470, 16, 1;
L_0000028c9d980d30 .part L_0000028c9d980470, 17, 1;
L_0000028c9d982770 .part L_0000028c9d980470, 18, 1;
L_0000028c9d980b50 .part L_0000028c9d980470, 19, 1;
L_0000028c9d9817d0 .part L_0000028c9d980470, 20, 1;
L_0000028c9d980ab0 .part L_0000028c9d980470, 21, 1;
L_0000028c9d981e10 .part L_0000028c9d980470, 22, 1;
L_0000028c9d980a10 .part L_0000028c9d980470, 23, 1;
L_0000028c9d982b30 .part L_0000028c9d980470, 24, 1;
L_0000028c9d982a90 .part L_0000028c9d980470, 25, 1;
L_0000028c9d982ef0 .part L_0000028c9d980470, 26, 1;
L_0000028c9d982bd0 .part L_0000028c9d980470, 27, 1;
L_0000028c9d981cd0 .part L_0000028c9d980470, 28, 1;
L_0000028c9d9810f0 .part L_0000028c9d980470, 29, 1;
L_0000028c9d982d10 .part L_0000028c9d980470, 30, 1;
L_0000028c9d981eb0 .part L_0000028c9d980470, 31, 1;
S_0000028c9d64c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000028c9d726b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000028c9d86b310 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000028c9d97a900 .functor NOT 1, L_0000028c9d90d2e0, C4<0>, C4<0>, C4<0>;
v0000028c9d8d2270_0 .net "A", 31 0, v0000028c9d8e0180_0;  alias, 1 drivers
v0000028c9d8d2630_0 .net "ALUOP", 3 0, v0000028c9d8d29f0_0;  alias, 1 drivers
v0000028c9d8d28b0_0 .net "B", 31 0, v0000028c9d8dfaa0_0;  alias, 1 drivers
v0000028c9d8d2950_0 .var "CF", 0 0;
v0000028c9d8d1410_0 .net "ZF", 0 0, L_0000028c9d97a900;  alias, 1 drivers
v0000028c9d8d14b0_0 .net *"_ivl_1", 0 0, L_0000028c9d90d2e0;  1 drivers
v0000028c9d8d1550_0 .var "res", 31 0;
E_0000028c9d86b490 .event anyedge, v0000028c9d8d2630_0, v0000028c9d8d1190_0, v0000028c9d8d2310_0, v0000028c9d8d2950_0;
L_0000028c9d90d2e0 .reduce/or v0000028c9d8d1550_0;
S_0000028c9d64ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000028c9d726b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000028c9d87fd30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d87fd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d87fda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d87fdd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d87fe10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d87fe48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d87fe80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d87feb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d87fef0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d87ff28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d87ff60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d87ff98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d87ffd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d880008 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d880040 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d880078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8800b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8800e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d880120 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d880158 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d880190 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8801c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d880200 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d880238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d880270 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8d29f0_0 .var "ALU_OP", 3 0;
v0000028c9d8d15f0_0 .net "opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
E_0000028c9d86b350 .event anyedge, v0000028c9d8ceb20_0;
S_0000028c9d653170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000028c9d8dc8a0_0 .net "EX1_forward_to_B", 31 0, v0000028c9d8de1a0_0;  alias, 1 drivers
v0000028c9d8dec40_0 .net "EX_PFC", 31 0, v0000028c9d8de420_0;  alias, 1 drivers
v0000028c9d8de7e0_0 .net "EX_PFC_to_IF", 31 0, L_0000028c9d90ca20;  alias, 1 drivers
v0000028c9d8dece0_0 .net "alu_selA", 1 0, L_0000028c9d90f5e0;  alias, 1 drivers
v0000028c9d8ddca0_0 .net "alu_selB", 1 0, L_0000028c9d911840;  alias, 1 drivers
v0000028c9d8ded80_0 .net "ex_haz", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8dde80_0 .net "id_haz", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d8dcd00_0 .net "is_jr", 0 0, v0000028c9d8dcb20_0;  alias, 1 drivers
v0000028c9d8dcf80_0 .net "mem_haz", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8dc940_0 .net "oper1", 31 0, L_0000028c9d915ca0;  alias, 1 drivers
v0000028c9d8dd020_0 .net "oper2", 31 0, L_0000028c9d97a190;  alias, 1 drivers
v0000028c9d8de880_0 .net "pc", 31 0, v0000028c9d8ddc00_0;  alias, 1 drivers
v0000028c9d8dc800_0 .net "rs1", 31 0, v0000028c9d8dd7a0_0;  alias, 1 drivers
v0000028c9d8dd5c0_0 .net "rs2_in", 31 0, v0000028c9d8dca80_0;  alias, 1 drivers
v0000028c9d8de560_0 .net "rs2_out", 31 0, L_0000028c9d97af90;  alias, 1 drivers
v0000028c9d8dd0c0_0 .net "store_rs2_forward", 1 0, L_0000028c9d912ce0;  alias, 1 drivers
L_0000028c9d90ca20 .functor MUXZ 32, v0000028c9d8de420_0, L_0000028c9d915ca0, v0000028c9d8dcb20_0, C4<>;
S_0000028c9d653300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000028c9d653170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c9d86b550 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c9d9146c0 .functor NOT 1, L_0000028c9d90d420, C4<0>, C4<0>, C4<0>;
L_0000028c9d914730 .functor NOT 1, L_0000028c9d90cd40, C4<0>, C4<0>, C4<0>;
L_0000028c9d9150d0 .functor NOT 1, L_0000028c9d90d7e0, C4<0>, C4<0>, C4<0>;
L_0000028c9d914880 .functor NOT 1, L_0000028c9d90de20, C4<0>, C4<0>, C4<0>;
L_0000028c9d9148f0 .functor AND 32, L_0000028c9d914500, v0000028c9d8dd7a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d914ab0 .functor AND 32, L_0000028c9d9147a0, L_0000028c9d97bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d914b20 .functor OR 32, L_0000028c9d9148f0, L_0000028c9d914ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d914ea0 .functor AND 32, L_0000028c9d914810, v0000028c9d8cd7c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d915220 .functor OR 32, L_0000028c9d914b20, L_0000028c9d914ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d915df0 .functor AND 32, L_0000028c9d914a40, L_0000028c9d90d560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d915ca0 .functor OR 32, L_0000028c9d915220, L_0000028c9d915df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8d3d50_0 .net *"_ivl_1", 0 0, L_0000028c9d90d420;  1 drivers
v0000028c9d8d3df0_0 .net *"_ivl_13", 0 0, L_0000028c9d90d7e0;  1 drivers
v0000028c9d8d3fd0_0 .net *"_ivl_14", 0 0, L_0000028c9d9150d0;  1 drivers
v0000028c9d8d3e90_0 .net *"_ivl_19", 0 0, L_0000028c9d90e280;  1 drivers
v0000028c9d8d87c0_0 .net *"_ivl_2", 0 0, L_0000028c9d9146c0;  1 drivers
v0000028c9d8d8cc0_0 .net *"_ivl_23", 0 0, L_0000028c9d90c5c0;  1 drivers
v0000028c9d8d7c80_0 .net *"_ivl_27", 0 0, L_0000028c9d90de20;  1 drivers
v0000028c9d8d8720_0 .net *"_ivl_28", 0 0, L_0000028c9d914880;  1 drivers
v0000028c9d8d7a00_0 .net *"_ivl_33", 0 0, L_0000028c9d90d060;  1 drivers
v0000028c9d8d8540_0 .net *"_ivl_37", 0 0, L_0000028c9d90cca0;  1 drivers
v0000028c9d8d6920_0 .net *"_ivl_40", 31 0, L_0000028c9d9148f0;  1 drivers
v0000028c9d8d8360_0 .net *"_ivl_42", 31 0, L_0000028c9d914ab0;  1 drivers
v0000028c9d8d8220_0 .net *"_ivl_44", 31 0, L_0000028c9d914b20;  1 drivers
v0000028c9d8d8d60_0 .net *"_ivl_46", 31 0, L_0000028c9d914ea0;  1 drivers
v0000028c9d8d8ae0_0 .net *"_ivl_48", 31 0, L_0000028c9d915220;  1 drivers
v0000028c9d8d7780_0 .net *"_ivl_50", 31 0, L_0000028c9d915df0;  1 drivers
v0000028c9d8d7f00_0 .net *"_ivl_7", 0 0, L_0000028c9d90cd40;  1 drivers
v0000028c9d8d89a0_0 .net *"_ivl_8", 0 0, L_0000028c9d914730;  1 drivers
v0000028c9d8d8c20_0 .net "ina", 31 0, v0000028c9d8dd7a0_0;  alias, 1 drivers
v0000028c9d8d8a40_0 .net "inb", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8d7460_0 .net "inc", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8d6d80_0 .net "ind", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d8d7000_0 .net "out", 31 0, L_0000028c9d915ca0;  alias, 1 drivers
v0000028c9d8d6740_0 .net "s0", 31 0, L_0000028c9d914500;  1 drivers
v0000028c9d8d84a0_0 .net "s1", 31 0, L_0000028c9d9147a0;  1 drivers
v0000028c9d8d8180_0 .net "s2", 31 0, L_0000028c9d914810;  1 drivers
v0000028c9d8d7d20_0 .net "s3", 31 0, L_0000028c9d914a40;  1 drivers
v0000028c9d8d8860_0 .net "sel", 1 0, L_0000028c9d90f5e0;  alias, 1 drivers
L_0000028c9d90d420 .part L_0000028c9d90f5e0, 1, 1;
LS_0000028c9d90ce80_0_0 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_4 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_8 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_12 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_16 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_20 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_24 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_0_28 .concat [ 1 1 1 1], L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0, L_0000028c9d9146c0;
LS_0000028c9d90ce80_1_0 .concat [ 4 4 4 4], LS_0000028c9d90ce80_0_0, LS_0000028c9d90ce80_0_4, LS_0000028c9d90ce80_0_8, LS_0000028c9d90ce80_0_12;
LS_0000028c9d90ce80_1_4 .concat [ 4 4 4 4], LS_0000028c9d90ce80_0_16, LS_0000028c9d90ce80_0_20, LS_0000028c9d90ce80_0_24, LS_0000028c9d90ce80_0_28;
L_0000028c9d90ce80 .concat [ 16 16 0 0], LS_0000028c9d90ce80_1_0, LS_0000028c9d90ce80_1_4;
L_0000028c9d90cd40 .part L_0000028c9d90f5e0, 0, 1;
LS_0000028c9d90c0c0_0_0 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_4 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_8 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_12 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_16 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_20 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_24 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_0_28 .concat [ 1 1 1 1], L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730, L_0000028c9d914730;
LS_0000028c9d90c0c0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c0c0_0_0, LS_0000028c9d90c0c0_0_4, LS_0000028c9d90c0c0_0_8, LS_0000028c9d90c0c0_0_12;
LS_0000028c9d90c0c0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c0c0_0_16, LS_0000028c9d90c0c0_0_20, LS_0000028c9d90c0c0_0_24, LS_0000028c9d90c0c0_0_28;
L_0000028c9d90c0c0 .concat [ 16 16 0 0], LS_0000028c9d90c0c0_1_0, LS_0000028c9d90c0c0_1_4;
L_0000028c9d90d7e0 .part L_0000028c9d90f5e0, 1, 1;
LS_0000028c9d90db00_0_0 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_4 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_8 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_12 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_16 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_20 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_24 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_0_28 .concat [ 1 1 1 1], L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0, L_0000028c9d9150d0;
LS_0000028c9d90db00_1_0 .concat [ 4 4 4 4], LS_0000028c9d90db00_0_0, LS_0000028c9d90db00_0_4, LS_0000028c9d90db00_0_8, LS_0000028c9d90db00_0_12;
LS_0000028c9d90db00_1_4 .concat [ 4 4 4 4], LS_0000028c9d90db00_0_16, LS_0000028c9d90db00_0_20, LS_0000028c9d90db00_0_24, LS_0000028c9d90db00_0_28;
L_0000028c9d90db00 .concat [ 16 16 0 0], LS_0000028c9d90db00_1_0, LS_0000028c9d90db00_1_4;
L_0000028c9d90e280 .part L_0000028c9d90f5e0, 0, 1;
LS_0000028c9d90cc00_0_0 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_4 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_8 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_12 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_16 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_20 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_24 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_0_28 .concat [ 1 1 1 1], L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280, L_0000028c9d90e280;
LS_0000028c9d90cc00_1_0 .concat [ 4 4 4 4], LS_0000028c9d90cc00_0_0, LS_0000028c9d90cc00_0_4, LS_0000028c9d90cc00_0_8, LS_0000028c9d90cc00_0_12;
LS_0000028c9d90cc00_1_4 .concat [ 4 4 4 4], LS_0000028c9d90cc00_0_16, LS_0000028c9d90cc00_0_20, LS_0000028c9d90cc00_0_24, LS_0000028c9d90cc00_0_28;
L_0000028c9d90cc00 .concat [ 16 16 0 0], LS_0000028c9d90cc00_1_0, LS_0000028c9d90cc00_1_4;
L_0000028c9d90c5c0 .part L_0000028c9d90f5e0, 1, 1;
LS_0000028c9d90c8e0_0_0 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_4 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_8 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_12 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_16 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_20 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_24 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_0_28 .concat [ 1 1 1 1], L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0, L_0000028c9d90c5c0;
LS_0000028c9d90c8e0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c8e0_0_0, LS_0000028c9d90c8e0_0_4, LS_0000028c9d90c8e0_0_8, LS_0000028c9d90c8e0_0_12;
LS_0000028c9d90c8e0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c8e0_0_16, LS_0000028c9d90c8e0_0_20, LS_0000028c9d90c8e0_0_24, LS_0000028c9d90c8e0_0_28;
L_0000028c9d90c8e0 .concat [ 16 16 0 0], LS_0000028c9d90c8e0_1_0, LS_0000028c9d90c8e0_1_4;
L_0000028c9d90de20 .part L_0000028c9d90f5e0, 0, 1;
LS_0000028c9d90e320_0_0 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_4 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_8 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_12 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_16 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_20 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_24 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_0_28 .concat [ 1 1 1 1], L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880, L_0000028c9d914880;
LS_0000028c9d90e320_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e320_0_0, LS_0000028c9d90e320_0_4, LS_0000028c9d90e320_0_8, LS_0000028c9d90e320_0_12;
LS_0000028c9d90e320_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e320_0_16, LS_0000028c9d90e320_0_20, LS_0000028c9d90e320_0_24, LS_0000028c9d90e320_0_28;
L_0000028c9d90e320 .concat [ 16 16 0 0], LS_0000028c9d90e320_1_0, LS_0000028c9d90e320_1_4;
L_0000028c9d90d060 .part L_0000028c9d90f5e0, 1, 1;
LS_0000028c9d90e1e0_0_0 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_4 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_8 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_12 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_16 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_20 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_24 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_0_28 .concat [ 1 1 1 1], L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060, L_0000028c9d90d060;
LS_0000028c9d90e1e0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e1e0_0_0, LS_0000028c9d90e1e0_0_4, LS_0000028c9d90e1e0_0_8, LS_0000028c9d90e1e0_0_12;
LS_0000028c9d90e1e0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e1e0_0_16, LS_0000028c9d90e1e0_0_20, LS_0000028c9d90e1e0_0_24, LS_0000028c9d90e1e0_0_28;
L_0000028c9d90e1e0 .concat [ 16 16 0 0], LS_0000028c9d90e1e0_1_0, LS_0000028c9d90e1e0_1_4;
L_0000028c9d90cca0 .part L_0000028c9d90f5e0, 0, 1;
LS_0000028c9d90dba0_0_0 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_4 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_8 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_12 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_16 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_20 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_24 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_0_28 .concat [ 1 1 1 1], L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0, L_0000028c9d90cca0;
LS_0000028c9d90dba0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90dba0_0_0, LS_0000028c9d90dba0_0_4, LS_0000028c9d90dba0_0_8, LS_0000028c9d90dba0_0_12;
LS_0000028c9d90dba0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90dba0_0_16, LS_0000028c9d90dba0_0_20, LS_0000028c9d90dba0_0_24, LS_0000028c9d90dba0_0_28;
L_0000028c9d90dba0 .concat [ 16 16 0 0], LS_0000028c9d90dba0_1_0, LS_0000028c9d90dba0_1_4;
S_0000028c9d608230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c9d653300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d914500 .functor AND 32, L_0000028c9d90ce80, L_0000028c9d90c0c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d4750_0 .net "in1", 31 0, L_0000028c9d90ce80;  1 drivers
v0000028c9d8d4890_0 .net "in2", 31 0, L_0000028c9d90c0c0;  1 drivers
v0000028c9d8d49d0_0 .net "out", 31 0, L_0000028c9d914500;  alias, 1 drivers
S_0000028c9d6083c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c9d653300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d9147a0 .functor AND 32, L_0000028c9d90db00, L_0000028c9d90cc00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d4d90_0 .net "in1", 31 0, L_0000028c9d90db00;  1 drivers
v0000028c9d8d3a30_0 .net "in2", 31 0, L_0000028c9d90cc00;  1 drivers
v0000028c9d8d3ad0_0 .net "out", 31 0, L_0000028c9d9147a0;  alias, 1 drivers
S_0000028c9d641570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c9d653300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d914810 .functor AND 32, L_0000028c9d90c8e0, L_0000028c9d90e320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d3710_0 .net "in1", 31 0, L_0000028c9d90c8e0;  1 drivers
v0000028c9d8d4430_0 .net "in2", 31 0, L_0000028c9d90e320;  1 drivers
v0000028c9d8d3b70_0 .net "out", 31 0, L_0000028c9d914810;  alias, 1 drivers
S_0000028c9d8d58b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c9d653300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d914a40 .functor AND 32, L_0000028c9d90e1e0, L_0000028c9d90dba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d4a70_0 .net "in1", 31 0, L_0000028c9d90e1e0;  1 drivers
v0000028c9d8d3c10_0 .net "in2", 31 0, L_0000028c9d90dba0;  1 drivers
v0000028c9d8d4b10_0 .net "out", 31 0, L_0000028c9d914a40;  alias, 1 drivers
S_0000028c9d8d5ef0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000028c9d653170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c9d86b710 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c9d915b50 .functor NOT 1, L_0000028c9d90df60, C4<0>, C4<0>, C4<0>;
L_0000028c9d915d10 .functor NOT 1, L_0000028c9d90e140, C4<0>, C4<0>, C4<0>;
L_0000028c9d915c30 .functor NOT 1, L_0000028c9d90d100, C4<0>, C4<0>, C4<0>;
L_0000028c9d84d180 .functor NOT 1, L_0000028c9d90d9c0, C4<0>, C4<0>, C4<0>;
L_0000028c9d97ab30 .functor AND 32, L_0000028c9d915ae0, v0000028c9d8de1a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97b850 .functor AND 32, L_0000028c9d915d80, L_0000028c9d97bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97aba0 .functor OR 32, L_0000028c9d97ab30, L_0000028c9d97b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d979fd0 .functor AND 32, L_0000028c9d915bc0, v0000028c9d8cd7c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97ac80 .functor OR 32, L_0000028c9d97aba0, L_0000028c9d979fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d97b000 .functor AND 32, L_0000028c9d979f60, L_0000028c9d90d560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97a190 .functor OR 32, L_0000028c9d97ac80, L_0000028c9d97b000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8d8900_0 .net *"_ivl_1", 0 0, L_0000028c9d90df60;  1 drivers
v0000028c9d8d8b80_0 .net *"_ivl_13", 0 0, L_0000028c9d90d100;  1 drivers
v0000028c9d8d6880_0 .net *"_ivl_14", 0 0, L_0000028c9d915c30;  1 drivers
v0000028c9d8d69c0_0 .net *"_ivl_19", 0 0, L_0000028c9d90e460;  1 drivers
v0000028c9d8d6e20_0 .net *"_ivl_2", 0 0, L_0000028c9d915b50;  1 drivers
v0000028c9d8d85e0_0 .net *"_ivl_23", 0 0, L_0000028c9d90e000;  1 drivers
v0000028c9d8d6a60_0 .net *"_ivl_27", 0 0, L_0000028c9d90d9c0;  1 drivers
v0000028c9d8d6b00_0 .net *"_ivl_28", 0 0, L_0000028c9d84d180;  1 drivers
v0000028c9d8d6f60_0 .net *"_ivl_33", 0 0, L_0000028c9d90dc40;  1 drivers
v0000028c9d8d6ec0_0 .net *"_ivl_37", 0 0, L_0000028c9d90bf80;  1 drivers
v0000028c9d8d6ba0_0 .net *"_ivl_40", 31 0, L_0000028c9d97ab30;  1 drivers
v0000028c9d8d8040_0 .net *"_ivl_42", 31 0, L_0000028c9d97b850;  1 drivers
v0000028c9d8d6ce0_0 .net *"_ivl_44", 31 0, L_0000028c9d97aba0;  1 drivers
v0000028c9d8d7140_0 .net *"_ivl_46", 31 0, L_0000028c9d979fd0;  1 drivers
v0000028c9d8d71e0_0 .net *"_ivl_48", 31 0, L_0000028c9d97ac80;  1 drivers
v0000028c9d8d8400_0 .net *"_ivl_50", 31 0, L_0000028c9d97b000;  1 drivers
v0000028c9d8d7aa0_0 .net *"_ivl_7", 0 0, L_0000028c9d90e140;  1 drivers
v0000028c9d8d7dc0_0 .net *"_ivl_8", 0 0, L_0000028c9d915d10;  1 drivers
v0000028c9d8d7280_0 .net "ina", 31 0, v0000028c9d8de1a0_0;  alias, 1 drivers
v0000028c9d8d7320_0 .net "inb", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8d80e0_0 .net "inc", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8d73c0_0 .net "ind", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d8d7500_0 .net "out", 31 0, L_0000028c9d97a190;  alias, 1 drivers
v0000028c9d8d75a0_0 .net "s0", 31 0, L_0000028c9d915ae0;  1 drivers
v0000028c9d8d7640_0 .net "s1", 31 0, L_0000028c9d915d80;  1 drivers
v0000028c9d8d76e0_0 .net "s2", 31 0, L_0000028c9d915bc0;  1 drivers
v0000028c9d8d78c0_0 .net "s3", 31 0, L_0000028c9d979f60;  1 drivers
v0000028c9d8d7be0_0 .net "sel", 1 0, L_0000028c9d911840;  alias, 1 drivers
L_0000028c9d90df60 .part L_0000028c9d911840, 1, 1;
LS_0000028c9d90c700_0_0 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_4 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_8 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_12 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_16 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_20 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_24 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_0_28 .concat [ 1 1 1 1], L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50, L_0000028c9d915b50;
LS_0000028c9d90c700_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c700_0_0, LS_0000028c9d90c700_0_4, LS_0000028c9d90c700_0_8, LS_0000028c9d90c700_0_12;
LS_0000028c9d90c700_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c700_0_16, LS_0000028c9d90c700_0_20, LS_0000028c9d90c700_0_24, LS_0000028c9d90c700_0_28;
L_0000028c9d90c700 .concat [ 16 16 0 0], LS_0000028c9d90c700_1_0, LS_0000028c9d90c700_1_4;
L_0000028c9d90e140 .part L_0000028c9d911840, 0, 1;
LS_0000028c9d90e3c0_0_0 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_4 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_8 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_12 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_16 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_20 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_24 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_0_28 .concat [ 1 1 1 1], L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10, L_0000028c9d915d10;
LS_0000028c9d90e3c0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e3c0_0_0, LS_0000028c9d90e3c0_0_4, LS_0000028c9d90e3c0_0_8, LS_0000028c9d90e3c0_0_12;
LS_0000028c9d90e3c0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e3c0_0_16, LS_0000028c9d90e3c0_0_20, LS_0000028c9d90e3c0_0_24, LS_0000028c9d90e3c0_0_28;
L_0000028c9d90e3c0 .concat [ 16 16 0 0], LS_0000028c9d90e3c0_1_0, LS_0000028c9d90e3c0_1_4;
L_0000028c9d90d100 .part L_0000028c9d911840, 1, 1;
LS_0000028c9d90c840_0_0 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_4 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_8 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_12 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_16 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_20 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_24 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_0_28 .concat [ 1 1 1 1], L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30, L_0000028c9d915c30;
LS_0000028c9d90c840_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c840_0_0, LS_0000028c9d90c840_0_4, LS_0000028c9d90c840_0_8, LS_0000028c9d90c840_0_12;
LS_0000028c9d90c840_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c840_0_16, LS_0000028c9d90c840_0_20, LS_0000028c9d90c840_0_24, LS_0000028c9d90c840_0_28;
L_0000028c9d90c840 .concat [ 16 16 0 0], LS_0000028c9d90c840_1_0, LS_0000028c9d90c840_1_4;
L_0000028c9d90e460 .part L_0000028c9d911840, 0, 1;
LS_0000028c9d90e640_0_0 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_4 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_8 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_12 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_16 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_20 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_24 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_0_28 .concat [ 1 1 1 1], L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460, L_0000028c9d90e460;
LS_0000028c9d90e640_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e640_0_0, LS_0000028c9d90e640_0_4, LS_0000028c9d90e640_0_8, LS_0000028c9d90e640_0_12;
LS_0000028c9d90e640_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e640_0_16, LS_0000028c9d90e640_0_20, LS_0000028c9d90e640_0_24, LS_0000028c9d90e640_0_28;
L_0000028c9d90e640 .concat [ 16 16 0 0], LS_0000028c9d90e640_1_0, LS_0000028c9d90e640_1_4;
L_0000028c9d90e000 .part L_0000028c9d911840, 1, 1;
LS_0000028c9d90cde0_0_0 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_4 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_8 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_12 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_16 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_20 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_24 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_0_28 .concat [ 1 1 1 1], L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000, L_0000028c9d90e000;
LS_0000028c9d90cde0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90cde0_0_0, LS_0000028c9d90cde0_0_4, LS_0000028c9d90cde0_0_8, LS_0000028c9d90cde0_0_12;
LS_0000028c9d90cde0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90cde0_0_16, LS_0000028c9d90cde0_0_20, LS_0000028c9d90cde0_0_24, LS_0000028c9d90cde0_0_28;
L_0000028c9d90cde0 .concat [ 16 16 0 0], LS_0000028c9d90cde0_1_0, LS_0000028c9d90cde0_1_4;
L_0000028c9d90d9c0 .part L_0000028c9d911840, 0, 1;
LS_0000028c9d90dce0_0_0 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_4 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_8 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_12 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_16 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_20 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_24 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_0_28 .concat [ 1 1 1 1], L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180, L_0000028c9d84d180;
LS_0000028c9d90dce0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90dce0_0_0, LS_0000028c9d90dce0_0_4, LS_0000028c9d90dce0_0_8, LS_0000028c9d90dce0_0_12;
LS_0000028c9d90dce0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90dce0_0_16, LS_0000028c9d90dce0_0_20, LS_0000028c9d90dce0_0_24, LS_0000028c9d90dce0_0_28;
L_0000028c9d90dce0 .concat [ 16 16 0 0], LS_0000028c9d90dce0_1_0, LS_0000028c9d90dce0_1_4;
L_0000028c9d90dc40 .part L_0000028c9d911840, 1, 1;
LS_0000028c9d90bee0_0_0 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_4 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_8 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_12 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_16 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_20 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_24 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_0_28 .concat [ 1 1 1 1], L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40, L_0000028c9d90dc40;
LS_0000028c9d90bee0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90bee0_0_0, LS_0000028c9d90bee0_0_4, LS_0000028c9d90bee0_0_8, LS_0000028c9d90bee0_0_12;
LS_0000028c9d90bee0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90bee0_0_16, LS_0000028c9d90bee0_0_20, LS_0000028c9d90bee0_0_24, LS_0000028c9d90bee0_0_28;
L_0000028c9d90bee0 .concat [ 16 16 0 0], LS_0000028c9d90bee0_1_0, LS_0000028c9d90bee0_1_4;
L_0000028c9d90bf80 .part L_0000028c9d911840, 0, 1;
LS_0000028c9d90dd80_0_0 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_4 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_8 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_12 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_16 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_20 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_24 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_0_28 .concat [ 1 1 1 1], L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80, L_0000028c9d90bf80;
LS_0000028c9d90dd80_1_0 .concat [ 4 4 4 4], LS_0000028c9d90dd80_0_0, LS_0000028c9d90dd80_0_4, LS_0000028c9d90dd80_0_8, LS_0000028c9d90dd80_0_12;
LS_0000028c9d90dd80_1_4 .concat [ 4 4 4 4], LS_0000028c9d90dd80_0_16, LS_0000028c9d90dd80_0_20, LS_0000028c9d90dd80_0_24, LS_0000028c9d90dd80_0_28;
L_0000028c9d90dd80 .concat [ 16 16 0 0], LS_0000028c9d90dd80_1_0, LS_0000028c9d90dd80_1_4;
S_0000028c9d8d6080 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c9d8d5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d915ae0 .functor AND 32, L_0000028c9d90c700, L_0000028c9d90e3c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d7e60_0 .net "in1", 31 0, L_0000028c9d90c700;  1 drivers
v0000028c9d8d8e00_0 .net "in2", 31 0, L_0000028c9d90e3c0;  1 drivers
v0000028c9d8d6c40_0 .net "out", 31 0, L_0000028c9d915ae0;  alias, 1 drivers
S_0000028c9d8d5a40 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c9d8d5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d915d80 .functor AND 32, L_0000028c9d90c840, L_0000028c9d90e640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d8ea0_0 .net "in1", 31 0, L_0000028c9d90c840;  1 drivers
v0000028c9d8d7b40_0 .net "in2", 31 0, L_0000028c9d90e640;  1 drivers
v0000028c9d8d7fa0_0 .net "out", 31 0, L_0000028c9d915d80;  alias, 1 drivers
S_0000028c9d8d63a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c9d8d5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d915bc0 .functor AND 32, L_0000028c9d90cde0, L_0000028c9d90dce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d7960_0 .net "in1", 31 0, L_0000028c9d90cde0;  1 drivers
v0000028c9d8d67e0_0 .net "in2", 31 0, L_0000028c9d90dce0;  1 drivers
v0000028c9d8d8680_0 .net "out", 31 0, L_0000028c9d915bc0;  alias, 1 drivers
S_0000028c9d8d5bd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c9d8d5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d979f60 .functor AND 32, L_0000028c9d90bee0, L_0000028c9d90dd80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d70a0_0 .net "in1", 31 0, L_0000028c9d90bee0;  1 drivers
v0000028c9d8d7820_0 .net "in2", 31 0, L_0000028c9d90dd80;  1 drivers
v0000028c9d8d82c0_0 .net "out", 31 0, L_0000028c9d979f60;  alias, 1 drivers
S_0000028c9d8d5d60 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000028c9d653170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000028c9d86c550 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000028c9d97b770 .functor NOT 1, L_0000028c9d90c980, C4<0>, C4<0>, C4<0>;
L_0000028c9d97a6d0 .functor NOT 1, L_0000028c9d90c480, C4<0>, C4<0>, C4<0>;
L_0000028c9d97b0e0 .functor NOT 1, L_0000028c9d90dec0, C4<0>, C4<0>, C4<0>;
L_0000028c9d97b620 .functor NOT 1, L_0000028c9d90c020, C4<0>, C4<0>, C4<0>;
L_0000028c9d97b1c0 .functor AND 32, L_0000028c9d97b690, v0000028c9d8dca80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97b070 .functor AND 32, L_0000028c9d97b540, L_0000028c9d97bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97a120 .functor OR 32, L_0000028c9d97b1c0, L_0000028c9d97b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d97a040 .functor AND 32, L_0000028c9d97acf0, v0000028c9d8cd7c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97ac10 .functor OR 32, L_0000028c9d97a120, L_0000028c9d97a040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d97b7e0 .functor AND 32, L_0000028c9d97b380, L_0000028c9d90d560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97af90 .functor OR 32, L_0000028c9d97ac10, L_0000028c9d97b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8d9bc0_0 .net *"_ivl_1", 0 0, L_0000028c9d90c980;  1 drivers
v0000028c9d8d9e40_0 .net *"_ivl_13", 0 0, L_0000028c9d90dec0;  1 drivers
v0000028c9d8d9440_0 .net *"_ivl_14", 0 0, L_0000028c9d97b0e0;  1 drivers
v0000028c9d8d9f80_0 .net *"_ivl_19", 0 0, L_0000028c9d90d240;  1 drivers
v0000028c9d8d96c0_0 .net *"_ivl_2", 0 0, L_0000028c9d97b770;  1 drivers
v0000028c9d8d99e0_0 .net *"_ivl_23", 0 0, L_0000028c9d90c520;  1 drivers
v0000028c9d8da160_0 .net *"_ivl_27", 0 0, L_0000028c9d90c020;  1 drivers
v0000028c9d8da200_0 .net *"_ivl_28", 0 0, L_0000028c9d97b620;  1 drivers
v0000028c9d8d9a80_0 .net *"_ivl_33", 0 0, L_0000028c9d90e0a0;  1 drivers
v0000028c9d8da5c0_0 .net *"_ivl_37", 0 0, L_0000028c9d90d1a0;  1 drivers
v0000028c9d8d9800_0 .net *"_ivl_40", 31 0, L_0000028c9d97b1c0;  1 drivers
v0000028c9d8d9b20_0 .net *"_ivl_42", 31 0, L_0000028c9d97b070;  1 drivers
v0000028c9d8d8f40_0 .net *"_ivl_44", 31 0, L_0000028c9d97a120;  1 drivers
v0000028c9d8da3e0_0 .net *"_ivl_46", 31 0, L_0000028c9d97a040;  1 drivers
v0000028c9d8d9120_0 .net *"_ivl_48", 31 0, L_0000028c9d97ac10;  1 drivers
v0000028c9d8da520_0 .net *"_ivl_50", 31 0, L_0000028c9d97b7e0;  1 drivers
v0000028c9d8d9620_0 .net *"_ivl_7", 0 0, L_0000028c9d90c480;  1 drivers
v0000028c9d8d93a0_0 .net *"_ivl_8", 0 0, L_0000028c9d97a6d0;  1 drivers
v0000028c9d8d8fe0_0 .net "ina", 31 0, v0000028c9d8dca80_0;  alias, 1 drivers
v0000028c9d8da020_0 .net "inb", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8d91c0_0 .net "inc", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8d9260_0 .net "ind", 31 0, L_0000028c9d90d560;  alias, 1 drivers
v0000028c9d8d9c60_0 .net "out", 31 0, L_0000028c9d97af90;  alias, 1 drivers
v0000028c9d8d9300_0 .net "s0", 31 0, L_0000028c9d97b690;  1 drivers
v0000028c9d8d98a0_0 .net "s1", 31 0, L_0000028c9d97b540;  1 drivers
v0000028c9d8dd520_0 .net "s2", 31 0, L_0000028c9d97acf0;  1 drivers
v0000028c9d8de380_0 .net "s3", 31 0, L_0000028c9d97b380;  1 drivers
v0000028c9d8dd980_0 .net "sel", 1 0, L_0000028c9d912ce0;  alias, 1 drivers
L_0000028c9d90c980 .part L_0000028c9d912ce0, 1, 1;
LS_0000028c9d90d6a0_0_0 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_4 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_8 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_12 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_16 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_20 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_24 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_0_28 .concat [ 1 1 1 1], L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770, L_0000028c9d97b770;
LS_0000028c9d90d6a0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90d6a0_0_0, LS_0000028c9d90d6a0_0_4, LS_0000028c9d90d6a0_0_8, LS_0000028c9d90d6a0_0_12;
LS_0000028c9d90d6a0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90d6a0_0_16, LS_0000028c9d90d6a0_0_20, LS_0000028c9d90d6a0_0_24, LS_0000028c9d90d6a0_0_28;
L_0000028c9d90d6a0 .concat [ 16 16 0 0], LS_0000028c9d90d6a0_1_0, LS_0000028c9d90d6a0_1_4;
L_0000028c9d90c480 .part L_0000028c9d912ce0, 0, 1;
LS_0000028c9d90e500_0_0 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_4 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_8 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_12 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_16 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_20 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_24 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_0_28 .concat [ 1 1 1 1], L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0, L_0000028c9d97a6d0;
LS_0000028c9d90e500_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e500_0_0, LS_0000028c9d90e500_0_4, LS_0000028c9d90e500_0_8, LS_0000028c9d90e500_0_12;
LS_0000028c9d90e500_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e500_0_16, LS_0000028c9d90e500_0_20, LS_0000028c9d90e500_0_24, LS_0000028c9d90e500_0_28;
L_0000028c9d90e500 .concat [ 16 16 0 0], LS_0000028c9d90e500_1_0, LS_0000028c9d90e500_1_4;
L_0000028c9d90dec0 .part L_0000028c9d912ce0, 1, 1;
LS_0000028c9d90d740_0_0 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_4 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_8 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_12 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_16 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_20 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_24 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_0_28 .concat [ 1 1 1 1], L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0, L_0000028c9d97b0e0;
LS_0000028c9d90d740_1_0 .concat [ 4 4 4 4], LS_0000028c9d90d740_0_0, LS_0000028c9d90d740_0_4, LS_0000028c9d90d740_0_8, LS_0000028c9d90d740_0_12;
LS_0000028c9d90d740_1_4 .concat [ 4 4 4 4], LS_0000028c9d90d740_0_16, LS_0000028c9d90d740_0_20, LS_0000028c9d90d740_0_24, LS_0000028c9d90d740_0_28;
L_0000028c9d90d740 .concat [ 16 16 0 0], LS_0000028c9d90d740_1_0, LS_0000028c9d90d740_1_4;
L_0000028c9d90d240 .part L_0000028c9d912ce0, 0, 1;
LS_0000028c9d90e5a0_0_0 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_4 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_8 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_12 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_16 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_20 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_24 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_0_28 .concat [ 1 1 1 1], L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240, L_0000028c9d90d240;
LS_0000028c9d90e5a0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90e5a0_0_0, LS_0000028c9d90e5a0_0_4, LS_0000028c9d90e5a0_0_8, LS_0000028c9d90e5a0_0_12;
LS_0000028c9d90e5a0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90e5a0_0_16, LS_0000028c9d90e5a0_0_20, LS_0000028c9d90e5a0_0_24, LS_0000028c9d90e5a0_0_28;
L_0000028c9d90e5a0 .concat [ 16 16 0 0], LS_0000028c9d90e5a0_1_0, LS_0000028c9d90e5a0_1_4;
L_0000028c9d90c520 .part L_0000028c9d912ce0, 1, 1;
LS_0000028c9d90c660_0_0 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_4 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_8 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_12 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_16 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_20 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_24 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_0_28 .concat [ 1 1 1 1], L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520, L_0000028c9d90c520;
LS_0000028c9d90c660_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c660_0_0, LS_0000028c9d90c660_0_4, LS_0000028c9d90c660_0_8, LS_0000028c9d90c660_0_12;
LS_0000028c9d90c660_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c660_0_16, LS_0000028c9d90c660_0_20, LS_0000028c9d90c660_0_24, LS_0000028c9d90c660_0_28;
L_0000028c9d90c660 .concat [ 16 16 0 0], LS_0000028c9d90c660_1_0, LS_0000028c9d90c660_1_4;
L_0000028c9d90c020 .part L_0000028c9d912ce0, 0, 1;
LS_0000028c9d90c7a0_0_0 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_4 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_8 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_12 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_16 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_20 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_24 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_0_28 .concat [ 1 1 1 1], L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620, L_0000028c9d97b620;
LS_0000028c9d90c7a0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90c7a0_0_0, LS_0000028c9d90c7a0_0_4, LS_0000028c9d90c7a0_0_8, LS_0000028c9d90c7a0_0_12;
LS_0000028c9d90c7a0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90c7a0_0_16, LS_0000028c9d90c7a0_0_20, LS_0000028c9d90c7a0_0_24, LS_0000028c9d90c7a0_0_28;
L_0000028c9d90c7a0 .concat [ 16 16 0 0], LS_0000028c9d90c7a0_1_0, LS_0000028c9d90c7a0_1_4;
L_0000028c9d90e0a0 .part L_0000028c9d912ce0, 1, 1;
LS_0000028c9d90cfc0_0_0 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_4 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_8 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_12 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_16 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_20 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_24 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_0_28 .concat [ 1 1 1 1], L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0, L_0000028c9d90e0a0;
LS_0000028c9d90cfc0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90cfc0_0_0, LS_0000028c9d90cfc0_0_4, LS_0000028c9d90cfc0_0_8, LS_0000028c9d90cfc0_0_12;
LS_0000028c9d90cfc0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90cfc0_0_16, LS_0000028c9d90cfc0_0_20, LS_0000028c9d90cfc0_0_24, LS_0000028c9d90cfc0_0_28;
L_0000028c9d90cfc0 .concat [ 16 16 0 0], LS_0000028c9d90cfc0_1_0, LS_0000028c9d90cfc0_1_4;
L_0000028c9d90d1a0 .part L_0000028c9d912ce0, 0, 1;
LS_0000028c9d90d4c0_0_0 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_4 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_8 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_12 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_16 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_20 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_24 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_0_28 .concat [ 1 1 1 1], L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0, L_0000028c9d90d1a0;
LS_0000028c9d90d4c0_1_0 .concat [ 4 4 4 4], LS_0000028c9d90d4c0_0_0, LS_0000028c9d90d4c0_0_4, LS_0000028c9d90d4c0_0_8, LS_0000028c9d90d4c0_0_12;
LS_0000028c9d90d4c0_1_4 .concat [ 4 4 4 4], LS_0000028c9d90d4c0_0_16, LS_0000028c9d90d4c0_0_20, LS_0000028c9d90d4c0_0_24, LS_0000028c9d90d4c0_0_28;
L_0000028c9d90d4c0 .concat [ 16 16 0 0], LS_0000028c9d90d4c0_1_0, LS_0000028c9d90d4c0_1_4;
S_0000028c9d8d6210 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000028c9d8d5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d97b690 .functor AND 32, L_0000028c9d90d6a0, L_0000028c9d90e500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d94e0_0 .net "in1", 31 0, L_0000028c9d90d6a0;  1 drivers
v0000028c9d8d9da0_0 .net "in2", 31 0, L_0000028c9d90e500;  1 drivers
v0000028c9d8d9080_0 .net "out", 31 0, L_0000028c9d97b690;  alias, 1 drivers
S_0000028c9d8d6530 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000028c9d8d5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d97b540 .functor AND 32, L_0000028c9d90d740, L_0000028c9d90e5a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d9d00_0 .net "in1", 31 0, L_0000028c9d90d740;  1 drivers
v0000028c9d8d9ee0_0 .net "in2", 31 0, L_0000028c9d90e5a0;  1 drivers
v0000028c9d8da0c0_0 .net "out", 31 0, L_0000028c9d97b540;  alias, 1 drivers
S_0000028c9d8d5720 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000028c9d8d5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d97acf0 .functor AND 32, L_0000028c9d90c660, L_0000028c9d90c7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8d9580_0 .net "in1", 31 0, L_0000028c9d90c660;  1 drivers
v0000028c9d8da480_0 .net "in2", 31 0, L_0000028c9d90c7a0;  1 drivers
v0000028c9d8d9760_0 .net "out", 31 0, L_0000028c9d97acf0;  alias, 1 drivers
S_0000028c9d8db230 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000028c9d8d5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000028c9d97b380 .functor AND 32, L_0000028c9d90cfc0, L_0000028c9d90d4c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000028c9d8da2a0_0 .net "in1", 31 0, L_0000028c9d90cfc0;  1 drivers
v0000028c9d8da340_0 .net "in2", 31 0, L_0000028c9d90d4c0;  1 drivers
v0000028c9d8d9940_0 .net "out", 31 0, L_0000028c9d97b380;  alias, 1 drivers
S_0000028c9d8dad80 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000028c9d8e0710 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8e0748 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8e0780 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8e07b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8e07f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8e0828 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8e0860 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8e0898 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8e08d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8e0908 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8e0940 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8e0978 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8e09b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8e09e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8e0a20 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8e0a58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8e0a90 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8e0ac8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8e0b00 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8e0b38 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8e0b70 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8e0ba8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8e0be0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8e0c18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8e0c50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8ddc00_0 .var "EX1_PC", 31 0;
v0000028c9d8de420_0 .var "EX1_PFC", 31 0;
v0000028c9d8de1a0_0 .var "EX1_forward_to_B", 31 0;
v0000028c9d8dd200_0 .var "EX1_is_beq", 0 0;
v0000028c9d8de740_0 .var "EX1_is_bne", 0 0;
v0000028c9d8deb00_0 .var "EX1_is_jal", 0 0;
v0000028c9d8dcb20_0 .var "EX1_is_jr", 0 0;
v0000028c9d8dd8e0_0 .var "EX1_is_oper2_immed", 0 0;
v0000028c9d8dc9e0_0 .var "EX1_memread", 0 0;
v0000028c9d8de920_0 .var "EX1_memwrite", 0 0;
v0000028c9d8dd700_0 .var "EX1_opcode", 11 0;
v0000028c9d8dda20_0 .var "EX1_predicted", 0 0;
v0000028c9d8ddf20_0 .var "EX1_rd_ind", 4 0;
v0000028c9d8dd160_0 .var "EX1_rd_indzero", 0 0;
v0000028c9d8ddfc0_0 .var "EX1_regwrite", 0 0;
v0000028c9d8dd7a0_0 .var "EX1_rs1", 31 0;
v0000028c9d8de9c0_0 .var "EX1_rs1_ind", 4 0;
v0000028c9d8dca80_0 .var "EX1_rs2", 31 0;
v0000028c9d8dd2a0_0 .var "EX1_rs2_ind", 4 0;
v0000028c9d8dea60_0 .net "FLUSH", 0 0, v0000028c9d8e2cb0_0;  alias, 1 drivers
v0000028c9d8ddac0_0 .net "ID_PC", 31 0, v0000028c9d8fa880_0;  alias, 1 drivers
v0000028c9d8dee20_0 .net "ID_PFC_to_EX", 31 0, L_0000028c9d913640;  alias, 1 drivers
v0000028c9d8deec0_0 .net "ID_forward_to_B", 31 0, L_0000028c9d9122e0;  alias, 1 drivers
v0000028c9d8dd840_0 .net "ID_is_beq", 0 0, L_0000028c9d912600;  alias, 1 drivers
v0000028c9d8de600_0 .net "ID_is_bne", 0 0, L_0000028c9d912ba0;  alias, 1 drivers
v0000028c9d8dd3e0_0 .net "ID_is_jal", 0 0, L_0000028c9d913b40;  alias, 1 drivers
v0000028c9d8dc760_0 .net "ID_is_jr", 0 0, L_0000028c9d913820;  alias, 1 drivers
v0000028c9d8deba0_0 .net "ID_is_oper2_immed", 0 0, L_0000028c9d914340;  alias, 1 drivers
v0000028c9d8dd340_0 .net "ID_memread", 0 0, L_0000028c9d913d20;  alias, 1 drivers
v0000028c9d8ddb60_0 .net "ID_memwrite", 0 0, L_0000028c9d9136e0;  alias, 1 drivers
v0000028c9d8dd660_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
v0000028c9d8de4c0_0 .net "ID_predicted", 0 0, v0000028c9d8e1f90_0;  alias, 1 drivers
v0000028c9d8ddd40_0 .net "ID_rd_ind", 4 0, v0000028c9d8fa100_0;  alias, 1 drivers
v0000028c9d8dcbc0_0 .net "ID_rd_indzero", 0 0, L_0000028c9d90d380;  1 drivers
v0000028c9d8de6a0_0 .net "ID_regwrite", 0 0, L_0000028c9d913be0;  alias, 1 drivers
v0000028c9d8ddde0_0 .net "ID_rs1", 31 0, v0000028c9d8e6810_0;  alias, 1 drivers
v0000028c9d8dcc60_0 .net "ID_rs1_ind", 4 0, v0000028c9d8f93e0_0;  alias, 1 drivers
v0000028c9d8dd480_0 .net "ID_rs2", 31 0, v0000028c9d8e8250_0;  alias, 1 drivers
v0000028c9d8de060_0 .net "ID_rs2_ind", 4 0, v0000028c9d8f9f20_0;  alias, 1 drivers
v0000028c9d8de100_0 .net "clk", 0 0, L_0000028c9d914420;  1 drivers
v0000028c9d8de240_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86c390 .event posedge, v0000028c9d8cf0c0_0, v0000028c9d8de100_0;
S_0000028c9d8daf10 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000028c9d8e0c90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8e0cc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8e0d00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8e0d38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8e0d70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8e0da8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8e0de0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8e0e18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8e0e50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8e0e88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8e0ec0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8e0ef8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8e0f30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8e0f68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8e0fa0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8e0fd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8e1010 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8e1048 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8e1080 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8e10b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8e10f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8e1128 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8e1160 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8e1198 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8e11d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8dcda0_0 .net "EX1_ALU_OPER1", 31 0, L_0000028c9d915ca0;  alias, 1 drivers
v0000028c9d8dce40_0 .net "EX1_ALU_OPER2", 31 0, L_0000028c9d97a190;  alias, 1 drivers
v0000028c9d8de2e0_0 .net "EX1_PC", 31 0, v0000028c9d8ddc00_0;  alias, 1 drivers
v0000028c9d8dcee0_0 .net "EX1_PFC_to_IF", 31 0, L_0000028c9d90ca20;  alias, 1 drivers
v0000028c9d8e04a0_0 .net "EX1_forward_to_B", 31 0, v0000028c9d8de1a0_0;  alias, 1 drivers
v0000028c9d8df780_0 .net "EX1_is_beq", 0 0, v0000028c9d8dd200_0;  alias, 1 drivers
v0000028c9d8df8c0_0 .net "EX1_is_bne", 0 0, v0000028c9d8de740_0;  alias, 1 drivers
v0000028c9d8e00e0_0 .net "EX1_is_jal", 0 0, v0000028c9d8deb00_0;  alias, 1 drivers
v0000028c9d8df640_0 .net "EX1_is_jr", 0 0, v0000028c9d8dcb20_0;  alias, 1 drivers
v0000028c9d8df820_0 .net "EX1_is_oper2_immed", 0 0, v0000028c9d8dd8e0_0;  alias, 1 drivers
v0000028c9d8dff00_0 .net "EX1_memread", 0 0, v0000028c9d8dc9e0_0;  alias, 1 drivers
v0000028c9d8e02c0_0 .net "EX1_memwrite", 0 0, v0000028c9d8de920_0;  alias, 1 drivers
v0000028c9d8dffa0_0 .net "EX1_opcode", 11 0, v0000028c9d8dd700_0;  alias, 1 drivers
v0000028c9d8df960_0 .net "EX1_predicted", 0 0, v0000028c9d8dda20_0;  alias, 1 drivers
v0000028c9d8e0540_0 .net "EX1_rd_ind", 4 0, v0000028c9d8ddf20_0;  alias, 1 drivers
v0000028c9d8e0220_0 .net "EX1_rd_indzero", 0 0, v0000028c9d8dd160_0;  alias, 1 drivers
v0000028c9d8dfa00_0 .net "EX1_regwrite", 0 0, v0000028c9d8ddfc0_0;  alias, 1 drivers
v0000028c9d8dfb40_0 .net "EX1_rs1", 31 0, v0000028c9d8dd7a0_0;  alias, 1 drivers
v0000028c9d8e05e0_0 .net "EX1_rs1_ind", 4 0, v0000028c9d8de9c0_0;  alias, 1 drivers
v0000028c9d8dfdc0_0 .net "EX1_rs2_ind", 4 0, v0000028c9d8dd2a0_0;  alias, 1 drivers
v0000028c9d8df000_0 .net "EX1_rs2_out", 31 0, L_0000028c9d97af90;  alias, 1 drivers
v0000028c9d8e0180_0 .var "EX2_ALU_OPER1", 31 0;
v0000028c9d8dfaa0_0 .var "EX2_ALU_OPER2", 31 0;
v0000028c9d8e0040_0 .var "EX2_PC", 31 0;
v0000028c9d8dfbe0_0 .var "EX2_PFC_to_IF", 31 0;
v0000028c9d8e0360_0 .var "EX2_forward_to_B", 31 0;
v0000028c9d8e0400_0 .var "EX2_is_beq", 0 0;
v0000028c9d8df6e0_0 .var "EX2_is_bne", 0 0;
v0000028c9d8def60_0 .var "EX2_is_jal", 0 0;
v0000028c9d8dfc80_0 .var "EX2_is_jr", 0 0;
v0000028c9d8df0a0_0 .var "EX2_is_oper2_immed", 0 0;
v0000028c9d8dfd20_0 .var "EX2_memread", 0 0;
v0000028c9d8df140_0 .var "EX2_memwrite", 0 0;
v0000028c9d8dfe60_0 .var "EX2_opcode", 11 0;
v0000028c9d8df1e0_0 .var "EX2_predicted", 0 0;
v0000028c9d8df280_0 .var "EX2_rd_ind", 4 0;
v0000028c9d8df460_0 .var "EX2_rd_indzero", 0 0;
v0000028c9d8df3c0_0 .var "EX2_regwrite", 0 0;
v0000028c9d8df320_0 .var "EX2_rs1", 31 0;
v0000028c9d8df500_0 .var "EX2_rs1_ind", 4 0;
v0000028c9d8df5a0_0 .var "EX2_rs2_ind", 4 0;
v0000028c9d8e2d50_0 .var "EX2_rs2_out", 31 0;
v0000028c9d8e3430_0 .net "FLUSH", 0 0, v0000028c9d8e2e90_0;  alias, 1 drivers
v0000028c9d8e1270_0 .net "clk", 0 0, L_0000028c9d97a350;  1 drivers
v0000028c9d8e2350_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86c310 .event posedge, v0000028c9d8cf0c0_0, v0000028c9d8e1270_0;
S_0000028c9d8dc4f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000028c9d8e9220 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8e9258 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8e9290 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8e92c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8e9300 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8e9338 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8e9370 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8e93a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8e93e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8e9418 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8e9450 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8e9488 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8e94c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8e94f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8e9530 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8e9568 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8e95a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8e95d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8e9610 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8e9648 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8e9680 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8e96b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8e96f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8e9728 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8e9760 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c9d914ff0 .functor OR 1, L_0000028c9d912600, L_0000028c9d912ba0, C4<0>, C4<0>;
L_0000028c9d9156f0 .functor AND 1, L_0000028c9d914ff0, L_0000028c9d914490, C4<1>, C4<1>;
L_0000028c9d9157d0 .functor OR 1, L_0000028c9d912600, L_0000028c9d912ba0, C4<0>, C4<0>;
L_0000028c9d914d50 .functor AND 1, L_0000028c9d9157d0, L_0000028c9d914490, C4<1>, C4<1>;
L_0000028c9d915a00 .functor OR 1, L_0000028c9d912600, L_0000028c9d912ba0, C4<0>, C4<0>;
L_0000028c9d914110 .functor AND 1, L_0000028c9d915a00, v0000028c9d8e1f90_0, C4<1>, C4<1>;
v0000028c9d8e6bd0_0 .net "EX1_memread", 0 0, v0000028c9d8dc9e0_0;  alias, 1 drivers
v0000028c9d8e87f0_0 .net "EX1_opcode", 11 0, v0000028c9d8dd700_0;  alias, 1 drivers
v0000028c9d8e7f30_0 .net "EX1_rd_ind", 4 0, v0000028c9d8ddf20_0;  alias, 1 drivers
v0000028c9d8e66d0_0 .net "EX1_rd_indzero", 0 0, v0000028c9d8dd160_0;  alias, 1 drivers
v0000028c9d8e7df0_0 .net "EX2_memread", 0 0, v0000028c9d8dfd20_0;  alias, 1 drivers
v0000028c9d8e8390_0 .net "EX2_opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
v0000028c9d8e6d10_0 .net "EX2_rd_ind", 4 0, v0000028c9d8df280_0;  alias, 1 drivers
v0000028c9d8e8430_0 .net "EX2_rd_indzero", 0 0, v0000028c9d8df460_0;  alias, 1 drivers
v0000028c9d8e7b70_0 .net "ID_EX1_flush", 0 0, v0000028c9d8e2cb0_0;  alias, 1 drivers
v0000028c9d8e6630_0 .net "ID_EX2_flush", 0 0, v0000028c9d8e2e90_0;  alias, 1 drivers
v0000028c9d8e73f0_0 .net "ID_is_beq", 0 0, L_0000028c9d912600;  alias, 1 drivers
v0000028c9d8e63b0_0 .net "ID_is_bne", 0 0, L_0000028c9d912ba0;  alias, 1 drivers
v0000028c9d8e7490_0 .net "ID_is_j", 0 0, L_0000028c9d913c80;  alias, 1 drivers
v0000028c9d8e6310_0 .net "ID_is_jal", 0 0, L_0000028c9d913b40;  alias, 1 drivers
v0000028c9d8e7fd0_0 .net "ID_is_jr", 0 0, L_0000028c9d913820;  alias, 1 drivers
v0000028c9d8e7530_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
v0000028c9d8e7ad0_0 .net "ID_rs1_ind", 4 0, v0000028c9d8f93e0_0;  alias, 1 drivers
v0000028c9d8e6db0_0 .net "ID_rs2_ind", 4 0, v0000028c9d8f9f20_0;  alias, 1 drivers
v0000028c9d8e7990_0 .net "IF_ID_flush", 0 0, v0000028c9d8e5870_0;  alias, 1 drivers
v0000028c9d8e75d0_0 .net "IF_ID_write", 0 0, v0000028c9d8e3ed0_0;  alias, 1 drivers
v0000028c9d8e89d0_0 .net "PC_src", 2 0, L_0000028c9d9113e0;  alias, 1 drivers
v0000028c9d8e81b0_0 .net "PFC_to_EX", 31 0, L_0000028c9d913640;  alias, 1 drivers
v0000028c9d8e84d0_0 .net "PFC_to_IF", 31 0, L_0000028c9d9135a0;  alias, 1 drivers
v0000028c9d8e7670_0 .net "WB_rd_ind", 4 0, v0000028c9d8fbdc0_0;  alias, 1 drivers
v0000028c9d8e6e50_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  alias, 1 drivers
v0000028c9d8e6ef0_0 .net *"_ivl_11", 0 0, L_0000028c9d914d50;  1 drivers
v0000028c9d8e6270_0 .net *"_ivl_13", 9 0, L_0000028c9d913460;  1 drivers
v0000028c9d8e6450_0 .net *"_ivl_15", 9 0, L_0000028c9d9126a0;  1 drivers
v0000028c9d8e7710_0 .net *"_ivl_16", 9 0, L_0000028c9d913140;  1 drivers
v0000028c9d8e64f0_0 .net *"_ivl_19", 9 0, L_0000028c9d913320;  1 drivers
v0000028c9d8e6590_0 .net *"_ivl_20", 9 0, L_0000028c9d9131e0;  1 drivers
v0000028c9d8e7e90_0 .net *"_ivl_25", 0 0, L_0000028c9d915a00;  1 drivers
v0000028c9d8e8570_0 .net *"_ivl_27", 0 0, L_0000028c9d914110;  1 drivers
v0000028c9d8e8070_0 .net *"_ivl_29", 9 0, L_0000028c9d9124c0;  1 drivers
v0000028c9d8e77b0_0 .net *"_ivl_3", 0 0, L_0000028c9d914ff0;  1 drivers
L_0000028c9d9301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e6770_0 .net/2u *"_ivl_30", 9 0, L_0000028c9d9301f0;  1 drivers
v0000028c9d8e8610_0 .net *"_ivl_32", 9 0, L_0000028c9d9127e0;  1 drivers
v0000028c9d8e86b0_0 .net *"_ivl_35", 9 0, L_0000028c9d912560;  1 drivers
v0000028c9d8e7850_0 .net *"_ivl_37", 9 0, L_0000028c9d913280;  1 drivers
v0000028c9d8e8110_0 .net *"_ivl_38", 9 0, L_0000028c9d912740;  1 drivers
v0000028c9d8e7c10_0 .net *"_ivl_40", 9 0, L_0000028c9d9133c0;  1 drivers
L_0000028c9d930238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e68b0_0 .net/2s *"_ivl_45", 21 0, L_0000028c9d930238;  1 drivers
L_0000028c9d930280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e6950_0 .net/2s *"_ivl_50", 21 0, L_0000028c9d930280;  1 drivers
v0000028c9d8e78f0_0 .net *"_ivl_9", 0 0, L_0000028c9d9157d0;  1 drivers
v0000028c9d8e8750_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8e69f0_0 .net "forward_to_B", 31 0, L_0000028c9d9122e0;  alias, 1 drivers
v0000028c9d8e6a90_0 .net "imm", 31 0, v0000028c9d8e5410_0;  1 drivers
v0000028c9d8e6f90_0 .net "inst", 31 0, v0000028c9d8e8d90_0;  alias, 1 drivers
v0000028c9d8e7030_0 .net "is_branch_and_taken", 0 0, L_0000028c9d9156f0;  alias, 1 drivers
v0000028c9d8e70d0_0 .net "is_oper2_immed", 0 0, L_0000028c9d914340;  alias, 1 drivers
v0000028c9d8e7170_0 .net "mem_read", 0 0, L_0000028c9d913d20;  alias, 1 drivers
v0000028c9d8e9150_0 .net "mem_write", 0 0, L_0000028c9d9136e0;  alias, 1 drivers
v0000028c9d8e8cf0_0 .net "pc", 31 0, v0000028c9d8fa880_0;  alias, 1 drivers
v0000028c9d8e8e30_0 .net "pc_write", 0 0, v0000028c9d8e5050_0;  alias, 1 drivers
v0000028c9d8e8bb0_0 .net "predicted", 0 0, L_0000028c9d914490;  1 drivers
v0000028c9d8e9010_0 .net "predicted_to_EX", 0 0, v0000028c9d8e1f90_0;  alias, 1 drivers
v0000028c9d8e8c50_0 .net "reg_write", 0 0, L_0000028c9d913be0;  alias, 1 drivers
v0000028c9d8e90b0_0 .net "reg_write_from_wb", 0 0, v0000028c9d8fb000_0;  alias, 1 drivers
v0000028c9d8e8a70_0 .net "rs1", 31 0, v0000028c9d8e6810_0;  alias, 1 drivers
v0000028c9d8e8b10_0 .net "rs2", 31 0, v0000028c9d8e8250_0;  alias, 1 drivers
v0000028c9d8e8ed0_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
v0000028c9d8e8f70_0 .net "wr_reg_data", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
L_0000028c9d9122e0 .functor MUXZ 32, v0000028c9d8e8250_0, v0000028c9d8e5410_0, L_0000028c9d914340, C4<>;
L_0000028c9d913460 .part v0000028c9d8fa880_0, 0, 10;
L_0000028c9d9126a0 .part v0000028c9d8e8d90_0, 0, 10;
L_0000028c9d913140 .arith/sum 10, L_0000028c9d913460, L_0000028c9d9126a0;
L_0000028c9d913320 .part v0000028c9d8e8d90_0, 0, 10;
L_0000028c9d9131e0 .functor MUXZ 10, L_0000028c9d913320, L_0000028c9d913140, L_0000028c9d914d50, C4<>;
L_0000028c9d9124c0 .part v0000028c9d8fa880_0, 0, 10;
L_0000028c9d9127e0 .arith/sum 10, L_0000028c9d9124c0, L_0000028c9d9301f0;
L_0000028c9d912560 .part v0000028c9d8fa880_0, 0, 10;
L_0000028c9d913280 .part v0000028c9d8e8d90_0, 0, 10;
L_0000028c9d912740 .arith/sum 10, L_0000028c9d912560, L_0000028c9d913280;
L_0000028c9d9133c0 .functor MUXZ 10, L_0000028c9d912740, L_0000028c9d9127e0, L_0000028c9d914110, C4<>;
L_0000028c9d9135a0 .concat8 [ 10 22 0 0], L_0000028c9d9131e0, L_0000028c9d930238;
L_0000028c9d913640 .concat8 [ 10 22 0 0], L_0000028c9d9133c0, L_0000028c9d930280;
S_0000028c9d8dbb90 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000028c9d8dc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000028c9d8e97a0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8e97d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8e9810 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8e9848 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8e9880 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8e98b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8e98f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8e9928 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8e9960 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8e9998 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8e99d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8e9a08 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8e9a40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8e9a78 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8e9ab0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8e9ae8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8e9b20 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8e9b58 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8e9b90 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8e9bc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8e9c00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8e9c38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8e9c70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8e9ca8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8e9ce0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c9d9158b0 .functor OR 1, L_0000028c9d914490, L_0000028c9d910f80, C4<0>, C4<0>;
L_0000028c9d915450 .functor OR 1, L_0000028c9d9158b0, L_0000028c9d912920, C4<0>, C4<0>;
v0000028c9d8e2710_0 .net "EX1_opcode", 11 0, v0000028c9d8dd700_0;  alias, 1 drivers
v0000028c9d8e3890_0 .net "EX2_opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
v0000028c9d8e1310_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
v0000028c9d8e1e50_0 .net "PC_src", 2 0, L_0000028c9d9113e0;  alias, 1 drivers
v0000028c9d8e2df0_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  alias, 1 drivers
L_0000028c9d9303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e2490_0 .net/2u *"_ivl_0", 2 0, L_0000028c9d9303e8;  1 drivers
v0000028c9d8e27b0_0 .net *"_ivl_10", 0 0, L_0000028c9d911020;  1 drivers
L_0000028c9d930508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3750_0 .net/2u *"_ivl_12", 2 0, L_0000028c9d930508;  1 drivers
L_0000028c9d930550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e37f0_0 .net/2u *"_ivl_14", 11 0, L_0000028c9d930550;  1 drivers
v0000028c9d8e13b0_0 .net *"_ivl_16", 0 0, L_0000028c9d910f80;  1 drivers
v0000028c9d8e3110_0 .net *"_ivl_19", 0 0, L_0000028c9d9158b0;  1 drivers
L_0000028c9d930430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e1c70_0 .net/2u *"_ivl_2", 11 0, L_0000028c9d930430;  1 drivers
L_0000028c9d930598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e2210_0 .net/2u *"_ivl_20", 11 0, L_0000028c9d930598;  1 drivers
v0000028c9d8e1590_0 .net *"_ivl_22", 0 0, L_0000028c9d912920;  1 drivers
v0000028c9d8e1630_0 .net *"_ivl_25", 0 0, L_0000028c9d915450;  1 drivers
L_0000028c9d9305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e2a30_0 .net/2u *"_ivl_26", 2 0, L_0000028c9d9305e0;  1 drivers
L_0000028c9d930628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e28f0_0 .net/2u *"_ivl_28", 2 0, L_0000028c9d930628;  1 drivers
v0000028c9d8e16d0_0 .net *"_ivl_30", 2 0, L_0000028c9d9112a0;  1 drivers
v0000028c9d8e1770_0 .net *"_ivl_32", 2 0, L_0000028c9d9110c0;  1 drivers
v0000028c9d8e23f0_0 .net *"_ivl_34", 2 0, L_0000028c9d911160;  1 drivers
v0000028c9d8e2ad0_0 .net *"_ivl_4", 0 0, L_0000028c9d911b60;  1 drivers
L_0000028c9d930478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e1810_0 .net/2u *"_ivl_6", 2 0, L_0000028c9d930478;  1 drivers
L_0000028c9d9304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e18b0_0 .net/2u *"_ivl_8", 11 0, L_0000028c9d9304c0;  1 drivers
v0000028c9d8e1d10_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8e1950_0 .net "predicted", 0 0, L_0000028c9d914490;  alias, 1 drivers
v0000028c9d8e1db0_0 .net "predicted_to_EX", 0 0, v0000028c9d8e1f90_0;  alias, 1 drivers
v0000028c9d8e19f0_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
v0000028c9d8e1a90_0 .net "state", 1 0, v0000028c9d8e25d0_0;  1 drivers
L_0000028c9d911b60 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930430;
L_0000028c9d911020 .cmp/eq 12, v0000028c9d8dd700_0, L_0000028c9d9304c0;
L_0000028c9d910f80 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930550;
L_0000028c9d912920 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930598;
L_0000028c9d9112a0 .functor MUXZ 3, L_0000028c9d930628, L_0000028c9d9305e0, L_0000028c9d915450, C4<>;
L_0000028c9d9110c0 .functor MUXZ 3, L_0000028c9d9112a0, L_0000028c9d930508, L_0000028c9d911020, C4<>;
L_0000028c9d911160 .functor MUXZ 3, L_0000028c9d9110c0, L_0000028c9d930478, L_0000028c9d911b60, C4<>;
L_0000028c9d9113e0 .functor MUXZ 3, L_0000028c9d911160, L_0000028c9d9303e8, L_0000028c9d97be00, C4<>;
S_0000028c9d8db550 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000028c9d8dbb90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000028c9d8e9d20 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8e9d58 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8e9d90 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8e9dc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8e9e00 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8e9e38 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8e9e70 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8e9ea8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8e9ee0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8e9f18 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8e9f50 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8e9f88 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8e9fc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8e9ff8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8ea030 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8ea068 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8ea0a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8ea0d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8ea110 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8ea148 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8ea180 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8ea1b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8ea1f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8ea228 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8ea260 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c9d915840 .functor OR 1, L_0000028c9d911a20, L_0000028c9d911ac0, C4<0>, C4<0>;
L_0000028c9d914c00 .functor OR 1, L_0000028c9d910ee0, L_0000028c9d911c00, C4<0>, C4<0>;
L_0000028c9d9142d0 .functor AND 1, L_0000028c9d915840, L_0000028c9d914c00, C4<1>, C4<1>;
L_0000028c9d914650 .functor NOT 1, L_0000028c9d9142d0, C4<0>, C4<0>, C4<0>;
L_0000028c9d914180 .functor OR 1, v0000028c9d90f220_0, L_0000028c9d914650, C4<0>, C4<0>;
L_0000028c9d914490 .functor NOT 1, L_0000028c9d914180, C4<0>, C4<0>, C4<0>;
v0000028c9d8e1ef0_0 .net "EX_opcode", 11 0, v0000028c9d8dfe60_0;  alias, 1 drivers
v0000028c9d8e36b0_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
v0000028c9d8e2530_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  alias, 1 drivers
L_0000028c9d9302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3570_0 .net/2u *"_ivl_0", 11 0, L_0000028c9d9302c8;  1 drivers
L_0000028c9d930358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3930_0 .net/2u *"_ivl_10", 1 0, L_0000028c9d930358;  1 drivers
v0000028c9d8e1450_0 .net *"_ivl_12", 0 0, L_0000028c9d910ee0;  1 drivers
L_0000028c9d9303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e31b0_0 .net/2u *"_ivl_14", 1 0, L_0000028c9d9303a0;  1 drivers
v0000028c9d8e2850_0 .net *"_ivl_16", 0 0, L_0000028c9d911c00;  1 drivers
v0000028c9d8e3610_0 .net *"_ivl_19", 0 0, L_0000028c9d914c00;  1 drivers
v0000028c9d8e1bd0_0 .net *"_ivl_2", 0 0, L_0000028c9d911a20;  1 drivers
v0000028c9d8e14f0_0 .net *"_ivl_21", 0 0, L_0000028c9d9142d0;  1 drivers
v0000028c9d8e1b30_0 .net *"_ivl_22", 0 0, L_0000028c9d914650;  1 drivers
v0000028c9d8e39d0_0 .net *"_ivl_25", 0 0, L_0000028c9d914180;  1 drivers
L_0000028c9d930310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e2990_0 .net/2u *"_ivl_4", 11 0, L_0000028c9d930310;  1 drivers
v0000028c9d8e2670_0 .net *"_ivl_6", 0 0, L_0000028c9d911ac0;  1 drivers
v0000028c9d8e2b70_0 .net *"_ivl_9", 0 0, L_0000028c9d915840;  1 drivers
v0000028c9d8e3250_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8e32f0_0 .net "predicted", 0 0, L_0000028c9d914490;  alias, 1 drivers
v0000028c9d8e1f90_0 .var "predicted_to_EX", 0 0;
v0000028c9d8e3390_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
v0000028c9d8e25d0_0 .var "state", 1 0;
E_0000028c9d86c690 .event posedge, v0000028c9d8e3250_0, v0000028c9d8cf0c0_0;
L_0000028c9d911a20 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9302c8;
L_0000028c9d911ac0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930310;
L_0000028c9d910ee0 .cmp/eq 2, v0000028c9d8e25d0_0, L_0000028c9d930358;
L_0000028c9d911c00 .cmp/eq 2, v0000028c9d8e25d0_0, L_0000028c9d9303a0;
S_0000028c9d8db0a0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000028c9d8dc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000028c9d8ec2b0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8ec2e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8ec320 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8ec358 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8ec390 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8ec3c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8ec400 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8ec438 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8ec470 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8ec4a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8ec4e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8ec518 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8ec550 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8ec588 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8ec5c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8ec5f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8ec630 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8ec668 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8ec6a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8ec6d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8ec710 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8ec748 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8ec780 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8ec7b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8ec7f0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8e3070_0 .net "EX1_memread", 0 0, v0000028c9d8dc9e0_0;  alias, 1 drivers
v0000028c9d8e2030_0 .net "EX1_rd_ind", 4 0, v0000028c9d8ddf20_0;  alias, 1 drivers
v0000028c9d8e20d0_0 .net "EX1_rd_indzero", 0 0, v0000028c9d8dd160_0;  alias, 1 drivers
v0000028c9d8e2170_0 .net "EX2_memread", 0 0, v0000028c9d8dfd20_0;  alias, 1 drivers
v0000028c9d8e2c10_0 .net "EX2_rd_ind", 4 0, v0000028c9d8df280_0;  alias, 1 drivers
v0000028c9d8e22b0_0 .net "EX2_rd_indzero", 0 0, v0000028c9d8df460_0;  alias, 1 drivers
v0000028c9d8e2cb0_0 .var "ID_EX1_flush", 0 0;
v0000028c9d8e2e90_0 .var "ID_EX2_flush", 0 0;
v0000028c9d8e2f30_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
v0000028c9d8e2fd0_0 .net "ID_rs1_ind", 4 0, v0000028c9d8f93e0_0;  alias, 1 drivers
v0000028c9d8e5730_0 .net "ID_rs2_ind", 4 0, v0000028c9d8f9f20_0;  alias, 1 drivers
v0000028c9d8e3ed0_0 .var "IF_ID_Write", 0 0;
v0000028c9d8e5870_0 .var "IF_ID_flush", 0 0;
v0000028c9d8e5050_0 .var "PC_Write", 0 0;
v0000028c9d8e4b50_0 .net "Wrong_prediction", 0 0, L_0000028c9d97be00;  alias, 1 drivers
E_0000028c9d86bc90/0 .event anyedge, v0000028c9d8d4610_0, v0000028c9d8dc9e0_0, v0000028c9d8dd160_0, v0000028c9d8dcc60_0;
E_0000028c9d86bc90/1 .event anyedge, v0000028c9d8ddf20_0, v0000028c9d8de060_0, v0000028c9d7cdaf0_0, v0000028c9d8df460_0;
E_0000028c9d86bc90/2 .event anyedge, v0000028c9d8ce9e0_0, v0000028c9d8dd660_0;
E_0000028c9d86bc90 .event/or E_0000028c9d86bc90/0, E_0000028c9d86bc90/1, E_0000028c9d86bc90/2;
S_0000028c9d8db6e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000028c9d8dc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000028c9d8ec830 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8ec868 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8ec8a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8ec8d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8ec910 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8ec948 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8ec980 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8ec9b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8ec9f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8eca28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8eca60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8eca98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8ecad0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8ecb08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8ecb40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8ecb78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8ecbb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8ecbe8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8ecc20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8ecc58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8ecc90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8eccc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8ecd00 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8ecd38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8ecd70 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000028c9d915920 .functor OR 1, L_0000028c9d911480, L_0000028c9d911ca0, C4<0>, C4<0>;
L_0000028c9d915a70 .functor OR 1, L_0000028c9d915920, L_0000028c9d911de0, C4<0>, C4<0>;
L_0000028c9d913ee0 .functor OR 1, L_0000028c9d915a70, L_0000028c9d911d40, C4<0>, C4<0>;
L_0000028c9d914b90 .functor OR 1, L_0000028c9d913ee0, L_0000028c9d911e80, C4<0>, C4<0>;
L_0000028c9d9141f0 .functor OR 1, L_0000028c9d914b90, L_0000028c9d911f20, C4<0>, C4<0>;
L_0000028c9d914260 .functor OR 1, L_0000028c9d9141f0, L_0000028c9d9129c0, C4<0>, C4<0>;
L_0000028c9d914c70 .functor OR 1, L_0000028c9d914260, L_0000028c9d911fc0, C4<0>, C4<0>;
L_0000028c9d914340 .functor OR 1, L_0000028c9d914c70, L_0000028c9d912380, C4<0>, C4<0>;
L_0000028c9d9149d0 .functor OR 1, L_0000028c9d913780, L_0000028c9d913dc0, C4<0>, C4<0>;
L_0000028c9d914dc0 .functor OR 1, L_0000028c9d9149d0, L_0000028c9d9138c0, C4<0>, C4<0>;
L_0000028c9d914e30 .functor OR 1, L_0000028c9d914dc0, L_0000028c9d913960, C4<0>, C4<0>;
L_0000028c9d915060 .functor OR 1, L_0000028c9d914e30, L_0000028c9d913a00, C4<0>, C4<0>;
v0000028c9d8e4330_0 .net "ID_opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
L_0000028c9d930670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4470_0 .net/2u *"_ivl_0", 11 0, L_0000028c9d930670;  1 drivers
L_0000028c9d930700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3c50_0 .net/2u *"_ivl_10", 11 0, L_0000028c9d930700;  1 drivers
L_0000028c9d930bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e5af0_0 .net/2u *"_ivl_102", 11 0, L_0000028c9d930bc8;  1 drivers
L_0000028c9d930c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e41f0_0 .net/2u *"_ivl_106", 11 0, L_0000028c9d930c10;  1 drivers
v0000028c9d8e5e10_0 .net *"_ivl_12", 0 0, L_0000028c9d911de0;  1 drivers
v0000028c9d8e5550_0 .net *"_ivl_15", 0 0, L_0000028c9d915a70;  1 drivers
L_0000028c9d930748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3d90_0 .net/2u *"_ivl_16", 11 0, L_0000028c9d930748;  1 drivers
v0000028c9d8e3a70_0 .net *"_ivl_18", 0 0, L_0000028c9d911d40;  1 drivers
v0000028c9d8e5370_0 .net *"_ivl_2", 0 0, L_0000028c9d911480;  1 drivers
v0000028c9d8e54b0_0 .net *"_ivl_21", 0 0, L_0000028c9d913ee0;  1 drivers
L_0000028c9d930790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e5cd0_0 .net/2u *"_ivl_22", 11 0, L_0000028c9d930790;  1 drivers
v0000028c9d8e55f0_0 .net *"_ivl_24", 0 0, L_0000028c9d911e80;  1 drivers
v0000028c9d8e61d0_0 .net *"_ivl_27", 0 0, L_0000028c9d914b90;  1 drivers
L_0000028c9d9307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4bf0_0 .net/2u *"_ivl_28", 11 0, L_0000028c9d9307d8;  1 drivers
v0000028c9d8e5690_0 .net *"_ivl_30", 0 0, L_0000028c9d911f20;  1 drivers
v0000028c9d8e57d0_0 .net *"_ivl_33", 0 0, L_0000028c9d9141f0;  1 drivers
L_0000028c9d930820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4c90_0 .net/2u *"_ivl_34", 11 0, L_0000028c9d930820;  1 drivers
v0000028c9d8e5910_0 .net *"_ivl_36", 0 0, L_0000028c9d9129c0;  1 drivers
v0000028c9d8e5b90_0 .net *"_ivl_39", 0 0, L_0000028c9d914260;  1 drivers
L_0000028c9d9306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e43d0_0 .net/2u *"_ivl_4", 11 0, L_0000028c9d9306b8;  1 drivers
L_0000028c9d930868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3bb0_0 .net/2u *"_ivl_40", 11 0, L_0000028c9d930868;  1 drivers
v0000028c9d8e59b0_0 .net *"_ivl_42", 0 0, L_0000028c9d911fc0;  1 drivers
v0000028c9d8e3b10_0 .net *"_ivl_45", 0 0, L_0000028c9d914c70;  1 drivers
L_0000028c9d9308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3cf0_0 .net/2u *"_ivl_46", 11 0, L_0000028c9d9308b0;  1 drivers
v0000028c9d8e4dd0_0 .net *"_ivl_48", 0 0, L_0000028c9d912380;  1 drivers
L_0000028c9d9308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e5ff0_0 .net/2u *"_ivl_52", 11 0, L_0000028c9d9308f8;  1 drivers
L_0000028c9d930940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4fb0_0 .net/2u *"_ivl_56", 11 0, L_0000028c9d930940;  1 drivers
v0000028c9d8e5a50_0 .net *"_ivl_6", 0 0, L_0000028c9d911ca0;  1 drivers
L_0000028c9d930988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e5c30_0 .net/2u *"_ivl_60", 11 0, L_0000028c9d930988;  1 drivers
L_0000028c9d9309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4510_0 .net/2u *"_ivl_64", 11 0, L_0000028c9d9309d0;  1 drivers
L_0000028c9d930a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4290_0 .net/2u *"_ivl_68", 11 0, L_0000028c9d930a18;  1 drivers
L_0000028c9d930a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e3e30_0 .net/2u *"_ivl_72", 11 0, L_0000028c9d930a60;  1 drivers
v0000028c9d8e45b0_0 .net *"_ivl_74", 0 0, L_0000028c9d913780;  1 drivers
L_0000028c9d930aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e6130_0 .net/2u *"_ivl_76", 11 0, L_0000028c9d930aa8;  1 drivers
v0000028c9d8e52d0_0 .net *"_ivl_78", 0 0, L_0000028c9d913dc0;  1 drivers
v0000028c9d8e6090_0 .net *"_ivl_81", 0 0, L_0000028c9d9149d0;  1 drivers
L_0000028c9d930af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e48d0_0 .net/2u *"_ivl_82", 11 0, L_0000028c9d930af0;  1 drivers
v0000028c9d8e5d70_0 .net *"_ivl_84", 0 0, L_0000028c9d9138c0;  1 drivers
v0000028c9d8e5190_0 .net *"_ivl_87", 0 0, L_0000028c9d914dc0;  1 drivers
L_0000028c9d930b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e5230_0 .net/2u *"_ivl_88", 11 0, L_0000028c9d930b38;  1 drivers
v0000028c9d8e3f70_0 .net *"_ivl_9", 0 0, L_0000028c9d915920;  1 drivers
v0000028c9d8e4d30_0 .net *"_ivl_90", 0 0, L_0000028c9d913960;  1 drivers
v0000028c9d8e5f50_0 .net *"_ivl_93", 0 0, L_0000028c9d914e30;  1 drivers
L_0000028c9d930b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8e4970_0 .net/2u *"_ivl_94", 11 0, L_0000028c9d930b80;  1 drivers
v0000028c9d8e5eb0_0 .net *"_ivl_96", 0 0, L_0000028c9d913a00;  1 drivers
v0000028c9d8e4010_0 .net *"_ivl_99", 0 0, L_0000028c9d915060;  1 drivers
v0000028c9d8e40b0_0 .net "is_beq", 0 0, L_0000028c9d912600;  alias, 1 drivers
v0000028c9d8e4e70_0 .net "is_bne", 0 0, L_0000028c9d912ba0;  alias, 1 drivers
v0000028c9d8e4f10_0 .net "is_j", 0 0, L_0000028c9d913c80;  alias, 1 drivers
v0000028c9d8e4150_0 .net "is_jal", 0 0, L_0000028c9d913b40;  alias, 1 drivers
v0000028c9d8e4650_0 .net "is_jr", 0 0, L_0000028c9d913820;  alias, 1 drivers
v0000028c9d8e46f0_0 .net "is_oper2_immed", 0 0, L_0000028c9d914340;  alias, 1 drivers
v0000028c9d8e4790_0 .net "memread", 0 0, L_0000028c9d913d20;  alias, 1 drivers
v0000028c9d8e4830_0 .net "memwrite", 0 0, L_0000028c9d9136e0;  alias, 1 drivers
v0000028c9d8e4a10_0 .net "regwrite", 0 0, L_0000028c9d913be0;  alias, 1 drivers
L_0000028c9d911480 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930670;
L_0000028c9d911ca0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9306b8;
L_0000028c9d911de0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930700;
L_0000028c9d911d40 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930748;
L_0000028c9d911e80 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930790;
L_0000028c9d911f20 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9307d8;
L_0000028c9d9129c0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930820;
L_0000028c9d911fc0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930868;
L_0000028c9d912380 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9308b0;
L_0000028c9d912600 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9308f8;
L_0000028c9d912ba0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930940;
L_0000028c9d913820 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930988;
L_0000028c9d913b40 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d9309d0;
L_0000028c9d913c80 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930a18;
L_0000028c9d913780 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930a60;
L_0000028c9d913dc0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930aa8;
L_0000028c9d9138c0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930af0;
L_0000028c9d913960 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930b38;
L_0000028c9d913a00 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930b80;
L_0000028c9d913be0 .reduce/nor L_0000028c9d915060;
L_0000028c9d913d20 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930bc8;
L_0000028c9d9136e0 .cmp/eq 12, v0000028c9d8f9660_0, L_0000028c9d930c10;
S_0000028c9d8db3c0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000028c9d8dc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000028c9d8f4dc0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8f4df8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8f4e30 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8f4e68 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8f4ea0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8f4ed8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8f4f10 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8f4f48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8f4f80 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8f4fb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8f4ff0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8f5028 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8f5060 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8f5098 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8f50d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8f5108 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8f5140 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8f5178 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8f51b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8f51e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8f5220 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8f5258 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8f5290 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8f52c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8f5300 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8e5410_0 .var "Immed", 31 0;
v0000028c9d8e4ab0_0 .net "Inst", 31 0, v0000028c9d8e8d90_0;  alias, 1 drivers
v0000028c9d8e50f0_0 .net "opcode", 11 0, v0000028c9d8f9660_0;  alias, 1 drivers
E_0000028c9d86c610 .event anyedge, v0000028c9d8dd660_0, v0000028c9d8e4ab0_0;
S_0000028c9d8db870 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000028c9d8dc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000028c9d8e6810_0 .var "Read_data1", 31 0;
v0000028c9d8e8250_0 .var "Read_data2", 31 0;
v0000028c9d8e6b30_0 .net "Read_reg1", 4 0, v0000028c9d8f93e0_0;  alias, 1 drivers
v0000028c9d8e7d50_0 .net "Read_reg2", 4 0, v0000028c9d8f9f20_0;  alias, 1 drivers
v0000028c9d8e8890_0 .net "Write_data", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8e6c70_0 .net "Write_en", 0 0, v0000028c9d8fb000_0;  alias, 1 drivers
v0000028c9d8e72b0_0 .net "Write_reg", 4 0, v0000028c9d8fbdc0_0;  alias, 1 drivers
v0000028c9d8e7a30_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8e7210_0 .var/i "i", 31 0;
v0000028c9d8e8930 .array "reg_file", 0 31, 31 0;
v0000028c9d8e7350_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86b750 .event posedge, v0000028c9d8e3250_0;
S_0000028c9d8dba00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000028c9d8db870;
 .timescale 0 0;
v0000028c9d8e82f0_0 .var/i "i", 31 0;
S_0000028c9d8dbeb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000028c9d8f5340 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8f5378 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8f53b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8f53e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8f5420 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8f5458 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8f5490 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8f54c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8f5500 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8f5538 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8f5570 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8f55a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8f55e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8f5618 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8f5650 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8f5688 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8f56c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8f56f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8f5730 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8f5768 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8f57a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8f57d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8f5810 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8f5848 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8f5880 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8e8d90_0 .var "ID_INST", 31 0;
v0000028c9d8fa880_0 .var "ID_PC", 31 0;
v0000028c9d8f9660_0 .var "ID_opcode", 11 0;
v0000028c9d8fa100_0 .var "ID_rd_ind", 4 0;
v0000028c9d8f93e0_0 .var "ID_rs1_ind", 4 0;
v0000028c9d8f9f20_0 .var "ID_rs2_ind", 4 0;
v0000028c9d8fa1a0_0 .net "IF_FLUSH", 0 0, v0000028c9d8e5870_0;  alias, 1 drivers
v0000028c9d8f8300_0 .net "IF_INST", 31 0, L_0000028c9d914f10;  alias, 1 drivers
v0000028c9d8f9d40_0 .net "IF_PC", 31 0, v0000028c9d8fa4c0_0;  alias, 1 drivers
v0000028c9d8f9980_0 .net "clk", 0 0, L_0000028c9d913f50;  1 drivers
v0000028c9d8fa740_0 .net "if_id_Write", 0 0, v0000028c9d8e3ed0_0;  alias, 1 drivers
v0000028c9d8f8f80_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86c250 .event posedge, v0000028c9d8cf0c0_0, v0000028c9d8f9980_0;
S_0000028c9d8dbd20 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000028c9d8fb280_0 .net "EX1_PFC", 31 0, L_0000028c9d90ca20;  alias, 1 drivers
v0000028c9d8fc540_0 .net "EX2_PFC", 31 0, v0000028c9d8dfbe0_0;  alias, 1 drivers
v0000028c9d8fc900_0 .net "ID_PFC", 31 0, L_0000028c9d9135a0;  alias, 1 drivers
v0000028c9d8faa60_0 .net "PC_src", 2 0, L_0000028c9d9113e0;  alias, 1 drivers
v0000028c9d8fbc80_0 .net "PC_write", 0 0, v0000028c9d8e5050_0;  alias, 1 drivers
L_0000028c9d930088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028c9d8fbaa0_0 .net/2u *"_ivl_0", 31 0, L_0000028c9d930088;  1 drivers
v0000028c9d8fb3c0_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8fbb40_0 .net "inst", 31 0, L_0000028c9d914f10;  alias, 1 drivers
v0000028c9d8fcea0_0 .net "inst_mem_in", 31 0, v0000028c9d8fa4c0_0;  alias, 1 drivers
v0000028c9d8fb6e0_0 .net "pc_reg_in", 31 0, L_0000028c9d914960;  1 drivers
v0000028c9d8fd080_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
L_0000028c9d9115c0 .arith/sum 32, v0000028c9d8fa4c0_0, L_0000028c9d930088;
S_0000028c9d8dc040 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000028c9d8dbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000028c9d914f10 .functor BUFZ 32, L_0000028c9d911980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8fa240_0 .net "Data_Out", 31 0, L_0000028c9d914f10;  alias, 1 drivers
v0000028c9d8fa6a0 .array "InstMem", 0 1023, 31 0;
v0000028c9d8f9de0_0 .net *"_ivl_0", 31 0, L_0000028c9d911980;  1 drivers
v0000028c9d8f9b60_0 .net *"_ivl_3", 9 0, L_0000028c9d913000;  1 drivers
v0000028c9d8f9700_0 .net *"_ivl_4", 11 0, L_0000028c9d9130a0;  1 drivers
L_0000028c9d9301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028c9d8f9ca0_0 .net *"_ivl_7", 1 0, L_0000028c9d9301a8;  1 drivers
v0000028c9d8f88a0_0 .net "addr", 31 0, v0000028c9d8fa4c0_0;  alias, 1 drivers
v0000028c9d8f92a0_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8f8260_0 .var/i "i", 31 0;
L_0000028c9d911980 .array/port v0000028c9d8fa6a0, L_0000028c9d9130a0;
L_0000028c9d913000 .part v0000028c9d8fa4c0_0, 0, 10;
L_0000028c9d9130a0 .concat [ 10 2 0 0], L_0000028c9d913000, L_0000028c9d9301a8;
S_0000028c9d8dc1d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000028c9d8dbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000028c9d86b790 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000028c9d8f9160_0 .net "DataIn", 31 0, L_0000028c9d914960;  alias, 1 drivers
v0000028c9d8fa4c0_0 .var "DataOut", 31 0;
v0000028c9d8fa2e0_0 .net "PC_Write", 0 0, v0000028c9d8e5050_0;  alias, 1 drivers
v0000028c9d8f9200_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8f95c0_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
S_0000028c9d8da8d0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000028c9d8dbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000028c9d86bed0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000028c9d84d260 .functor NOT 1, L_0000028c9d911660, C4<0>, C4<0>, C4<0>;
L_0000028c9d84d2d0 .functor NOT 1, L_0000028c9d911200, C4<0>, C4<0>, C4<0>;
L_0000028c9d84d420 .functor AND 1, L_0000028c9d84d260, L_0000028c9d84d2d0, C4<1>, C4<1>;
L_0000028c9d84d3b0 .functor NOT 1, L_0000028c9d912e20, C4<0>, C4<0>, C4<0>;
L_0000028c9d7eba60 .functor AND 1, L_0000028c9d84d420, L_0000028c9d84d3b0, C4<1>, C4<1>;
L_0000028c9d7ebf30 .functor AND 32, L_0000028c9d912c40, L_0000028c9d9115c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d7ebfa0 .functor NOT 1, L_0000028c9d9121a0, C4<0>, C4<0>, C4<0>;
L_0000028c9d7ebde0 .functor NOT 1, L_0000028c9d912420, C4<0>, C4<0>, C4<0>;
L_0000028c9d9154c0 .functor AND 1, L_0000028c9d7ebfa0, L_0000028c9d7ebde0, C4<1>, C4<1>;
L_0000028c9d915290 .functor AND 1, L_0000028c9d9154c0, L_0000028c9d911520, C4<1>, C4<1>;
L_0000028c9d914570 .functor AND 32, L_0000028c9d913500, L_0000028c9d9135a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d915300 .functor OR 32, L_0000028c9d7ebf30, L_0000028c9d914570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d9155a0 .functor NOT 1, L_0000028c9d912ec0, C4<0>, C4<0>, C4<0>;
L_0000028c9d915370 .functor AND 1, L_0000028c9d9155a0, L_0000028c9d912240, C4<1>, C4<1>;
L_0000028c9d915610 .functor NOT 1, L_0000028c9d911340, C4<0>, C4<0>, C4<0>;
L_0000028c9d914030 .functor AND 1, L_0000028c9d915370, L_0000028c9d915610, C4<1>, C4<1>;
L_0000028c9d9151b0 .functor AND 32, L_0000028c9d911700, v0000028c9d8fa4c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d913fc0 .functor OR 32, L_0000028c9d915300, L_0000028c9d9151b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d915760 .functor NOT 1, L_0000028c9d912060, C4<0>, C4<0>, C4<0>;
L_0000028c9d915140 .functor AND 1, L_0000028c9d915760, L_0000028c9d912100, C4<1>, C4<1>;
L_0000028c9d915530 .functor AND 1, L_0000028c9d915140, L_0000028c9d912b00, C4<1>, C4<1>;
L_0000028c9d9153e0 .functor AND 32, L_0000028c9d912a60, L_0000028c9d90ca20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d9140a0 .functor OR 32, L_0000028c9d913fc0, L_0000028c9d9153e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028c9d914ce0 .functor NOT 1, L_0000028c9d912f60, C4<0>, C4<0>, C4<0>;
L_0000028c9d914f80 .functor AND 1, L_0000028c9d9117a0, L_0000028c9d914ce0, C4<1>, C4<1>;
L_0000028c9d915680 .functor NOT 1, L_0000028c9d9118e0, C4<0>, C4<0>, C4<0>;
L_0000028c9d915990 .functor AND 1, L_0000028c9d914f80, L_0000028c9d915680, C4<1>, C4<1>;
L_0000028c9d9145e0 .functor AND 32, L_0000028c9d912d80, v0000028c9d8dfbe0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d914960 .functor OR 32, L_0000028c9d9140a0, L_0000028c9d9145e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8f98e0_0 .net *"_ivl_1", 0 0, L_0000028c9d911660;  1 drivers
v0000028c9d8f9c00_0 .net *"_ivl_11", 0 0, L_0000028c9d912e20;  1 drivers
v0000028c9d8f9fc0_0 .net *"_ivl_12", 0 0, L_0000028c9d84d3b0;  1 drivers
v0000028c9d8fa060_0 .net *"_ivl_14", 0 0, L_0000028c9d7eba60;  1 drivers
v0000028c9d8fa380_0 .net *"_ivl_16", 31 0, L_0000028c9d912c40;  1 drivers
v0000028c9d8fa420_0 .net *"_ivl_18", 31 0, L_0000028c9d7ebf30;  1 drivers
v0000028c9d8f8120_0 .net *"_ivl_2", 0 0, L_0000028c9d84d260;  1 drivers
v0000028c9d8f90c0_0 .net *"_ivl_21", 0 0, L_0000028c9d9121a0;  1 drivers
v0000028c9d8f9520_0 .net *"_ivl_22", 0 0, L_0000028c9d7ebfa0;  1 drivers
v0000028c9d8fa560_0 .net *"_ivl_25", 0 0, L_0000028c9d912420;  1 drivers
v0000028c9d8fa600_0 .net *"_ivl_26", 0 0, L_0000028c9d7ebde0;  1 drivers
v0000028c9d8f81c0_0 .net *"_ivl_28", 0 0, L_0000028c9d9154c0;  1 drivers
v0000028c9d8fa7e0_0 .net *"_ivl_31", 0 0, L_0000028c9d911520;  1 drivers
v0000028c9d8f8940_0 .net *"_ivl_32", 0 0, L_0000028c9d915290;  1 drivers
v0000028c9d8f83a0_0 .net *"_ivl_34", 31 0, L_0000028c9d913500;  1 drivers
v0000028c9d8f8440_0 .net *"_ivl_36", 31 0, L_0000028c9d914570;  1 drivers
v0000028c9d8f84e0_0 .net *"_ivl_38", 31 0, L_0000028c9d915300;  1 drivers
v0000028c9d8f8580_0 .net *"_ivl_41", 0 0, L_0000028c9d912ec0;  1 drivers
v0000028c9d8f9340_0 .net *"_ivl_42", 0 0, L_0000028c9d9155a0;  1 drivers
v0000028c9d8f8620_0 .net *"_ivl_45", 0 0, L_0000028c9d912240;  1 drivers
v0000028c9d8f86c0_0 .net *"_ivl_46", 0 0, L_0000028c9d915370;  1 drivers
v0000028c9d8f9020_0 .net *"_ivl_49", 0 0, L_0000028c9d911340;  1 drivers
v0000028c9d8f9480_0 .net *"_ivl_5", 0 0, L_0000028c9d911200;  1 drivers
v0000028c9d8f8760_0 .net *"_ivl_50", 0 0, L_0000028c9d915610;  1 drivers
v0000028c9d8f8800_0 .net *"_ivl_52", 0 0, L_0000028c9d914030;  1 drivers
v0000028c9d8f89e0_0 .net *"_ivl_54", 31 0, L_0000028c9d911700;  1 drivers
v0000028c9d8f8a80_0 .net *"_ivl_56", 31 0, L_0000028c9d9151b0;  1 drivers
v0000028c9d8f8b20_0 .net *"_ivl_58", 31 0, L_0000028c9d913fc0;  1 drivers
v0000028c9d8f8bc0_0 .net *"_ivl_6", 0 0, L_0000028c9d84d2d0;  1 drivers
v0000028c9d8f8c60_0 .net *"_ivl_61", 0 0, L_0000028c9d912060;  1 drivers
v0000028c9d8f8d00_0 .net *"_ivl_62", 0 0, L_0000028c9d915760;  1 drivers
v0000028c9d8f8da0_0 .net *"_ivl_65", 0 0, L_0000028c9d912100;  1 drivers
v0000028c9d8f8e40_0 .net *"_ivl_66", 0 0, L_0000028c9d915140;  1 drivers
v0000028c9d8f8ee0_0 .net *"_ivl_69", 0 0, L_0000028c9d912b00;  1 drivers
v0000028c9d8f9840_0 .net *"_ivl_70", 0 0, L_0000028c9d915530;  1 drivers
v0000028c9d8f97a0_0 .net *"_ivl_72", 31 0, L_0000028c9d912a60;  1 drivers
v0000028c9d8f9a20_0 .net *"_ivl_74", 31 0, L_0000028c9d9153e0;  1 drivers
v0000028c9d8f9ac0_0 .net *"_ivl_76", 31 0, L_0000028c9d9140a0;  1 drivers
v0000028c9d8fcfe0_0 .net *"_ivl_79", 0 0, L_0000028c9d9117a0;  1 drivers
v0000028c9d8fc180_0 .net *"_ivl_8", 0 0, L_0000028c9d84d420;  1 drivers
v0000028c9d8fb820_0 .net *"_ivl_81", 0 0, L_0000028c9d912f60;  1 drivers
v0000028c9d8fb320_0 .net *"_ivl_82", 0 0, L_0000028c9d914ce0;  1 drivers
v0000028c9d8fc040_0 .net *"_ivl_84", 0 0, L_0000028c9d914f80;  1 drivers
v0000028c9d8fc5e0_0 .net *"_ivl_87", 0 0, L_0000028c9d9118e0;  1 drivers
v0000028c9d8fcb80_0 .net *"_ivl_88", 0 0, L_0000028c9d915680;  1 drivers
v0000028c9d8fce00_0 .net *"_ivl_90", 0 0, L_0000028c9d915990;  1 drivers
v0000028c9d8fcc20_0 .net *"_ivl_92", 31 0, L_0000028c9d912d80;  1 drivers
v0000028c9d8fb640_0 .net *"_ivl_94", 31 0, L_0000028c9d9145e0;  1 drivers
v0000028c9d8faf60_0 .net "ina", 31 0, L_0000028c9d9115c0;  1 drivers
v0000028c9d8fb1e0_0 .net "inb", 31 0, L_0000028c9d9135a0;  alias, 1 drivers
v0000028c9d8fa920_0 .net "inc", 31 0, v0000028c9d8fa4c0_0;  alias, 1 drivers
v0000028c9d8fc680_0 .net "ind", 31 0, L_0000028c9d90ca20;  alias, 1 drivers
v0000028c9d8fad80_0 .net "ine", 31 0, v0000028c9d8dfbe0_0;  alias, 1 drivers
L_0000028c9d9300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8fca40_0 .net "inf", 31 0, L_0000028c9d9300d0;  1 drivers
L_0000028c9d930118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8fba00_0 .net "ing", 31 0, L_0000028c9d930118;  1 drivers
L_0000028c9d930160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c9d8fc220_0 .net "inh", 31 0, L_0000028c9d930160;  1 drivers
v0000028c9d8face0_0 .net "out", 31 0, L_0000028c9d914960;  alias, 1 drivers
v0000028c9d8fc0e0_0 .net "sel", 2 0, L_0000028c9d9113e0;  alias, 1 drivers
L_0000028c9d911660 .part L_0000028c9d9113e0, 2, 1;
L_0000028c9d911200 .part L_0000028c9d9113e0, 1, 1;
L_0000028c9d912e20 .part L_0000028c9d9113e0, 0, 1;
LS_0000028c9d912c40_0_0 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_4 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_8 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_12 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_16 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_20 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_24 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_0_28 .concat [ 1 1 1 1], L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60, L_0000028c9d7eba60;
LS_0000028c9d912c40_1_0 .concat [ 4 4 4 4], LS_0000028c9d912c40_0_0, LS_0000028c9d912c40_0_4, LS_0000028c9d912c40_0_8, LS_0000028c9d912c40_0_12;
LS_0000028c9d912c40_1_4 .concat [ 4 4 4 4], LS_0000028c9d912c40_0_16, LS_0000028c9d912c40_0_20, LS_0000028c9d912c40_0_24, LS_0000028c9d912c40_0_28;
L_0000028c9d912c40 .concat [ 16 16 0 0], LS_0000028c9d912c40_1_0, LS_0000028c9d912c40_1_4;
L_0000028c9d9121a0 .part L_0000028c9d9113e0, 2, 1;
L_0000028c9d912420 .part L_0000028c9d9113e0, 1, 1;
L_0000028c9d911520 .part L_0000028c9d9113e0, 0, 1;
LS_0000028c9d913500_0_0 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_4 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_8 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_12 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_16 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_20 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_24 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_0_28 .concat [ 1 1 1 1], L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290, L_0000028c9d915290;
LS_0000028c9d913500_1_0 .concat [ 4 4 4 4], LS_0000028c9d913500_0_0, LS_0000028c9d913500_0_4, LS_0000028c9d913500_0_8, LS_0000028c9d913500_0_12;
LS_0000028c9d913500_1_4 .concat [ 4 4 4 4], LS_0000028c9d913500_0_16, LS_0000028c9d913500_0_20, LS_0000028c9d913500_0_24, LS_0000028c9d913500_0_28;
L_0000028c9d913500 .concat [ 16 16 0 0], LS_0000028c9d913500_1_0, LS_0000028c9d913500_1_4;
L_0000028c9d912ec0 .part L_0000028c9d9113e0, 2, 1;
L_0000028c9d912240 .part L_0000028c9d9113e0, 1, 1;
L_0000028c9d911340 .part L_0000028c9d9113e0, 0, 1;
LS_0000028c9d911700_0_0 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_4 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_8 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_12 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_16 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_20 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_24 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_0_28 .concat [ 1 1 1 1], L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030, L_0000028c9d914030;
LS_0000028c9d911700_1_0 .concat [ 4 4 4 4], LS_0000028c9d911700_0_0, LS_0000028c9d911700_0_4, LS_0000028c9d911700_0_8, LS_0000028c9d911700_0_12;
LS_0000028c9d911700_1_4 .concat [ 4 4 4 4], LS_0000028c9d911700_0_16, LS_0000028c9d911700_0_20, LS_0000028c9d911700_0_24, LS_0000028c9d911700_0_28;
L_0000028c9d911700 .concat [ 16 16 0 0], LS_0000028c9d911700_1_0, LS_0000028c9d911700_1_4;
L_0000028c9d912060 .part L_0000028c9d9113e0, 2, 1;
L_0000028c9d912100 .part L_0000028c9d9113e0, 1, 1;
L_0000028c9d912b00 .part L_0000028c9d9113e0, 0, 1;
LS_0000028c9d912a60_0_0 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_4 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_8 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_12 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_16 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_20 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_24 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_0_28 .concat [ 1 1 1 1], L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530, L_0000028c9d915530;
LS_0000028c9d912a60_1_0 .concat [ 4 4 4 4], LS_0000028c9d912a60_0_0, LS_0000028c9d912a60_0_4, LS_0000028c9d912a60_0_8, LS_0000028c9d912a60_0_12;
LS_0000028c9d912a60_1_4 .concat [ 4 4 4 4], LS_0000028c9d912a60_0_16, LS_0000028c9d912a60_0_20, LS_0000028c9d912a60_0_24, LS_0000028c9d912a60_0_28;
L_0000028c9d912a60 .concat [ 16 16 0 0], LS_0000028c9d912a60_1_0, LS_0000028c9d912a60_1_4;
L_0000028c9d9117a0 .part L_0000028c9d9113e0, 2, 1;
L_0000028c9d912f60 .part L_0000028c9d9113e0, 1, 1;
L_0000028c9d9118e0 .part L_0000028c9d9113e0, 0, 1;
LS_0000028c9d912d80_0_0 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_4 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_8 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_12 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_16 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_20 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_24 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_0_28 .concat [ 1 1 1 1], L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990, L_0000028c9d915990;
LS_0000028c9d912d80_1_0 .concat [ 4 4 4 4], LS_0000028c9d912d80_0_0, LS_0000028c9d912d80_0_4, LS_0000028c9d912d80_0_8, LS_0000028c9d912d80_0_12;
LS_0000028c9d912d80_1_4 .concat [ 4 4 4 4], LS_0000028c9d912d80_0_16, LS_0000028c9d912d80_0_20, LS_0000028c9d912d80_0_24, LS_0000028c9d912d80_0_28;
L_0000028c9d912d80 .concat [ 16 16 0 0], LS_0000028c9d912d80_1_0, LS_0000028c9d912d80_1_4;
S_0000028c9d8dc360 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000028c9d8fbbe0_0 .net "Write_Data", 31 0, v0000028c9d8ceee0_0;  alias, 1 drivers
v0000028c9d8fa9c0_0 .net "addr", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8fb780_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8fcae0_0 .net "mem_out", 31 0, v0000028c9d8fcf40_0;  alias, 1 drivers
v0000028c9d8fc360_0 .net "mem_read", 0 0, v0000028c9d8cd0e0_0;  alias, 1 drivers
v0000028c9d8fcd60_0 .net "mem_write", 0 0, v0000028c9d8ce120_0;  alias, 1 drivers
S_0000028c9d8da740 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000028c9d8dc360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000028c9d8fc9a0 .array "DataMem", 1023 0, 31 0;
v0000028c9d8fc860_0 .net "Data_In", 31 0, v0000028c9d8ceee0_0;  alias, 1 drivers
v0000028c9d8fcf40_0 .var "Data_Out", 31 0;
v0000028c9d8fb460_0 .net "Write_en", 0 0, v0000028c9d8ce120_0;  alias, 1 drivers
v0000028c9d8fab00_0 .net "addr", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8fb500_0 .net "clk", 0 0, L_0000028c9d84c310;  alias, 1 drivers
v0000028c9d8fc2c0_0 .var/i "i", 31 0;
S_0000028c9d8daa60 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000028c9d8ff8e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000028c9d8ff918 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000028c9d8ff950 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000028c9d8ff988 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000028c9d8ff9c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000028c9d8ff9f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000028c9d8ffa30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000028c9d8ffa68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000028c9d8ffaa0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000028c9d8ffad8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000028c9d8ffb10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000028c9d8ffb48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000028c9d8ffb80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000028c9d8ffbb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000028c9d8ffbf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000028c9d8ffc28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000028c9d8ffc60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000028c9d8ffc98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000028c9d8ffcd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000028c9d8ffd08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000028c9d8ffd40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000028c9d8ffd78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000028c9d8ffdb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000028c9d8ffde8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000028c9d8ffe20 .param/l "xori" 0 9 12, C4<001110000000>;
v0000028c9d8fb5a0_0 .net "MEM_ALU_OUT", 31 0, v0000028c9d8cd7c0_0;  alias, 1 drivers
v0000028c9d8fccc0_0 .net "MEM_Data_mem_out", 31 0, v0000028c9d8fcf40_0;  alias, 1 drivers
v0000028c9d8fb8c0_0 .net "MEM_memread", 0 0, v0000028c9d8cd0e0_0;  alias, 1 drivers
v0000028c9d8fbd20_0 .net "MEM_opcode", 11 0, v0000028c9d8cf3e0_0;  alias, 1 drivers
v0000028c9d8fc720_0 .net "MEM_rd_ind", 4 0, v0000028c9d8cf160_0;  alias, 1 drivers
v0000028c9d8fc7c0_0 .net "MEM_rd_indzero", 0 0, v0000028c9d8cdc20_0;  alias, 1 drivers
v0000028c9d8faba0_0 .net "MEM_regwrite", 0 0, v0000028c9d8cd540_0;  alias, 1 drivers
v0000028c9d8fb960_0 .var "WB_ALU_OUT", 31 0;
v0000028c9d8fac40_0 .var "WB_Data_mem_out", 31 0;
v0000028c9d8fae20_0 .var "WB_memread", 0 0;
v0000028c9d8fbdc0_0 .var "WB_rd_ind", 4 0;
v0000028c9d8faec0_0 .var "WB_rd_indzero", 0 0;
v0000028c9d8fb000_0 .var "WB_regwrite", 0 0;
v0000028c9d8fb0a0_0 .net "clk", 0 0, L_0000028c9d97bc40;  1 drivers
v0000028c9d8fbe60_0 .var "hlt", 0 0;
v0000028c9d8fb140_0 .net "rst", 0 0, v0000028c9d90f220_0;  alias, 1 drivers
E_0000028c9d86ba90 .event posedge, v0000028c9d8cf0c0_0, v0000028c9d8fb0a0_0;
S_0000028c9d8dabf0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000028c9d619f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000028c9d97bb60 .functor AND 32, v0000028c9d8fac40_0, L_0000028c9d982090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97bcb0 .functor NOT 1, v0000028c9d8fae20_0, C4<0>, C4<0>, C4<0>;
L_0000028c9d97bd20 .functor AND 32, v0000028c9d8fb960_0, L_0000028c9d982270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000028c9d97bd90 .functor OR 32, L_0000028c9d97bb60, L_0000028c9d97bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028c9d8fbf00_0 .net "Write_Data_RegFile", 31 0, L_0000028c9d97bd90;  alias, 1 drivers
v0000028c9d8fbfa0_0 .net *"_ivl_0", 31 0, L_0000028c9d982090;  1 drivers
v0000028c9d8fc400_0 .net *"_ivl_2", 31 0, L_0000028c9d97bb60;  1 drivers
v0000028c9d8fc4a0_0 .net *"_ivl_4", 0 0, L_0000028c9d97bcb0;  1 drivers
v0000028c9d8fd440_0 .net *"_ivl_6", 31 0, L_0000028c9d982270;  1 drivers
v0000028c9d8fd3a0_0 .net *"_ivl_8", 31 0, L_0000028c9d97bd20;  1 drivers
v0000028c9d8fd6c0_0 .net "alu_out", 31 0, v0000028c9d8fb960_0;  alias, 1 drivers
v0000028c9d8fd1c0_0 .net "mem_out", 31 0, v0000028c9d8fac40_0;  alias, 1 drivers
v0000028c9d8fd4e0_0 .net "mem_read", 0 0, v0000028c9d8fae20_0;  alias, 1 drivers
LS_0000028c9d982090_0_0 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_4 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_8 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_12 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_16 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_20 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_24 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_0_28 .concat [ 1 1 1 1], v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0, v0000028c9d8fae20_0;
LS_0000028c9d982090_1_0 .concat [ 4 4 4 4], LS_0000028c9d982090_0_0, LS_0000028c9d982090_0_4, LS_0000028c9d982090_0_8, LS_0000028c9d982090_0_12;
LS_0000028c9d982090_1_4 .concat [ 4 4 4 4], LS_0000028c9d982090_0_16, LS_0000028c9d982090_0_20, LS_0000028c9d982090_0_24, LS_0000028c9d982090_0_28;
L_0000028c9d982090 .concat [ 16 16 0 0], LS_0000028c9d982090_1_0, LS_0000028c9d982090_1_4;
LS_0000028c9d982270_0_0 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_4 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_8 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_12 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_16 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_20 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_24 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_0_28 .concat [ 1 1 1 1], L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0, L_0000028c9d97bcb0;
LS_0000028c9d982270_1_0 .concat [ 4 4 4 4], LS_0000028c9d982270_0_0, LS_0000028c9d982270_0_4, LS_0000028c9d982270_0_8, LS_0000028c9d982270_0_12;
LS_0000028c9d982270_1_4 .concat [ 4 4 4 4], LS_0000028c9d982270_0_16, LS_0000028c9d982270_0_20, LS_0000028c9d982270_0_24, LS_0000028c9d982270_0_28;
L_0000028c9d982270 .concat [ 16 16 0 0], LS_0000028c9d982270_1_0, LS_0000028c9d982270_1_4;
    .scope S_0000028c9d8dc1d0;
T_0 ;
    %wait E_0000028c9d86c690;
    %load/vec4 v0000028c9d8f95c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028c9d8fa4c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028c9d8fa2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000028c9d8f9160_0;
    %assign/vec4 v0000028c9d8fa4c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028c9d8dc040;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8f8260_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000028c9d8f8260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c9d8f8260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %load/vec4 v0000028c9d8f8260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c9d8f8260_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fa6a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000028c9d8dbeb0;
T_2 ;
    %wait E_0000028c9d86c250;
    %load/vec4 v0000028c9d8f8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8fa880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e8d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8fa100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8f9f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8f93e0_0, 0;
    %assign/vec4 v0000028c9d8f9660_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028c9d8fa740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000028c9d8fa1a0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8fa880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e8d90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8fa100_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8f9f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8f93e0_0, 0;
    %assign/vec4 v0000028c9d8f9660_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028c9d8fa740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000028c9d8f8300_0;
    %assign/vec4 v0000028c9d8e8d90_0, 0;
    %load/vec4 v0000028c9d8f9d40_0;
    %assign/vec4 v0000028c9d8fa880_0, 0;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028c9d8f9f20_0, 0;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028c9d8f9660_0, 4, 5;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000028c9d8f9660_0, 4, 5;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000028c9d8f93e0_0, 0;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000028c9d8fa100_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000028c9d8fa100_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000028c9d8f8300_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000028c9d8fa100_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028c9d8db870;
T_3 ;
    %wait E_0000028c9d86c690;
    %load/vec4 v0000028c9d8e7350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8e7210_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000028c9d8e7210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c9d8e7210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8e8930, 0, 4;
    %load/vec4 v0000028c9d8e7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c9d8e7210_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000028c9d8e72b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000028c9d8e6c70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000028c9d8e8890_0;
    %load/vec4 v0000028c9d8e72b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8e8930, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8e8930, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028c9d8db870;
T_4 ;
    %wait E_0000028c9d86b750;
    %load/vec4 v0000028c9d8e72b0_0;
    %load/vec4 v0000028c9d8e6b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000028c9d8e72b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000028c9d8e6c70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000028c9d8e8890_0;
    %assign/vec4 v0000028c9d8e6810_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028c9d8e6b30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028c9d8e8930, 4;
    %assign/vec4 v0000028c9d8e6810_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028c9d8db870;
T_5 ;
    %wait E_0000028c9d86b750;
    %load/vec4 v0000028c9d8e72b0_0;
    %load/vec4 v0000028c9d8e7d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000028c9d8e72b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000028c9d8e6c70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000028c9d8e8890_0;
    %assign/vec4 v0000028c9d8e8250_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028c9d8e7d50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000028c9d8e8930, 4;
    %assign/vec4 v0000028c9d8e8250_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028c9d8db870;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000028c9d8dba00;
    %jmp t_0;
    .scope S_0000028c9d8dba00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8e82f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000028c9d8e82f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000028c9d8e82f0_0;
    %ix/getv/s 4, v0000028c9d8e82f0_0;
    %load/vec4a v0000028c9d8e8930, 4;
    %ix/getv/s 4, v0000028c9d8e82f0_0;
    %load/vec4a v0000028c9d8e8930, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028c9d8e82f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c9d8e82f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000028c9d8db870;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000028c9d8db3c0;
T_7 ;
    %wait E_0000028c9d86c610;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8e5410_0, 0, 32;
    %load/vec4 v0000028c9d8e50f0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c9d8e50f0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028c9d8e4ab0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c9d8e5410_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000028c9d8e50f0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c9d8e50f0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c9d8e50f0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000028c9d8e4ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c9d8e5410_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000028c9d8e4ab0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000028c9d8e4ab0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000028c9d8e5410_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000028c9d8db550;
T_8 ;
    %wait E_0000028c9d86c690;
    %load/vec4 v0000028c9d8e3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000028c9d8e1ef0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000028c9d8e1ef0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000028c9d8e25d0_0;
    %load/vec4 v0000028c9d8e2530_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028c9d8e25d0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028c9d8db550;
T_9 ;
    %wait E_0000028c9d86c690;
    %load/vec4 v0000028c9d8e3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e1f90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000028c9d8e32f0_0;
    %assign/vec4 v0000028c9d8e1f90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000028c9d8db0a0;
T_10 ;
    %wait E_0000028c9d86bc90;
    %load/vec4 v0000028c9d8e4b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e5050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e3ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e2cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e2e90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028c9d8e3070_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000028c9d8e20d0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000028c9d8e2fd0_0;
    %load/vec4 v0000028c9d8e2030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000028c9d8e5730_0;
    %load/vec4 v0000028c9d8e2030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000028c9d8e2170_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000028c9d8e22b0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000028c9d8e2fd0_0;
    %load/vec4 v0000028c9d8e2c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000028c9d8e5730_0;
    %load/vec4 v0000028c9d8e2c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e5050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e3ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e2e90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000028c9d8e2f30_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e5050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e3ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e2e90_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e5050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028c9d8e3ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e2cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8e2e90_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000028c9d8dad80;
T_11 ;
    %wait E_0000028c9d86c390;
    %load/vec4 v0000028c9d8de240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8de1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8deb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dcb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8de740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dda20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8de420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8de920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dc9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8ddfc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dd7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8ddc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8ddf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8dd2a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8de9c0_0, 0;
    %assign/vec4 v0000028c9d8dd700_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000028c9d8dea60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000028c9d8dd660_0;
    %assign/vec4 v0000028c9d8dd700_0, 0;
    %load/vec4 v0000028c9d8dcc60_0;
    %assign/vec4 v0000028c9d8de9c0_0, 0;
    %load/vec4 v0000028c9d8de060_0;
    %assign/vec4 v0000028c9d8dd2a0_0, 0;
    %load/vec4 v0000028c9d8ddd40_0;
    %assign/vec4 v0000028c9d8ddf20_0, 0;
    %load/vec4 v0000028c9d8ddac0_0;
    %assign/vec4 v0000028c9d8ddc00_0, 0;
    %load/vec4 v0000028c9d8ddde0_0;
    %assign/vec4 v0000028c9d8dd7a0_0, 0;
    %load/vec4 v0000028c9d8dd480_0;
    %assign/vec4 v0000028c9d8dca80_0, 0;
    %load/vec4 v0000028c9d8de6a0_0;
    %assign/vec4 v0000028c9d8ddfc0_0, 0;
    %load/vec4 v0000028c9d8dd340_0;
    %assign/vec4 v0000028c9d8dc9e0_0, 0;
    %load/vec4 v0000028c9d8ddb60_0;
    %assign/vec4 v0000028c9d8de920_0, 0;
    %load/vec4 v0000028c9d8dee20_0;
    %assign/vec4 v0000028c9d8de420_0, 0;
    %load/vec4 v0000028c9d8de4c0_0;
    %assign/vec4 v0000028c9d8dda20_0, 0;
    %load/vec4 v0000028c9d8deba0_0;
    %assign/vec4 v0000028c9d8dd8e0_0, 0;
    %load/vec4 v0000028c9d8dd840_0;
    %assign/vec4 v0000028c9d8dd200_0, 0;
    %load/vec4 v0000028c9d8de600_0;
    %assign/vec4 v0000028c9d8de740_0, 0;
    %load/vec4 v0000028c9d8dc760_0;
    %assign/vec4 v0000028c9d8dcb20_0, 0;
    %load/vec4 v0000028c9d8dd3e0_0;
    %assign/vec4 v0000028c9d8deb00_0, 0;
    %load/vec4 v0000028c9d8deec0_0;
    %assign/vec4 v0000028c9d8de1a0_0, 0;
    %load/vec4 v0000028c9d8dcbc0_0;
    %assign/vec4 v0000028c9d8dd160_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8de1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8deb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dcb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8de740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dd8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dda20_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8de420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8de920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dc9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8ddfc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dca80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dd7a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8ddc00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8ddf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8dd2a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8de9c0_0, 0;
    %assign/vec4 v0000028c9d8dd700_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000028c9d8daf10;
T_12 ;
    %wait E_0000028c9d86c310;
    %load/vec4 v0000028c9d8e2350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dfbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8def60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dfc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8e0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dfd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e2d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8df320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e0040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df280_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df500_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c9d8dfe60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dfaa0_0, 0;
    %assign/vec4 v0000028c9d8e0180_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000028c9d8e3430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000028c9d8dcda0_0;
    %assign/vec4 v0000028c9d8e0180_0, 0;
    %load/vec4 v0000028c9d8dce40_0;
    %assign/vec4 v0000028c9d8dfaa0_0, 0;
    %load/vec4 v0000028c9d8dffa0_0;
    %assign/vec4 v0000028c9d8dfe60_0, 0;
    %load/vec4 v0000028c9d8e05e0_0;
    %assign/vec4 v0000028c9d8df500_0, 0;
    %load/vec4 v0000028c9d8dfdc0_0;
    %assign/vec4 v0000028c9d8df5a0_0, 0;
    %load/vec4 v0000028c9d8e0540_0;
    %assign/vec4 v0000028c9d8df280_0, 0;
    %load/vec4 v0000028c9d8de2e0_0;
    %assign/vec4 v0000028c9d8e0040_0, 0;
    %load/vec4 v0000028c9d8dfb40_0;
    %assign/vec4 v0000028c9d8df320_0, 0;
    %load/vec4 v0000028c9d8df000_0;
    %assign/vec4 v0000028c9d8e2d50_0, 0;
    %load/vec4 v0000028c9d8dfa00_0;
    %assign/vec4 v0000028c9d8df3c0_0, 0;
    %load/vec4 v0000028c9d8dff00_0;
    %assign/vec4 v0000028c9d8dfd20_0, 0;
    %load/vec4 v0000028c9d8e02c0_0;
    %assign/vec4 v0000028c9d8df140_0, 0;
    %load/vec4 v0000028c9d8df960_0;
    %assign/vec4 v0000028c9d8df1e0_0, 0;
    %load/vec4 v0000028c9d8df820_0;
    %assign/vec4 v0000028c9d8df0a0_0, 0;
    %load/vec4 v0000028c9d8df780_0;
    %assign/vec4 v0000028c9d8e0400_0, 0;
    %load/vec4 v0000028c9d8df8c0_0;
    %assign/vec4 v0000028c9d8df6e0_0, 0;
    %load/vec4 v0000028c9d8df640_0;
    %assign/vec4 v0000028c9d8dfc80_0, 0;
    %load/vec4 v0000028c9d8e00e0_0;
    %assign/vec4 v0000028c9d8def60_0, 0;
    %load/vec4 v0000028c9d8e04a0_0;
    %assign/vec4 v0000028c9d8e0360_0, 0;
    %load/vec4 v0000028c9d8dcee0_0;
    %assign/vec4 v0000028c9d8dfbe0_0, 0;
    %load/vec4 v0000028c9d8e0220_0;
    %assign/vec4 v0000028c9d8df460_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df460_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dfbe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e0360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8def60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dfc80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8e0400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8dfd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8df3c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e2d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8df320_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8e0040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df280_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8df500_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c9d8dfe60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8dfaa0_0, 0;
    %assign/vec4 v0000028c9d8e0180_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028c9d64ca50;
T_13 ;
    %wait E_0000028c9d86b350;
    %load/vec4 v0000028c9d8d15f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028c9d8d29f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000028c9d64c8c0;
T_14 ;
    %wait E_0000028c9d86b490;
    %load/vec4 v0000028c9d8d2630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000028c9d8d2270_0;
    %pad/u 33;
    %load/vec4 v0000028c9d8d28b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000028c9d8d28b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000028c9d8d2950_0;
    %load/vec4 v0000028c9d8d28b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028c9d8d2270_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000028c9d8d28b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000028c9d8d28b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %load/vec4 v0000028c9d8d2270_0;
    %ix/getv 4, v0000028c9d8d28b0_0;
    %shiftl 4;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000028c9d8d28b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000028c9d8d2950_0;
    %load/vec4 v0000028c9d8d28b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000028c9d8d2270_0;
    %load/vec4 v0000028c9d8d28b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000028c9d8d28b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %load/vec4 v0000028c9d8d2270_0;
    %ix/getv 4, v0000028c9d8d28b0_0;
    %shiftr 4;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %load/vec4 v0000028c9d8d2270_0;
    %load/vec4 v0000028c9d8d28b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028c9d8d2950_0, 0;
    %load/vec4 v0000028c9d8d28b0_0;
    %load/vec4 v0000028c9d8d2270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000028c9d8d1550_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000028c9d7269c0;
T_15 ;
    %wait E_0000028c9d86a990;
    %load/vec4 v0000028c9d8cf0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8cdc20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8cd540_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8ce120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8cd0e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000028c9d8cf3e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8cf160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8ceee0_0, 0;
    %assign/vec4 v0000028c9d8cd7c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000028c9d7f2750_0;
    %assign/vec4 v0000028c9d8cd7c0_0, 0;
    %load/vec4 v0000028c9d8ced00_0;
    %assign/vec4 v0000028c9d8ceee0_0, 0;
    %load/vec4 v0000028c9d8ce9e0_0;
    %assign/vec4 v0000028c9d8cf160_0, 0;
    %load/vec4 v0000028c9d8ceb20_0;
    %assign/vec4 v0000028c9d8cf3e0_0, 0;
    %load/vec4 v0000028c9d7cdaf0_0;
    %assign/vec4 v0000028c9d8cd0e0_0, 0;
    %load/vec4 v0000028c9d7cdb90_0;
    %assign/vec4 v0000028c9d8ce120_0, 0;
    %load/vec4 v0000028c9d8cf2a0_0;
    %assign/vec4 v0000028c9d8cd540_0, 0;
    %load/vec4 v0000028c9d8cde00_0;
    %assign/vec4 v0000028c9d8cdc20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000028c9d8da740;
T_16 ;
    %wait E_0000028c9d86b750;
    %load/vec4 v0000028c9d8fb460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000028c9d8fc860_0;
    %load/vec4 v0000028c9d8fab00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fc9a0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000028c9d8da740;
T_17 ;
    %wait E_0000028c9d86b750;
    %load/vec4 v0000028c9d8fab00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028c9d8fc9a0, 4;
    %assign/vec4 v0000028c9d8fcf40_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000028c9d8da740;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8fc2c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000028c9d8fc2c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028c9d8fc2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028c9d8fc9a0, 0, 4;
    %load/vec4 v0000028c9d8fc2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c9d8fc2c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0000028c9d8da740;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c9d8fc2c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000028c9d8fc2c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000028c9d8fc2c0_0;
    %load/vec4a v0000028c9d8fc9a0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000028c9d8fc2c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028c9d8fc2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028c9d8fc2c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000028c9d8daa60;
T_20 ;
    %wait E_0000028c9d86ba90;
    %load/vec4 v0000028c9d8fb140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8faec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8fbe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8fb000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028c9d8fae20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000028c9d8fbdc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000028c9d8fac40_0, 0;
    %assign/vec4 v0000028c9d8fb960_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000028c9d8fb5a0_0;
    %assign/vec4 v0000028c9d8fb960_0, 0;
    %load/vec4 v0000028c9d8fccc0_0;
    %assign/vec4 v0000028c9d8fac40_0, 0;
    %load/vec4 v0000028c9d8fb8c0_0;
    %assign/vec4 v0000028c9d8fae20_0, 0;
    %load/vec4 v0000028c9d8fc720_0;
    %assign/vec4 v0000028c9d8fbdc0_0, 0;
    %load/vec4 v0000028c9d8faba0_0;
    %assign/vec4 v0000028c9d8fb000_0, 0;
    %load/vec4 v0000028c9d8fc7c0_0;
    %assign/vec4 v0000028c9d8faec0_0, 0;
    %load/vec4 v0000028c9d8fbd20_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000028c9d8fbe60_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000028c9d619f80;
T_21 ;
    %wait E_0000028c9d86b090;
    %load/vec4 v0000028c9d90ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028c9d910b20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000028c9d910b20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028c9d910b20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000028c9d8778d0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c9d90f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c9d90f220_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000028c9d8778d0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000028c9d90f180_0;
    %inv;
    %assign/vec4 v0000028c9d90f180_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000028c9d8778d0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028c9d90f220_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c9d90f220_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000028c9d90ef00_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
