{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540368176719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540368176723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 04:02:56 2018 " "Processing started: Wed Oct 24 04:02:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540368176723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540368176723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540368176723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540368177335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540368177335 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux main.v " "Entity \"mux\" obtained from \"main.v\" instead of from Quartus Prime megafunction library" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 16 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1540368184959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 6 6 " "Found 6 design units, including 6 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""} { "Info" "ISGN_ENTITY_NAME" "4 clock2 " "Found entity 4: clock2" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""} { "Info" "ISGN_ENTITY_NAME" "5 clock4 " "Found entity 5: clock4" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""} { "Info" "ISGN_ENTITY_NAME" "6 hexOut " "Found entity 6: hexOut" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540368184960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540368184960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540368184992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:m0 " "Elaborating entity \"mux\" for hierarchy \"mux:m0\"" {  } { { "main.v" "m0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock4 mux:m0\|clock4:c0 " "Elaborating entity \"clock4\" for hierarchy \"mux:m0\|clock4:c0\"" {  } { { "main.v" "c0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(94) " "Verilog HDL assignment warning at main.v(94): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540368185011 "|main|mux:m0|clock4:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 main.v(97) " "Verilog HDL assignment warning at main.v(97): truncated value with size 32 to match size of target (23)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540368185011 "|main|mux:m0|clock4:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock2 mux:m0\|clock2:c1 " "Elaborating entity \"clock2\" for hierarchy \"mux:m0\|clock2:c1\"" {  } { { "main.v" "c1" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(71) " "Verilog HDL assignment warning at main.v(71): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540368185023 "|main|mux:m0|clock2:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter mux:m0\|counter:cr " "Elaborating entity \"counter\" for hierarchy \"mux:m0\|counter:cr\"" {  } { { "main.v" "cr" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(53) " "Verilog HDL assignment warning at main.v(53): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540368185035 "|main|mux:m0|counter:cr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexOut hexOut:h0 " "Elaborating entity \"hexOut\" for hierarchy \"hexOut:h0\"" {  } { { "main.v" "h0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185046 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:m0\|Mux0 " "Found clock multiplexer mux:m0\|Mux0" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part2 - Copy/main.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1540368185240 "|main|mux:m0|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1540368185240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540368185535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540368185853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540368185853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540368185903 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540368185903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540368185903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540368185903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540368185930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 04:03:05 2018 " "Processing ended: Wed Oct 24 04:03:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540368185930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540368185930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540368185930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540368185930 ""}
