# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_clock.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_user.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_core_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_common.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0_pcie2_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/ip/pcie_7x_0/sim/pcie_7x_0.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_RX_ENGINE.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128_TX_ENGINE.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_CFG_CTRL.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_EP_MEM_ACCESS.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_GEN2.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_INTR_CTRL.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_RD_THROTTLE.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_TO_CTRL.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_rx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_top.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/axi_trn_tx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_cfg.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_com.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_pl.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_rx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pci_exp_usrapp_tx.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_2_1_rport_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/source/pcie_7x_0_gt_top_pipe_mode.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/pcie_app_7x_bmd.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/pcie_axi_trn_bridge.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/sys_clk_gen_ds.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/example_design/xilinx_pcie_2_1_ep_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport/xilinx_pcie_2_1_rport_7x.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"
verilog xil_defaultlib "C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.srcs/sources_1/imports/pcie_7x_0/bmd/BMD_128.v" "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional/board.v" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/functional" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/dsport" --include "../../../pcie_7x_0_example.srcs/sim_1/imports/pcie_7x_0/simulation/tests"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
