<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="300">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="1" to="38">
<condition id="302">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="2" to="5">
<condition id="377">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="2" to="3">
<condition id="380">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="4">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="4" to="2">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="5" to="6">
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="5" to="33">
<condition id="318">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="6" to="7">
<condition id="322">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="6" to="9">
<condition id="321">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="7" to="8">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="10">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="9" to="8">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="10" to="20">
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="10" to="11">
<condition id="391">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="11" to="12">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="12" to="13">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="13" to="14">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="14" to="15">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="15" to="16">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="16" to="17">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="17" to="18">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="18" to="19">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="19" to="10">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="20" to="21">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="21" to="22">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="22" to="32">
<condition id="392">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="22" to="23">
<condition id="402">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="23" to="24">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="24" to="25">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="25" to="26">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="26" to="27">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="27" to="28">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="28" to="29">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="29" to="30">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="30" to="31">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="31" to="22">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="32" to="5">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="33" to="38">
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="33" to="34">
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="34" to="35">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="35" to="36">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="36" to="37">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="37" to="33">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:16  %arrayA_0 = alloca [500000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:17  %arrayA_1 = alloca [500000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayA_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:18  %arrayB_0 = alloca [500000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:19  %arrayB_1 = alloca [500000 x i32], align 4

]]></node>
<StgValue><ssdm name="arrayB_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64">
<![CDATA[
:20  %arrayC_0 = alloca [500000 x i64], align 8

]]></node>
<StgValue><ssdm name="arrayC_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="64">
<![CDATA[
:21  %arrayC_1 = alloca [500000 x i64], align 8

]]></node>
<StgValue><ssdm name="arrayC_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp = icmp eq i32 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_1 = icmp eq i32 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3 = icmp eq i32 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  %tmp3 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:29  %tmp_4 = and i1 %tmp3, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %tmp_4, label %.preheader10.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader10.preheader:0  %indvar_flatten = phi i20 [ %indvar_flatten_next, %._crit_edge12 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader10.preheader:1  %i = phi i10 [ %i_mid2, %._crit_edge12 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader10.preheader:2  %j = phi i10 [ %j_3, %._crit_edge12 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10.preheader:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -48576

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader10.preheader:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:5  br i1 %exitcond_flatten, label %.preheader9.preheader, label %.preheader10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:2  %exitcond = icmp eq i10 %j, -24

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader10:3  %j_mid2 = select i1 %exitcond, i10 0, i10 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:4  %i_s = add i10 1, %i

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader10:5  %i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:6  %i_cast1 = zext i10 %i_mid2 to i32

]]></node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:7  %tmp_5 = icmp ult i32 %i_cast1, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:8  %tmp_8 = icmp ult i32 %i_cast1, %mB_read

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="10">
<![CDATA[
.preheader10:9  %tmp_6 = trunc i10 %i_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="10">
<![CDATA[
.preheader10:10  %j_cast1 = zext i10 %j_mid2 to i32

]]></node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader10:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:15  %tmp_7 = icmp ult i32 %j_cast1, %mB_read

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:16  %or_cond = and i1 %tmp_5, %tmp_7

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:17  br i1 %or_cond, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_6, label %branch5, label %branch4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %tmp_14 = icmp ult i32 %j_cast1, %nC_read

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:1  %or_cond7 = and i1 %tmp_8, %tmp_14

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2  br i1 %or_cond7, label %3, label %._crit_edge11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_6, label %branch11, label %branch10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:0  %or_cond8 = and i1 %tmp_5, %tmp_14

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:1  br i1 %or_cond8, label %5, label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_6, label %branch27, label %branch26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge12:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge12:1  %j_3 = add i10 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:2  br label %.preheader10.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="19" op_0_bw="10">
<![CDATA[
.preheader10:11  %j_cast1_cast = zext i10 %j_mid2 to i19

]]></node>
<StgValue><ssdm name="j_cast1_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader10:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader10:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %A_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A) nounwind

]]></node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_16 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="19" op_0_bw="9">
<![CDATA[
:2  %newIndex3_trn_cast = zext i9 %tmp_16 to i19

]]></node>
<StgValue><ssdm name="newIndex3_trn_cast"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %p_addr = mul i19 %newIndex3_trn_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %p_addr1 = add i19 %j_cast1_cast, %p_addr

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="19">
<![CDATA[
:5  %tmp_11 = zext i19 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayA_0_addr = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="arrayA_0_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayA_1_addr = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="arrayA_1_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
branch4:0  store i32 %A_read, i32* %arrayA_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
branch5:0  store i32 %A_read, i32* %arrayA_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %B_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B) nounwind

]]></node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="19" op_0_bw="9">
<![CDATA[
:2  %newIndex7_trn_cast = zext i9 %tmp_29 to i19

]]></node>
<StgValue><ssdm name="newIndex7_trn_cast"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %p_addr6 = mul i19 %newIndex7_trn_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %p_addr7 = add i19 %j_cast1_cast, %p_addr6

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="64" op_0_bw="19">
<![CDATA[
:5  %tmp_27 = zext i19 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayB_0_addr = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="arrayB_0_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayB_1_addr = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_27

]]></node>
<StgValue><ssdm name="arrayB_1_addr"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
branch10:0  store i32 %B_read, i32* %arrayB_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
branch11:0  store i32 %B_read, i32* %arrayB_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_42 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="19" op_0_bw="9">
<![CDATA[
:1  %newIndex11_trn_cast = zext i9 %tmp_42 to i19

]]></node>
<StgValue><ssdm name="newIndex11_trn_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %p_addr12 = mul i19 %newIndex11_trn_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %p_addr13 = add i19 %j_cast1_cast, %p_addr12

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="19">
<![CDATA[
:4  %tmp_38 = zext i19 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arrayC_0_addr_3 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="arrayC_0_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %arrayC_1_addr_3 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="arrayC_1_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch26:0  store i64 0, i64* %arrayC_0_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch27:0  store i64 0, i64* %arrayC_1_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch26:0  store i64 0, i64* %arrayC_0_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch27:0  store i64 0, i64* %arrayC_1_addr_3, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader9.preheader:0  %indvar_flatten7 = phi i19 [ %indvar_flatten_next8, %14 ], [ 0, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9.preheader:1  %i_1 = phi i10 [ %i_1_mid2, %14 ], [ 0, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader9.preheader:2  %j_1 = phi i10 [ %j_4_1, %14 ], [ 0, %.preheader10.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader9.preheader:3  %exitcond_flatten9 = icmp eq i19 %indvar_flatten7, -24288

]]></node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader9.preheader:4  %indvar_flatten_next8 = add i19 %indvar_flatten7, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:5  br i1 %exitcond_flatten9, label %.preheader.preheader, label %.preheader9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:2  %exitcond1 = icmp eq i10 %j_1, -24

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader9:3  %j_1_mid2 = select i1 %exitcond1, i10 0, i10 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:4  %i_3 = add i10 1, %i_1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader9:5  %i_1_mid2 = select i1 %exitcond1, i10 %i_3, i10 %i_1

]]></node>
<StgValue><ssdm name="i_1_mid2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="10">
<![CDATA[
.preheader9:6  %i_1_cast = zext i10 %i_1_mid2 to i32

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:7  %tmp_s = icmp ult i32 %i_1_cast, %mC_read

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="10">
<![CDATA[
.preheader9:8  %tmp_9 = trunc i10 %i_1_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9:13  %tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_1_mid2, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader9:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="10">
<![CDATA[
.preheader9:9  %j_1_cast = zext i10 %j_1_mid2 to i32

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="19" op_0_bw="10">
<![CDATA[
.preheader9:10  %j_1_cast_cast = zext i10 %j_1_mid2 to i19

]]></node>
<StgValue><ssdm name="j_1_cast_cast"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader9:11  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader9:12  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="19" op_0_bw="9">
<![CDATA[
.preheader9:14  %newIndex1_trn_cast = zext i9 %tmp_12 to i19

]]></node>
<StgValue><ssdm name="newIndex1_trn_cast"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader9:15  %p_addr2 = mul i19 1000, %newIndex1_trn_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader9:16  %p_addr3 = add i19 %p_addr2, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="19">
<![CDATA[
.preheader9:17  %tmp_13 = zext i19 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:18  %arrayC_0_addr = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="arrayC_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:19  %arrayC_1_addr = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="arrayC_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:20  br i1 %tmp_9, label %branch23, label %branch22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch22:0  store i64 0, i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="173" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch22:0  store i64 0, i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch23:0  store i64 0, i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = icmp ult i32 %j_1_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp_23 = and i1 %tmp_s, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="180" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch23:0  store i64 0, i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %k = phi i10 [ 0, %10 ], [ %k_1, %._crit_edge13.0 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond2 = icmp eq i10 %k, -24

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %k_1 = add i10 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %7, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="10">
<![CDATA[
:0  %k_cast9 = zext i10 %k to i32

]]></node>
<StgValue><ssdm name="k_cast9"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="19" op_0_bw="10">
<![CDATA[
:1  %k_cast9_cast = zext i10 %k to i19

]]></node>
<StgValue><ssdm name="k_cast9_cast"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_23, label %12, label %._crit_edge13.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_30 = icmp ult i32 %k_cast9, %mB_read

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_30, label %_ifconv, label %._crit_edge14.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:0  %p_addr9 = add i19 %p_addr2, %k_cast9_cast

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:1  %tmp_31 = zext i19 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %arrayA_0_addr_1 = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="arrayA_0_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %arrayA_1_addr_1 = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_31

]]></node>
<StgValue><ssdm name="arrayA_1_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:4  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:5  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_0_load"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="10">
<![CDATA[
_ifconv:7  %tmp_35 = trunc i10 %k to i1

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_41 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %k, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="19" op_0_bw="9">
<![CDATA[
_ifconv:9  %newIndex9_trn_cast = zext i9 %tmp_41 to i19

]]></node>
<StgValue><ssdm name="newIndex9_trn_cast"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:10  %p_addr10 = mul i19 1000, %newIndex9_trn_cast

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:11  %p_addr11 = add i19 %p_addr10, %j_1_cast_cast

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:12  %tmp_36 = zext i19 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %arrayB_0_addr_1 = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="arrayB_0_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %arrayB_1_addr_1 = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="arrayB_1_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:15  %arrayB_1_load = load i32* %arrayB_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_1_load"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:16  %arrayB_0_load = load i32* %arrayB_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_0_load"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge14.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.0:0  br label %._crit_edge13.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge13.0:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_28) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.0:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="214" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:4  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:5  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="arrayA_0_load"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %arrayA_load_0_phi = select i1 %tmp_9, i32 %arrayA_1_load, i32 %arrayA_0_load

]]></node>
<StgValue><ssdm name="arrayA_load_0_phi"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:15  %arrayB_1_load = load i32* %arrayB_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_1_load"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="19">
<![CDATA[
_ifconv:16  %arrayB_0_load = load i32* %arrayB_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayB_0_load"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:17  %arrayB_load_0_phi = select i1 %tmp_35, i32 %arrayB_1_load, i32 %arrayB_0_load

]]></node>
<StgValue><ssdm name="arrayB_load_0_phi"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="220" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="222" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="223" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_1_load_1"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_0_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="226" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_1_load_1"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_0_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="229" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_1_load_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_0_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:19  %tmp_33 = sext i32 %tmp_37 to i64

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_1_load_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="19">
<![CDATA[
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name="arrayC_0_load_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %arrayC_load_1_0_phi = select i1 %tmp_9, i64 %arrayC_1_load_1, i64 %arrayC_0_load_1

]]></node>
<StgValue><ssdm name="arrayC_load_1_0_phi"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:23  %tmp_34 = add nsw i64 %tmp_33, %arrayC_load_1_0_phi

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:24  br i1 %tmp_9, label %branch19, label %branch18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch18:0  store i64 %tmp_34, i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch19:0  store i64 %tmp_34, i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="240" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch18:0  store i64 %tmp_34, i64* %arrayC_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch19:0  store i64 %tmp_34, i64* %arrayC_1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_10) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_4_s = or i10 %j_1_mid2, 1

]]></node>
<StgValue><ssdm name="j_4_s"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="10">
<![CDATA[
:2  %j_4_cast = zext i10 %j_4_s to i32

]]></node>
<StgValue><ssdm name="j_4_cast"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="19" op_0_bw="10">
<![CDATA[
:3  %j_4_cast_cast = zext i10 %j_4_s to i19

]]></node>
<StgValue><ssdm name="j_4_cast_cast"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %p_addr8 = add i19 %j_4_cast_cast, %p_addr2

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="64" op_0_bw="19">
<![CDATA[
:6  %tmp_26 = zext i19 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %arrayC_0_addr_2 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="arrayC_0_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arrayC_1_addr_2 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="arrayC_1_addr_2"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_9, label %branch17, label %branch16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch16:0  store i64 0, i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch17:0  store i64 0, i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch16:0  store i64 0, i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch17:0  store i64 0, i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19_1 = icmp ult i32 %j_4_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp_20_1 = and i1 %tmp_s, %tmp_19_1

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i10 [ 0, %8 ], [ %k_1_1, %._crit_edge13.1 ]

]]></node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond2_1 = icmp eq i10 %k_s, -24

]]></node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %k_1_1 = add i10 %k_s, 1

]]></node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2_1, label %14, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="10">
<![CDATA[
:0  %k_cast8 = zext i10 %k_s to i32

]]></node>
<StgValue><ssdm name="k_cast8"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="19" op_0_bw="10">
<![CDATA[
:1  %k_cast8_cast = zext i10 %k_s to i19

]]></node>
<StgValue><ssdm name="k_cast8_cast"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_20_1, label %17, label %._crit_edge13.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_30_1 = icmp ult i32 %k_cast8, %mB_read

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_30_1, label %_ifconv1, label %._crit_edge14.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:0  %p_addr14 = add i19 %p_addr2, %k_cast8_cast

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:1  %tmp_39 = zext i19 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:2  %arrayA_0_addr_2 = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="arrayA_0_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:3  %arrayA_1_addr_2 = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="arrayA_1_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:4  %arrayA_1_load_1 = load i32* %arrayA_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:5  %arrayA_0_load_1 = load i32* %arrayA_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayA_0_load_1"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="10">
<![CDATA[
_ifconv1:7  %tmp_43 = trunc i10 %k_s to i1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:8  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %k_s, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="19" op_0_bw="9">
<![CDATA[
_ifconv1:9  %newIndex13_trn_cast = zext i9 %tmp_44 to i19

]]></node>
<StgValue><ssdm name="newIndex13_trn_cast"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:10  %p_addr15 = mul i19 1000, %newIndex13_trn_cast

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv1:11  %p_addr16 = add i19 %p_addr15, %j_4_cast_cast

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:12  %tmp_40 = zext i19 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:13  %arrayB_0_addr_2 = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="arrayB_0_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:14  %arrayB_1_addr_2 = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="arrayB_1_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:15  %arrayB_1_load_1 = load i32* %arrayB_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_1_load_1"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:16  %arrayB_0_load_1 = load i32* %arrayB_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_0_load_1"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge14.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14.1:0  br label %._crit_edge13.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_32) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.1:1  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="296" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:4  %arrayA_1_load_1 = load i32* %arrayA_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayA_1_load_1"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:5  %arrayA_0_load_1 = load i32* %arrayA_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayA_0_load_1"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:6  %arrayA_load_1_phi = select i1 %tmp_9, i32 %arrayA_1_load_1, i32 %arrayA_0_load_1

]]></node>
<StgValue><ssdm name="arrayA_load_1_phi"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:15  %arrayB_1_load_1 = load i32* %arrayB_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_1_load_1"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="19">
<![CDATA[
_ifconv1:16  %arrayB_0_load_1 = load i32* %arrayB_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="arrayB_0_load_1"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %arrayB_load_1_phi = select i1 %tmp_43, i32 %arrayB_1_load_1, i32 %arrayB_0_load_1

]]></node>
<StgValue><ssdm name="arrayB_load_1_phi"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="302" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="303" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="304" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="305" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load_2"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load_2"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="311" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load_2"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:19  %tmp_33_1 = sext i32 %tmp_32_1 to i64

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load_2"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="19">
<![CDATA[
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load_2"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:22  %arrayC_load_1_1_phi = select i1 %tmp_9, i64 %arrayC_1_load_2, i64 %arrayC_0_load_2

]]></node>
<StgValue><ssdm name="arrayC_load_1_1_phi"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:23  %tmp_34_1 = add nsw i64 %tmp_33_1, %arrayC_load_1_1_phi

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:24  br i1 %tmp_9, label %branch13, label %branch12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch12:0  store i64 %tmp_34_1, i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch13:0  store i64 %tmp_34_1, i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="322" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch12:0  store i64 %tmp_34_1, i64* %arrayC_0_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="64" op_1_bw="19">
<![CDATA[
branch13:0  store i64 %tmp_34_1, i64* %arrayC_1_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_20_1" val="1"/>
<literal name="tmp_30_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="326" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_25) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %j_4_1 = add i10 %j_1_mid2, 2

]]></node>
<StgValue><ssdm name="j_4_1"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader9.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten1 = phi i20 [ %indvar_flatten_next1, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %i_2 = phi i10 [ %i_2_mid2, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %j_2 = phi i10 [ %j_4, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i20 %indvar_flatten1, -48576

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next1 = add i20 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten1, label %.loopexit, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %exitcond3 = icmp eq i10 %j_2, -24

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:3  %j_2_mid2 = select i1 %exitcond3, i10 0, i10 %j_2

]]></node>
<StgValue><ssdm name="j_2_mid2"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %i_4 = add i10 1, %i_2

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:5  %i_2_mid2 = select i1 %exitcond3, i10 %i_4, i10 %i_2

]]></node>
<StgValue><ssdm name="i_2_mid2"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="10">
<![CDATA[
.preheader:6  %i_2_cast6 = zext i10 %i_2_mid2 to i32

]]></node>
<StgValue><ssdm name="i_2_cast6"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:7  %tmp_15 = icmp ult i32 %i_2_cast6, %mC_read

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="10">
<![CDATA[
.preheader:8  %tmp_21 = trunc i10 %i_2_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="10">
<![CDATA[
.preheader:9  %j_2_cast4 = zext i10 %j_2_mid2 to i32

]]></node>
<StgValue><ssdm name="j_2_cast4"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader:12  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_18 = icmp ult i32 %j_2_cast4, %nC_read

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15  %tmp_19 = and i1 %tmp_15, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:16  br i1 %tmp_19, label %_ifconv2, label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:0  %tmp_22 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_2_mid2, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge15:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_17) nounwind

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge15:1  %j_4 = add i10 %j_2_mid2, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:2  br label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @str3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="19" op_0_bw="10">
<![CDATA[
.preheader:10  %j_2_cast4_cast = zext i10 %j_2_mid2 to i19

]]></node>
<StgValue><ssdm name="j_2_cast4_cast"/></StgValue>
</operation>

<operation id="354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="19" op_0_bw="9">
<![CDATA[
_ifconv2:1  %newIndex5_trn_cast = zext i9 %tmp_22 to i19

]]></node>
<StgValue><ssdm name="newIndex5_trn_cast"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv2:2  %p_addr4 = mul i19 %newIndex5_trn_cast, 1000

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv2:3  %p_addr5 = add i19 %j_2_cast4_cast, %p_addr4

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:4  %tmp_24 = zext i19 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:5  %arrayC_0_addr_1 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="arrayC_0_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="19" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %arrayC_1_addr_1 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="arrayC_1_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="364" st_id="35" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="365" st_id="35" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="366" st_id="36" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="367" st_id="36" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="368" st_id="37" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_1_load"/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="19">
<![CDATA[
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8

]]></node>
<StgValue><ssdm name="arrayC_0_load"/></StgValue>
</operation>

<operation id="370" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:9  %arrayC_load_phi = select i1 %tmp_21, i64 %arrayC_1_load, i64 %arrayC_0_load

]]></node>
<StgValue><ssdm name="arrayC_load_phi"/></StgValue>
</operation>

<operation id="371" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:10  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load_phi) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:11  br label %._crit_edge15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
