// Seed: 1768827664
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    output tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    output tri1 id_12,
    input wire id_13,
    output wire id_14,
    input wire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri1 id_19,
    input tri0 id_20,
    input tri id_21,
    inout tri id_22,
    output uwire id_23,
    input uwire id_24,
    input wire id_25,
    input supply1 id_26,
    inout supply1 id_27,
    input supply0 id_28,
    input supply0 id_29,
    input wor id_30
    , id_33,
    output wire id_31
);
  supply1  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ;
  assign id_47 = id_41;
  tri  id_69;
  wire id_70;
  wire id_71;
  always @(id_1 or id_69) id_68#(.id_64(1 == 1)) = 'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wire id_6
    , id_14,
    input wand id_7,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10,
    output wor id_11,
    output uwire id_12
);
  assign id_12 = {1'd0, id_8};
  assign id_14 = id_6;
  wire id_15;
  module_0(
      id_8,
      id_6,
      id_11,
      id_4,
      id_9,
      id_2,
      id_2,
      id_4,
      id_11,
      id_5,
      id_9,
      id_10,
      id_10,
      id_8,
      id_2,
      id_1,
      id_4,
      id_0,
      id_3,
      id_10,
      id_9,
      id_1,
      id_14,
      id_12,
      id_8,
      id_9,
      id_9,
      id_14,
      id_4,
      id_4,
      id_8,
      id_12
  );
  assign id_12 = 1;
endmodule
