TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM C/C++ Codegen                                      Unix v18.1.1.LTS *
       3                    ;* Date/Time created: Fri Jul  3 20:08:24 2020                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../driverlib/interrupt.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM C/C++ Codegen Unix v18.1.1.LTS Copyright (c) 1996-
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("/home/pola/workspace_v8/Microwave/Debug")
      13 00000000                   .sect   ".const:g_pui32Priority"
      14                            .clink
      15                            .align  4
      16                            .elfsym g_pui32Priority,SYM_SIZE(32)
      17 00000000           g_pui32Priority:
      18 00000000 00000700          .bits   1792,32                 ; g_pui32Priority[0] @ 0
      19 00000004 00000600          .bits   1536,32                 ; g_pui32Priority[1] @ 32
      20 00000008 00000500          .bits   1280,32                 ; g_pui32Priority[2] @ 64
      21 0000000c 00000400          .bits   1024,32                 ; g_pui32Priority[3] @ 96
      22 00000010 00000300          .bits   768,32                  ; g_pui32Priority[4] @ 128
      23 00000014 00000200          .bits   512,32                  ; g_pui32Priority[5] @ 160
      24 00000018 00000100          .bits   256,32                  ; g_pui32Priority[6] @ 192
      25 0000001c 00000000          .bits   0,32                    ; g_pui32Priority[7] @ 224
      26                    
      27                    $C$DW$1 .dwtag  DW_TAG_variable
      28                            .dwattr $C$DW$1, DW_AT_name("g_pui32Priority")
      29                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("g_pui32Priority")
      30                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$116)
      31                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr g_pui32Priority]
      32                            .dwattr $C$DW$1, DW_AT_decl_file("../driverlib/interrupt.c")
      33                            .dwattr $C$DW$1, DW_AT_decl_line(0x3e)
      34                            .dwattr $C$DW$1, DW_AT_decl_column(0x17)
      35                    
      36 00000000                   .sect   ".const:g_pui32Regs"
      37                            .clink
      38                            .align  4
      39                            .elfsym g_pui32Regs,SYM_SIZE(156)
      40 00000000           g_pui32Regs:
      41 00000000 00000000          .bits   0,32                    ; g_pui32Regs[0] @ 0
      42 00000004 E000ED18          .bits   -536810216,32                   ; g_pui32Regs[1] @ 32
      43 00000008 E000ED1C          .bits   -536810212,32                   ; g_pui32Regs[2] @ 64
      44 0000000c E000ED20          .bits   -536810208,32                   ; g_pui32Regs[3] @ 96
      45 00000010 E000E400          .bits   -536812544,32                   ; g_pui32Regs[4] @ 128
      46 00000014 E000E404          .bits   -536812540,32                   ; g_pui32Regs[5] @ 160
      47 00000018 E000E408          .bits   -536812536,32                   ; g_pui32Regs[6] @ 192
      48 0000001c E000E40C          .bits   -536812532,32                   ; g_pui32Regs[7] @ 224
      49 00000020 E000E410          .bits   -536812528,32                   ; g_pui32Regs[8] @ 256
      50 00000024 E000E414          .bits   -536812524,32                   ; g_pui32Regs[9] @ 288
      51 00000028 E000E418          .bits   -536812520,32                   ; g_pui32Regs[10] @ 320
      52 0000002c E000E41C          .bits   -536812516,32                   ; g_pui32Regs[11] @ 352
      53 00000030 E000E420          .bits   -536812512,32                   ; g_pui32Regs[12] @ 384
      54 00000034 E000E424          .bits   -536812508,32                   ; g_pui32Regs[13] @ 416
      55 00000038 E000E428          .bits   -536812504,32                   ; g_pui32Regs[14] @ 448
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    2

      56 0000003c E000E42C          .bits   -536812500,32                   ; g_pui32Regs[15] @ 480
      57 00000040 E000E430          .bits   -536812496,32                   ; g_pui32Regs[16] @ 512
      58 00000044 E000E434          .bits   -536812492,32                   ; g_pui32Regs[17] @ 544
      59 00000048 E000E438          .bits   -536812488,32                   ; g_pui32Regs[18] @ 576
      60 0000004c E000E43C          .bits   -536812484,32                   ; g_pui32Regs[19] @ 608
      61 00000050 E000E440          .bits   -536812480,32                   ; g_pui32Regs[20] @ 640
      62 00000054 E000E444          .bits   -536812476,32                   ; g_pui32Regs[21] @ 672
      63 00000058 E000E448          .bits   -536812472,32                   ; g_pui32Regs[22] @ 704
      64 0000005c E000E44C          .bits   -536812468,32                   ; g_pui32Regs[23] @ 736
      65 00000060 E000E450          .bits   -536812464,32                   ; g_pui32Regs[24] @ 768
      66 00000064 E000E454          .bits   -536812460,32                   ; g_pui32Regs[25] @ 800
      67 00000068 E000E458          .bits   -536812456,32                   ; g_pui32Regs[26] @ 832
      68 0000006c E000E45C          .bits   -536812452,32                   ; g_pui32Regs[27] @ 864
      69 00000070 E000E460          .bits   -536812448,32                   ; g_pui32Regs[28] @ 896
      70 00000074 E000E464          .bits   -536812444,32                   ; g_pui32Regs[29] @ 928
      71 00000078 E000E468          .bits   -536812440,32                   ; g_pui32Regs[30] @ 960
      72 0000007c E000E46C          .bits   -536812436,32                   ; g_pui32Regs[31] @ 992
      73 00000080 E000E470          .bits   -536812432,32                   ; g_pui32Regs[32] @ 1024
      74 00000084 E000E474          .bits   -536812428,32                   ; g_pui32Regs[33] @ 1056
      75 00000088 E000E478          .bits   -536812424,32                   ; g_pui32Regs[34] @ 1088
      76 0000008c E000E47C          .bits   -536812420,32                   ; g_pui32Regs[35] @ 1120
      77 00000090 E000E480          .bits   -536812416,32                   ; g_pui32Regs[36] @ 1152
      78 00000094 E000E484          .bits   -536812412,32                   ; g_pui32Regs[37] @ 1184
      79 00000098 E000E488          .bits   -536812408,32                   ; g_pui32Regs[38] @ 1216
      80                    
      81                    $C$DW$2 .dwtag  DW_TAG_variable
      82                            .dwattr $C$DW$2, DW_AT_name("g_pui32Regs")
      83                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("g_pui32Regs")
      84                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$117)
      85                            .dwattr $C$DW$2, DW_AT_location[DW_OP_addr g_pui32Regs]
      86                            .dwattr $C$DW$2, DW_AT_decl_file("../driverlib/interrupt.c")
      87                            .dwattr $C$DW$2, DW_AT_decl_line(0x4b)
      88                            .dwattr $C$DW$2, DW_AT_decl_column(0x17)
      89                    
      90 00000000                   .sect   ".const:g_pui32EnRegs"
      91                            .clink
      92                            .align  4
      93                            .elfsym g_pui32EnRegs,SYM_SIZE(20)
      94 00000000           g_pui32EnRegs:
      95 00000000 E000E100          .bits   -536813312,32                   ; g_pui32EnRegs[0] @ 0
      96 00000004 E000E104          .bits   -536813308,32                   ; g_pui32EnRegs[1] @ 32
      97 00000008 E000E108          .bits   -536813304,32                   ; g_pui32EnRegs[2] @ 64
      98 0000000c E000E10C          .bits   -536813300,32                   ; g_pui32EnRegs[3] @ 96
      99 00000010 E000E110          .bits   -536813296,32                   ; g_pui32EnRegs[4] @ 128
     100                    
     101                    $C$DW$3 .dwtag  DW_TAG_variable
     102                            .dwattr $C$DW$3, DW_AT_name("g_pui32EnRegs")
     103                            .dwattr $C$DW$3, DW_AT_TI_symbol_name("g_pui32EnRegs")
     104                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$118)
     105                            .dwattr $C$DW$3, DW_AT_location[DW_OP_addr g_pui32EnRegs]
     106                            .dwattr $C$DW$3, DW_AT_decl_file("../driverlib/interrupt.c")
     107                            .dwattr $C$DW$3, DW_AT_decl_line(0x5d)
     108                            .dwattr $C$DW$3, DW_AT_decl_column(0x17)
     109                    
     110 00000000                   .sect   ".const:g_pui32Dii16Regs"
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    3

     111                            .clink
     112                            .align  4
     113                            .elfsym g_pui32Dii16Regs,SYM_SIZE(20)
     114 00000000           g_pui32Dii16Regs:
     115 00000000 E000E180          .bits   -536813184,32                   ; g_pui32Dii16Regs[0] @ 0
     116 00000004 E000E184          .bits   -536813180,32                   ; g_pui32Dii16Regs[1] @ 32
     117 00000008 E000E188          .bits   -536813176,32                   ; g_pui32Dii16Regs[2] @ 64
     118 0000000c E000E18C          .bits   -536813172,32                   ; g_pui32Dii16Regs[3] @ 96
     119 00000010 E000E190          .bits   -536813168,32                   ; g_pui32Dii16Regs[4] @ 128
     120                    
     121                    $C$DW$4 .dwtag  DW_TAG_variable
     122                            .dwattr $C$DW$4, DW_AT_name("g_pui32Dii16Regs")
     123                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("g_pui32Dii16Regs")
     124                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$118)
     125                            .dwattr $C$DW$4, DW_AT_location[DW_OP_addr g_pui32Dii16Regs]
     126                            .dwattr $C$DW$4, DW_AT_decl_file("../driverlib/interrupt.c")
     127                            .dwattr $C$DW$4, DW_AT_decl_line(0x69)
     128                            .dwattr $C$DW$4, DW_AT_decl_column(0x17)
     129                    
     130 00000000                   .sect   ".const:g_pui32PendRegs"
     131                            .clink
     132                            .align  4
     133                            .elfsym g_pui32PendRegs,SYM_SIZE(20)
     134 00000000           g_pui32PendRegs:
     135 00000000 E000E200          .bits   -536813056,32                   ; g_pui32PendRegs[0] @ 0
     136 00000004 E000E204          .bits   -536813052,32                   ; g_pui32PendRegs[1] @ 32
     137 00000008 E000E208          .bits   -536813048,32                   ; g_pui32PendRegs[2] @ 64
     138 0000000c E000E20C          .bits   -536813044,32                   ; g_pui32PendRegs[3] @ 96
     139 00000010 E000E210          .bits   -536813040,32                   ; g_pui32PendRegs[4] @ 128
     140                    
     141                    $C$DW$5 .dwtag  DW_TAG_variable
     142                            .dwattr $C$DW$5, DW_AT_name("g_pui32PendRegs")
     143                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("g_pui32PendRegs")
     144                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$118)
     145                            .dwattr $C$DW$5, DW_AT_location[DW_OP_addr g_pui32PendRegs]
     146                            .dwattr $C$DW$5, DW_AT_decl_file("../driverlib/interrupt.c")
     147                            .dwattr $C$DW$5, DW_AT_decl_line(0x74)
     148                            .dwattr $C$DW$5, DW_AT_decl_column(0x17)
     149                    
     150 00000000                   .sect   ".const:g_pui32UnpendRegs"
     151                            .clink
     152                            .align  4
     153                            .elfsym g_pui32UnpendRegs,SYM_SIZE(20)
     154 00000000           g_pui32UnpendRegs:
     155 00000000 E000E280          .bits   -536812928,32                   ; g_pui32UnpendRegs[0] @ 0
     156 00000004 E000E284          .bits   -536812924,32                   ; g_pui32UnpendRegs[1] @ 32
     157 00000008 E000E288          .bits   -536812920,32                   ; g_pui32UnpendRegs[2] @ 64
     158 0000000c E000E28C          .bits   -536812916,32                   ; g_pui32UnpendRegs[3] @ 96
     159 00000010 E000E290          .bits   -536812912,32                   ; g_pui32UnpendRegs[4] @ 128
     160                    
     161                    $C$DW$6 .dwtag  DW_TAG_variable
     162                            .dwattr $C$DW$6, DW_AT_name("g_pui32UnpendRegs")
     163                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("g_pui32UnpendRegs")
     164                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$118)
     165                            .dwattr $C$DW$6, DW_AT_location[DW_OP_addr g_pui32UnpendRegs]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    4

     166                            .dwattr $C$DW$6, DW_AT_decl_file("../driverlib/interrupt.c")
     167                            .dwattr $C$DW$6, DW_AT_decl_line(0x80)
     168                            .dwattr $C$DW$6, DW_AT_decl_column(0x17)
     169                    
     170                            .global g_pfnRAMVectors
     171 00000000           g_pfnRAMVectors:        .usect  ".vtable",620,1024
     172                    $C$DW$7 .dwtag  DW_TAG_variable
     173                            .dwattr $C$DW$7, DW_AT_name("g_pfnRAMVectors")
     174                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("g_pfnRAMVectors")
     175                            .dwattr $C$DW$7, DW_AT_location[DW_OP_addr g_pfnRAMVectors]
     176                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$30)
     177                            .dwattr $C$DW$7, DW_AT_external
     178                            .dwattr $C$DW$7, DW_AT_decl_file("../driverlib/interrupt.c")
     179                            .dwattr $C$DW$7, DW_AT_decl_line(0xb6)
     180                            .dwattr $C$DW$7, DW_AT_decl_column(0x08)
     181                    
     182                    
     183                    $C$DW$8 .dwtag  DW_TAG_subprogram
     184                            .dwattr $C$DW$8, DW_AT_name("CPUcpsie")
     185                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("CPUcpsie")
     186                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$25)
     187                            .dwattr $C$DW$8, DW_AT_declaration
     188                            .dwattr $C$DW$8, DW_AT_external
     189                            .dwattr $C$DW$8, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/cpu.h")
     190                            .dwattr $C$DW$8, DW_AT_decl_line(0x3c)
     191                            .dwattr $C$DW$8, DW_AT_decl_column(0x11)
     192                            .dwendtag $C$DW$8
     193                    
     194                    
     195                    $C$DW$9 .dwtag  DW_TAG_subprogram
     196                            .dwattr $C$DW$9, DW_AT_name("CPUcpsid")
     197                            .dwattr $C$DW$9, DW_AT_TI_symbol_name("CPUcpsid")
     198                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$25)
     199                            .dwattr $C$DW$9, DW_AT_declaration
     200                            .dwattr $C$DW$9, DW_AT_external
     201                            .dwattr $C$DW$9, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/cpu.h")
     202                            .dwattr $C$DW$9, DW_AT_decl_line(0x3b)
     203                            .dwattr $C$DW$9, DW_AT_decl_column(0x11)
     204                            .dwendtag $C$DW$9
     205                    
     206                    
     207                    $C$DW$10        .dwtag  DW_TAG_subprogram
     208                            .dwattr $C$DW$10, DW_AT_name("CPUbasepriSet")
     209                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("CPUbasepriSet")
     210                            .dwattr $C$DW$10, DW_AT_declaration
     211                            .dwattr $C$DW$10, DW_AT_external
     212                            .dwattr $C$DW$10, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/cpu.h")
     213                            .dwattr $C$DW$10, DW_AT_decl_line(0x40)
     214                            .dwattr $C$DW$10, DW_AT_decl_column(0x0d)
     215                    $C$DW$11        .dwtag  DW_TAG_formal_parameter
     216                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$25)
     217                    
     218                            .dwendtag $C$DW$10
     219                    
     220                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    5

     221                    $C$DW$12        .dwtag  DW_TAG_subprogram
     222                            .dwattr $C$DW$12, DW_AT_name("CPUbasepriGet")
     223                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("CPUbasepriGet")
     224                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$25)
     225                            .dwattr $C$DW$12, DW_AT_declaration
     226                            .dwattr $C$DW$12, DW_AT_external
     227                            .dwattr $C$DW$12, DW_AT_decl_file("/home/pola/workspace_v8/Microwave/driverlib/cpu.h")
     228                            .dwattr $C$DW$12, DW_AT_decl_line(0x3f)
     229                            .dwattr $C$DW$12, DW_AT_decl_column(0x11)
     230                            .dwendtag $C$DW$12
     231                    
     232                    ;       /home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/bin/armacpia -@/tmp/TI3QgwsXIlZ 
     233 00000000                   .sect   ".text"
     234                            .clink
     235                            .thumbfunc _IntDefaultHandler
     236 00000000                   .thumb
     237                    
     238                    $C$DW$13        .dwtag  DW_TAG_subprogram
     239                            .dwattr $C$DW$13, DW_AT_name("_IntDefaultHandler")
     240                            .dwattr $C$DW$13, DW_AT_low_pc(_IntDefaultHandler)
     241                            .dwattr $C$DW$13, DW_AT_high_pc(0x00)
     242                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("_IntDefaultHandler")
     243                            .dwattr $C$DW$13, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     244                            .dwattr $C$DW$13, DW_AT_TI_begin_line(0x93)
     245                            .dwattr $C$DW$13, DW_AT_TI_begin_column(0x01)
     246                            .dwattr $C$DW$13, DW_AT_decl_file("../driverlib/interrupt.c")
     247                            .dwattr $C$DW$13, DW_AT_decl_line(0x93)
     248                            .dwattr $C$DW$13, DW_AT_decl_column(0x01)
     249                            .dwattr $C$DW$13, DW_AT_TI_max_frame_size(0x00)
     250                            .dwpsn  file "../driverlib/interrupt.c",line 148,column 1,is_stmt,address _IntDefaultHandler,i
     251                    
     252                            .dwfde $C$DW$CIE, _IntDefaultHandler
     253                    ;----------------------------------------------------------------------
     254                    ; 147 | _IntDefaultHandler(void)                                               
     255                    ; 149 | //                                                                     
     256                    ; 150 | // Go into an infinite loop.                                           
     257                    ; 151 | //                                                                     
     258                    ;----------------------------------------------------------------------
     259                    
     260                    ;*****************************************************************************
     261                    ;* FUNCTION NAME: _IntDefaultHandler                                         *
     262                    ;*                                                                           *
     263                    ;*   Regs Modified     :                                                     *
     264                    ;*   Regs Used         : LR                                                  *
     265                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
     266                    ;*****************************************************************************
     267 00000000           _IntDefaultHandler:
     268                    ;* --------------------------------------------------------------------------*
     269                            .dwcfi  cfa_offset, 0
     270                            .dwpsn  file "../driverlib/interrupt.c",line 152,column 11,is_stmt,isa 1
     271                    ;----------------------------------------------------------------------
     272                    ; 152 | while(1)                                                               
     273                    ;----------------------------------------------------------------------
     274                    ;* --------------------------------------------------------------------------*
     275                    ;*   BEGIN LOOP ||$C$L1||
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    6

     276                    ;*
     277                    ;*   Loop source line                : 152
     278                    ;*   Loop closing brace source line  : 154
     279                    ;*   Known Minimum Trip Count        : 1
     280                    ;*   Known Maximum Trip Count        : 4294967295
     281                    ;*   Known Max Trip Count Factor     : 1
     282                    ;* --------------------------------------------------------------------------*
     283 00000000           ||$C$L1||:    
     284 00000000 E7FE              B         ||$C$L1||             ; [DPU_V7M3_PIPE] |152|  ; [ORIG 16-BIT INS]
     285                            ; BRANCH OCCURS {||$C$L1||}      ; [] |152| 
     286                    ;* --------------------------------------------------------------------------*
     287                            .dwattr $C$DW$13, DW_AT_TI_end_file("../driverlib/interrupt.c")
     288                            .dwattr $C$DW$13, DW_AT_TI_end_line(0x9b)
     289                            .dwattr $C$DW$13, DW_AT_TI_end_column(0x01)
     290                            .dwendentry
     291                            .dwendtag $C$DW$13
     292                    
     293 00000002                   .sect   ".text"
     294                            .clink
     295                            .thumbfunc IntMasterEnable
     296 00000002                   .thumb
     297                            .global IntMasterEnable
     298                    
     299                    $C$DW$14        .dwtag  DW_TAG_subprogram
     300                            .dwattr $C$DW$14, DW_AT_name("IntMasterEnable")
     301                            .dwattr $C$DW$14, DW_AT_low_pc(IntMasterEnable)
     302                            .dwattr $C$DW$14, DW_AT_high_pc(0x00)
     303                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("IntMasterEnable")
     304                            .dwattr $C$DW$14, DW_AT_external
     305                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$154)
     306                            .dwattr $C$DW$14, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     307                            .dwattr $C$DW$14, DW_AT_TI_begin_line(0xd3)
     308                            .dwattr $C$DW$14, DW_AT_TI_begin_column(0x01)
     309                            .dwattr $C$DW$14, DW_AT_decl_file("../driverlib/interrupt.c")
     310                            .dwattr $C$DW$14, DW_AT_decl_line(0xd3)
     311                            .dwattr $C$DW$14, DW_AT_decl_column(0x01)
     312                            .dwattr $C$DW$14, DW_AT_TI_max_frame_size(0x08)
     313                            .dwpsn  file "../driverlib/interrupt.c",line 212,column 1,is_stmt,address IntMasterEnable,isa 
     314                    
     315                            .dwfde $C$DW$CIE, IntMasterEnable
     316                    ;----------------------------------------------------------------------
     317                    ; 211 | IntMasterEnable(void)                                                  
     318                    ; 213 | //                                                                     
     319                    ; 214 | // Enable processor interrupts.                                        
     320                    ; 215 | //                                                                     
     321                    ;----------------------------------------------------------------------
     322                    
     323                    ;*****************************************************************************
     324                    ;* FUNCTION NAME: IntMasterEnable                                            *
     325                    ;*                                                                           *
     326                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     327                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     328                    ;*                           FPEXC,FPSCR                                     *
     329                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     330                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    7

     331                    ;*                           FPEXC,FPSCR                                     *
     332                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
     333                    ;*****************************************************************************
     334 00000002           IntMasterEnable:
     335                    ;* --------------------------------------------------------------------------*
     336                            .dwcfi  cfa_offset, 0
     337 00000002 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     338                            .dwcfi  cfa_offset, 8
     339                            .dwcfi  save_reg_to_mem, 14, -4
     340                            .dwcfi  save_reg_to_mem, 3, -8
     341                            .dwpsn  file "../driverlib/interrupt.c",line 216,column 5,is_stmt,isa 1
     342                    ;----------------------------------------------------------------------
     343                    ; 216 | return(CPUcpsie());                                                    
     344                    ;----------------------------------------------------------------------
     345                    $C$DW$15        .dwtag  DW_TAG_TI_branch
     346                            .dwattr $C$DW$15, DW_AT_low_pc(0x00)
     347                            .dwattr $C$DW$15, DW_AT_name("CPUcpsie")
     348                            .dwattr $C$DW$15, DW_AT_TI_call
     349                    
     350 00000004 FFFEF7FF!         BL        CPUcpsie              ; [DPU_V7M3_PIPE] |216|  ; [KEEP 32-BIT INS]
     351                            ; CALL OCCURS {CPUcpsie }        ; [] |216| 
     352 00000008 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
     353 0000000a B100              CBZ       A1, ||$C$L2||         ; []  ; [ORIG 16-BIT INS]
     354                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |216| 
     355                    ;* --------------------------------------------------------------------------*
     356 0000000c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
     357                    ;* --------------------------------------------------------------------------*
     358 0000000e           ||$C$L2||:    
     359 0000000e 4608              MOV       A1, A2                ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
     360                            .dwpsn  file "../driverlib/interrupt.c",line 217,column 1,is_stmt,isa 1
     361                    $C$DW$16        .dwtag  DW_TAG_TI_branch
     362                            .dwattr $C$DW$16, DW_AT_low_pc(0x00)
     363                            .dwattr $C$DW$16, DW_AT_TI_return
     364                    
     365 00000010 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     366                            .dwcfi  cfa_offset, 0
     367                            .dwcfi  restore_reg, 3
     368                            ; BRANCH OCCURS                  ; [] 
     369                            .dwattr $C$DW$14, DW_AT_TI_end_file("../driverlib/interrupt.c")
     370                            .dwattr $C$DW$14, DW_AT_TI_end_line(0xd9)
     371                            .dwattr $C$DW$14, DW_AT_TI_end_column(0x01)
     372                            .dwendentry
     373                            .dwendtag $C$DW$14
     374                    
     375 00000012                   .sect   ".text"
     376                            .clink
     377                            .thumbfunc IntMasterDisable
     378 00000012                   .thumb
     379                            .global IntMasterDisable
     380                    
     381                    $C$DW$17        .dwtag  DW_TAG_subprogram
     382                            .dwattr $C$DW$17, DW_AT_name("IntMasterDisable")
     383                            .dwattr $C$DW$17, DW_AT_low_pc(IntMasterDisable)
     384                            .dwattr $C$DW$17, DW_AT_high_pc(0x00)
     385                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("IntMasterDisable")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    8

     386                            .dwattr $C$DW$17, DW_AT_external
     387                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$154)
     388                            .dwattr $C$DW$17, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     389                            .dwattr $C$DW$17, DW_AT_TI_begin_line(0xf9)
     390                            .dwattr $C$DW$17, DW_AT_TI_begin_column(0x01)
     391                            .dwattr $C$DW$17, DW_AT_decl_file("../driverlib/interrupt.c")
     392                            .dwattr $C$DW$17, DW_AT_decl_line(0xf9)
     393                            .dwattr $C$DW$17, DW_AT_decl_column(0x01)
     394                            .dwattr $C$DW$17, DW_AT_TI_max_frame_size(0x08)
     395                            .dwpsn  file "../driverlib/interrupt.c",line 250,column 1,is_stmt,address IntMasterDisable,isa
     396                    
     397                            .dwfde $C$DW$CIE, IntMasterDisable
     398                    ;----------------------------------------------------------------------
     399                    ; 249 | IntMasterDisable(void)                                                 
     400                    ; 251 | //                                                                     
     401                    ; 252 | // Disable processor interrupts.                                       
     402                    ; 253 | //                                                                     
     403                    ;----------------------------------------------------------------------
     404                    
     405                    ;*****************************************************************************
     406                    ;* FUNCTION NAME: IntMasterDisable                                           *
     407                    ;*                                                                           *
     408                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     409                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     410                    ;*                           FPEXC,FPSCR                                     *
     411                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
     412                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
     413                    ;*                           FPEXC,FPSCR                                     *
     414                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
     415                    ;*****************************************************************************
     416 00000012           IntMasterDisable:
     417                    ;* --------------------------------------------------------------------------*
     418                            .dwcfi  cfa_offset, 0
     419 00000012 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     420                            .dwcfi  cfa_offset, 8
     421                            .dwcfi  save_reg_to_mem, 14, -4
     422                            .dwcfi  save_reg_to_mem, 3, -8
     423                            .dwpsn  file "../driverlib/interrupt.c",line 254,column 5,is_stmt,isa 1
     424                    ;----------------------------------------------------------------------
     425                    ; 254 | return(CPUcpsid());                                                    
     426                    ;----------------------------------------------------------------------
     427                    $C$DW$18        .dwtag  DW_TAG_TI_branch
     428                            .dwattr $C$DW$18, DW_AT_low_pc(0x00)
     429                            .dwattr $C$DW$18, DW_AT_name("CPUcpsid")
     430                            .dwattr $C$DW$18, DW_AT_TI_call
     431                    
     432 00000014 FFFEF7FF!         BL        CPUcpsid              ; [DPU_V7M3_PIPE] |254|  ; [KEEP 32-BIT INS]
     433                            ; CALL OCCURS {CPUcpsid }        ; [] |254| 
     434 00000018 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     435 0000001a B100              CBZ       A1, ||$C$L3||         ; []  ; [ORIG 16-BIT INS]
     436                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |254| 
     437                    ;* --------------------------------------------------------------------------*
     438 0000001c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     439                    ;* --------------------------------------------------------------------------*
     440 0000001e           ||$C$L3||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE    9

     441 0000001e 4608              MOV       A1, A2                ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
     442                            .dwpsn  file "../driverlib/interrupt.c",line 255,column 1,is_stmt,isa 1
     443                    $C$DW$19        .dwtag  DW_TAG_TI_branch
     444                            .dwattr $C$DW$19, DW_AT_low_pc(0x00)
     445                            .dwattr $C$DW$19, DW_AT_TI_return
     446                    
     447 00000020 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     448                            .dwcfi  cfa_offset, 0
     449                            .dwcfi  restore_reg, 3
     450                            ; BRANCH OCCURS                  ; [] 
     451                            .dwattr $C$DW$17, DW_AT_TI_end_file("../driverlib/interrupt.c")
     452                            .dwattr $C$DW$17, DW_AT_TI_end_line(0xff)
     453                            .dwattr $C$DW$17, DW_AT_TI_end_column(0x01)
     454                            .dwendentry
     455                            .dwendtag $C$DW$17
     456                    
     457 00000022                   .sect   ".text"
     458                            .clink
     459                            .thumbfunc IntRegister
     460 00000022                   .thumb
     461                            .global IntRegister
     462                    
     463                    $C$DW$20        .dwtag  DW_TAG_subprogram
     464                            .dwattr $C$DW$20, DW_AT_name("IntRegister")
     465                            .dwattr $C$DW$20, DW_AT_low_pc(IntRegister)
     466                            .dwattr $C$DW$20, DW_AT_high_pc(0x00)
     467                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("IntRegister")
     468                            .dwattr $C$DW$20, DW_AT_external
     469                            .dwattr $C$DW$20, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     470                            .dwattr $C$DW$20, DW_AT_TI_begin_line(0x135)
     471                            .dwattr $C$DW$20, DW_AT_TI_begin_column(0x01)
     472                            .dwattr $C$DW$20, DW_AT_decl_file("../driverlib/interrupt.c")
     473                            .dwattr $C$DW$20, DW_AT_decl_line(0x135)
     474                            .dwattr $C$DW$20, DW_AT_decl_column(0x01)
     475                            .dwattr $C$DW$20, DW_AT_TI_max_frame_size(0x10)
     476                            .dwpsn  file "../driverlib/interrupt.c",line 310,column 1,is_stmt,address IntRegister,isa 1
     477                    
     478                            .dwfde $C$DW$CIE, IntRegister
     479                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     480                            .dwattr $C$DW$21, DW_AT_name("ui32Interrupt")
     481                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("ui32Interrupt")
     482                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$25)
     483                            .dwattr $C$DW$21, DW_AT_location[DW_OP_reg0]
     484                    
     485                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     486                            .dwattr $C$DW$22, DW_AT_name("pfnHandler")
     487                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("pfnHandler")
     488                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$29)
     489                            .dwattr $C$DW$22, DW_AT_location[DW_OP_reg1]
     490                    
     491                    ;----------------------------------------------------------------------
     492                    ; 309 | IntRegister(uint32_t ui32Interrupt, void (*pfnHandler)(void))          
     493                    ;----------------------------------------------------------------------
     494                    
     495                    ;*****************************************************************************
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   10

     496                    ;* FUNCTION NAME: IntRegister                                                *
     497                    ;*                                                                           *
     498                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
     499                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
     500                    ;*   Local Frame Size  : 0 Args + 16 Auto + 0 Save = 16 byte                 *
     501                    ;*****************************************************************************
     502 00000022           IntRegister:
     503                    ;* --------------------------------------------------------------------------*
     504                            .dwcfi  cfa_offset, 0
     505 00000022 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     506                            .dwcfi  cfa_offset, 16
     507                    $C$DW$23        .dwtag  DW_TAG_variable
     508                            .dwattr $C$DW$23, DW_AT_name("ui32Interrupt")
     509                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("ui32Interrupt")
     510                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$25)
     511                            .dwattr $C$DW$23, DW_AT_location[DW_OP_breg13 0]
     512                    
     513                    $C$DW$24        .dwtag  DW_TAG_variable
     514                            .dwattr $C$DW$24, DW_AT_name("pfnHandler")
     515                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("pfnHandler")
     516                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$29)
     517                            .dwattr $C$DW$24, DW_AT_location[DW_OP_breg13 4]
     518                    
     519                    $C$DW$25        .dwtag  DW_TAG_variable
     520                            .dwattr $C$DW$25, DW_AT_name("ui32Idx")
     521                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("ui32Idx")
     522                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$25)
     523                            .dwattr $C$DW$25, DW_AT_location[DW_OP_breg13 8]
     524                    
     525                    $C$DW$26        .dwtag  DW_TAG_variable
     526                            .dwattr $C$DW$26, DW_AT_name("ui32Value")
     527                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("ui32Value")
     528                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$25)
     529                            .dwattr $C$DW$26, DW_AT_location[DW_OP_breg13 12]
     530                    
     531                    ;----------------------------------------------------------------------
     532                    ; 311 | uint32_t ui32Idx, ui32Value;                                           
     533                    ; 313 | //                                                                     
     534                    ; 314 | // Check the arguments.                                                
     535                    ; 315 | //                                                                     
     536                    ; 316 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
     537                    ; 318 | //                                                                     
     538                    ; 319 | // Make sure that the RAM vector table is correctly aligned.           
     539                    ; 320 | //                                                                     
     540                    ; 321 | ASSERT(((uint32_t)g_pfnRAMVectors & 0x000003ff) == 0);                 
     541                    ; 323 | //                                                                     
     542                    ; 324 | // See if the RAM vector table has been initialized.                   
     543                    ; 325 | //                                                                     
     544                    ;----------------------------------------------------------------------
     545 00000026 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |310|  ; [ORIG 16-BIT INS]
     546 00000028 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |310|  ; [ORIG 16-BIT INS]
     547                            .dwpsn  file "../driverlib/interrupt.c",line 326,column 5,is_stmt,isa 1
     548                    ;----------------------------------------------------------------------
     549                    ; 326 | if(HWREG(NVIC_VTABLE) != (uint32_t)g_pfnRAMVectors)                    
     550                    ; 328 |     //                                                                 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   11

     551                    ; 329 |     // Copy the vector table from the beginning of FLASH to the RAM vec
     552                    ;     | tor                                                                    
     553                    ; 330 |     // table.                                                          
     554                    ; 331 |     //                                                                 
     555                    ;----------------------------------------------------------------------
     556 0000002a 48A1              LDR       A1, $C$CON1           ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     557 0000002c 49A1              LDR       A2, $C$CON2           ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     558 0000002e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     559 00000030 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     560 00000032 D018              BEQ       ||$C$L6||             ; [DPU_V7M3_PIPE] |326|  ; [ORIG 16-BIT INS]
     561                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |326| 
     562                    ;* --------------------------------------------------------------------------*
     563                            .dwpsn  file "../driverlib/interrupt.c",line 332,column 9,is_stmt,isa 1
     564                    ;----------------------------------------------------------------------
     565                    ; 332 | ui32Value = HWREG(NVIC_VTABLE);                                        
     566                    ;----------------------------------------------------------------------
     567 00000034 489E              LDR       A1, $C$CON1           ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     568 00000036 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     569 00000038 9003              STR       A1, [SP, #12]         ; [DPU_V7M3_PIPE] |332|  ; [ORIG 16-BIT INS]
     570                            .dwpsn  file "../driverlib/interrupt.c",line 333,column 13,is_stmt,isa 1
     571                    ;----------------------------------------------------------------------
     572                    ; 333 | for(ui32Idx = 0; ui32Idx < NUM_INTERRUPTS; ui32Idx++)                  
     573                    ;----------------------------------------------------------------------
     574 0000003a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     575 0000003c 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     576                            .dwpsn  file "../driverlib/interrupt.c",line 333,column 26,is_stmt,isa 1
     577 0000003e 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     578 00000040 289B              CMP       A1, #155              ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     579 00000042 D20D              BCS       ||$C$L5||             ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     580                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |333| 
     581                    ;* --------------------------------------------------------------------------*
     582                    ;*   BEGIN LOOP ||$C$L4||
     583                    ;*
     584                    ;*   Loop source line                : 333
     585                    ;*   Loop closing brace source line  : 337
     586                    ;*   Known Minimum Trip Count        : 1
     587                    ;*   Known Maximum Trip Count        : 4294967295
     588                    ;*   Known Max Trip Count Factor     : 1
     589                    ;* --------------------------------------------------------------------------*
     590 00000044           ||$C$L4||:    
     591                            .dwpsn  file "../driverlib/interrupt.c",line 335,column 13,is_stmt,isa 1
     592                    ;----------------------------------------------------------------------
     593                    ; 335 | g_pfnRAMVectors[ui32Idx] = (void (*)(void))HWREG((ui32Idx * 4) +       
     594                    ; 336 |                                                  ui32Value);           
     595                    ; 339 | //                                                                     
     596                    ; 340 | // Point the NVIC at the RAM vector table.                             
     597                    ; 341 | //                                                                     
     598                    ;----------------------------------------------------------------------
     599 00000044 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     600 00000046 9903              LDR       A2, [SP, #12]         ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     601 00000048 9A02              LDR       A3, [SP, #8]          ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     602 0000004a 4B9A              LDR       A4, $C$CON2           ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
     603 0000004c 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     604 00000050 0022F843          STR       A1, [A4, +A3, LSL #2] ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
     605                            .dwpsn  file "../driverlib/interrupt.c",line 333,column 52,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   12

     606 00000054 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     607 00000056 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     608 00000058 9002              STR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     609                            .dwpsn  file "../driverlib/interrupt.c",line 333,column 26,is_stmt,isa 1
     610 0000005a 9802              LDR       A1, [SP, #8]          ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     611 0000005c 289B              CMP       A1, #155              ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     612 0000005e D3F1              BCC       ||$C$L4||             ; [DPU_V7M3_PIPE] |333|  ; [ORIG 16-BIT INS]
     613                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |333| 
     614                    ;* --------------------------------------------------------------------------*
     615 00000060           ||$C$L5||:    
     616                            .dwpsn  file "../driverlib/interrupt.c",line 342,column 9,is_stmt,isa 1
     617                    ;----------------------------------------------------------------------
     618                    ; 342 | HWREG(NVIC_VTABLE) = (uint32_t)g_pfnRAMVectors;                        
     619                    ; 345 | //                                                                     
     620                    ; 346 | // Save the interrupt handler.                                         
     621                    ; 347 | //                                                                     
     622                    ;----------------------------------------------------------------------
     623 00000060 4894              LDR       A1, $C$CON2           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
     624 00000062 4993              LDR       A2, $C$CON1           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
     625 00000064 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
     626                    ;* --------------------------------------------------------------------------*
     627 00000066           ||$C$L6||:    
     628                            .dwpsn  file "../driverlib/interrupt.c",line 348,column 5,is_stmt,isa 1
     629                    ;----------------------------------------------------------------------
     630                    ; 348 | g_pfnRAMVectors[ui32Interrupt] = pfnHandler;                           
     631                    ;----------------------------------------------------------------------
     632 00000066 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
     633 00000068 4A92              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
     634 0000006a 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
     635 0000006c 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
     636                            .dwpsn  file "../driverlib/interrupt.c",line 349,column 1,is_stmt,isa 1
     637 00000070 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     638                            .dwcfi  cfa_offset, 0
     639                    $C$DW$27        .dwtag  DW_TAG_TI_branch
     640                            .dwattr $C$DW$27, DW_AT_low_pc(0x00)
     641                            .dwattr $C$DW$27, DW_AT_TI_return
     642                    
     643 00000072 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     644                            ; BRANCH OCCURS                  ; [] 
     645                            .dwattr $C$DW$20, DW_AT_TI_end_file("../driverlib/interrupt.c")
     646                            .dwattr $C$DW$20, DW_AT_TI_end_line(0x15d)
     647                            .dwattr $C$DW$20, DW_AT_TI_end_column(0x01)
     648                            .dwendentry
     649                            .dwendtag $C$DW$20
     650                    
     651 00000074                   .sect   ".text"
     652                            .clink
     653                            .thumbfunc IntUnregister
     654 00000074                   .thumb
     655                            .global IntUnregister
     656                    
     657                    $C$DW$28        .dwtag  DW_TAG_subprogram
     658                            .dwattr $C$DW$28, DW_AT_name("IntUnregister")
     659                            .dwattr $C$DW$28, DW_AT_low_pc(IntUnregister)
     660                            .dwattr $C$DW$28, DW_AT_high_pc(0x00)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   13

     661                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("IntUnregister")
     662                            .dwattr $C$DW$28, DW_AT_external
     663                            .dwattr $C$DW$28, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     664                            .dwattr $C$DW$28, DW_AT_TI_begin_line(0x17d)
     665                            .dwattr $C$DW$28, DW_AT_TI_begin_column(0x01)
     666                            .dwattr $C$DW$28, DW_AT_decl_file("../driverlib/interrupt.c")
     667                            .dwattr $C$DW$28, DW_AT_decl_line(0x17d)
     668                            .dwattr $C$DW$28, DW_AT_decl_column(0x01)
     669                            .dwattr $C$DW$28, DW_AT_TI_max_frame_size(0x08)
     670                            .dwpsn  file "../driverlib/interrupt.c",line 382,column 1,is_stmt,address IntUnregister,isa 1
     671                    
     672                            .dwfde $C$DW$CIE, IntUnregister
     673                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     674                            .dwattr $C$DW$29, DW_AT_name("ui32Interrupt")
     675                            .dwattr $C$DW$29, DW_AT_TI_symbol_name("ui32Interrupt")
     676                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$25)
     677                            .dwattr $C$DW$29, DW_AT_location[DW_OP_reg0]
     678                    
     679                    ;----------------------------------------------------------------------
     680                    ; 381 | IntUnregister(uint32_t ui32Interrupt)                                  
     681                    ;----------------------------------------------------------------------
     682                    
     683                    ;*****************************************************************************
     684                    ;* FUNCTION NAME: IntUnregister                                              *
     685                    ;*                                                                           *
     686                    ;*   Regs Modified     : A1,A2,A3,SP                                         *
     687                    ;*   Regs Used         : A1,A2,A3,SP,LR                                      *
     688                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     689                    ;*****************************************************************************
     690 00000074           IntUnregister:
     691                    ;* --------------------------------------------------------------------------*
     692                            .dwcfi  cfa_offset, 0
     693 00000074 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     694                            .dwcfi  cfa_offset, 8
     695                    $C$DW$30        .dwtag  DW_TAG_variable
     696                            .dwattr $C$DW$30, DW_AT_name("ui32Interrupt")
     697                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("ui32Interrupt")
     698                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$25)
     699                            .dwattr $C$DW$30, DW_AT_location[DW_OP_breg13 0]
     700                    
     701                    ;----------------------------------------------------------------------
     702                    ; 383 | //                                                                     
     703                    ; 384 | // Check the arguments.                                                
     704                    ; 385 | //                                                                     
     705                    ; 386 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
     706                    ; 388 | //                                                                     
     707                    ; 389 | // Reset the interrupt handler.                                        
     708                    ; 390 | //                                                                     
     709                    ;----------------------------------------------------------------------
     710 00000078 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |382|  ; [ORIG 16-BIT INS]
     711                            .dwpsn  file "../driverlib/interrupt.c",line 391,column 5,is_stmt,isa 1
     712                    ;----------------------------------------------------------------------
     713                    ; 391 | g_pfnRAMVectors[ui32Interrupt] = _IntDefaultHandler;                   
     714                    ;----------------------------------------------------------------------
     715 0000007a 4A8E              LDR       A3, $C$CON2           ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   14

     716 0000007c 49A6              LDR       A2, $C$CON3           ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
     717 0000007e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |391|  ; [ORIG 16-BIT INS]
     718 00000080 1020F842          STR       A2, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |391|  ; [KEEP 32-BIT INS]
     719                            .dwpsn  file "../driverlib/interrupt.c",line 392,column 1,is_stmt,isa 1
     720 00000084 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     721                            .dwcfi  cfa_offset, 0
     722                    $C$DW$31        .dwtag  DW_TAG_TI_branch
     723                            .dwattr $C$DW$31, DW_AT_low_pc(0x00)
     724                            .dwattr $C$DW$31, DW_AT_TI_return
     725                    
     726 00000086 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     727                            ; BRANCH OCCURS                  ; [] 
     728                            .dwattr $C$DW$28, DW_AT_TI_end_file("../driverlib/interrupt.c")
     729                            .dwattr $C$DW$28, DW_AT_TI_end_line(0x188)
     730                            .dwattr $C$DW$28, DW_AT_TI_end_column(0x01)
     731                            .dwendentry
     732                            .dwendtag $C$DW$28
     733                    
     734 00000088                   .sect   ".text"
     735                            .clink
     736                            .thumbfunc IntPriorityGroupingSet
     737 00000088                   .thumb
     738                            .global IntPriorityGroupingSet
     739                    
     740                    $C$DW$32        .dwtag  DW_TAG_subprogram
     741                            .dwattr $C$DW$32, DW_AT_name("IntPriorityGroupingSet")
     742                            .dwattr $C$DW$32, DW_AT_low_pc(IntPriorityGroupingSet)
     743                            .dwattr $C$DW$32, DW_AT_high_pc(0x00)
     744                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("IntPriorityGroupingSet")
     745                            .dwattr $C$DW$32, DW_AT_external
     746                            .dwattr $C$DW$32, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     747                            .dwattr $C$DW$32, DW_AT_TI_begin_line(0x1a5)
     748                            .dwattr $C$DW$32, DW_AT_TI_begin_column(0x01)
     749                            .dwattr $C$DW$32, DW_AT_decl_file("../driverlib/interrupt.c")
     750                            .dwattr $C$DW$32, DW_AT_decl_line(0x1a5)
     751                            .dwattr $C$DW$32, DW_AT_decl_column(0x01)
     752                            .dwattr $C$DW$32, DW_AT_TI_max_frame_size(0x08)
     753                            .dwpsn  file "../driverlib/interrupt.c",line 422,column 1,is_stmt,address IntPriorityGroupingS
     754                    
     755                            .dwfde $C$DW$CIE, IntPriorityGroupingSet
     756                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     757                            .dwattr $C$DW$33, DW_AT_name("ui32Bits")
     758                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("ui32Bits")
     759                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$25)
     760                            .dwattr $C$DW$33, DW_AT_location[DW_OP_reg0]
     761                    
     762                    ;----------------------------------------------------------------------
     763                    ; 421 | IntPriorityGroupingSet(uint32_t ui32Bits)                              
     764                    ;----------------------------------------------------------------------
     765                    
     766                    ;*****************************************************************************
     767                    ;* FUNCTION NAME: IntPriorityGroupingSet                                     *
     768                    ;*                                                                           *
     769                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     770                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   15

     771                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
     772                    ;*****************************************************************************
     773 00000088           IntPriorityGroupingSet:
     774                    ;* --------------------------------------------------------------------------*
     775                            .dwcfi  cfa_offset, 0
     776 00000088 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     777                            .dwcfi  cfa_offset, 8
     778                    $C$DW$34        .dwtag  DW_TAG_variable
     779                            .dwattr $C$DW$34, DW_AT_name("ui32Bits")
     780                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("ui32Bits")
     781                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$25)
     782                            .dwattr $C$DW$34, DW_AT_location[DW_OP_breg13 0]
     783                    
     784                    ;----------------------------------------------------------------------
     785                    ; 423 | //                                                                     
     786                    ; 424 | // Check the arguments.                                                
     787                    ; 425 | //                                                                     
     788                    ; 426 | ASSERT(ui32Bits < NUM_PRIORITY);                                       
     789                    ; 428 | //                                                                     
     790                    ; 429 | // Set the priority grouping.                                          
     791                    ; 430 | //                                                                     
     792                    ;----------------------------------------------------------------------
     793 0000008c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |422|  ; [ORIG 16-BIT INS]
     794                            .dwpsn  file "../driverlib/interrupt.c",line 431,column 5,is_stmt,isa 1
     795                    ;----------------------------------------------------------------------
     796                    ; 431 | HWREG(NVIC_APINT) = NVIC_APINT_VECTKEY | g_pui32Priority[ui32Bits];    
     797                    ;----------------------------------------------------------------------
     798 0000008e 4AA5              LDR       A3, $C$CON6           ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     799 00000090 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     800 00000092 48A3              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     801 00000094 2021F852          LDR       A3, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
     802 00000098 49A0              LDR       A2, $C$CON4           ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     803 0000009a 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     804 0000009c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
     805                            .dwpsn  file "../driverlib/interrupt.c",line 432,column 1,is_stmt,isa 1
     806 0000009e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     807                            .dwcfi  cfa_offset, 0
     808                    $C$DW$35        .dwtag  DW_TAG_TI_branch
     809                            .dwattr $C$DW$35, DW_AT_low_pc(0x00)
     810                            .dwattr $C$DW$35, DW_AT_TI_return
     811                    
     812 000000a0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     813                            ; BRANCH OCCURS                  ; [] 
     814                            .dwattr $C$DW$32, DW_AT_TI_end_file("../driverlib/interrupt.c")
     815                            .dwattr $C$DW$32, DW_AT_TI_end_line(0x1b0)
     816                            .dwattr $C$DW$32, DW_AT_TI_end_column(0x01)
     817                            .dwendentry
     818                            .dwendtag $C$DW$32
     819                    
     820 000000a2                   .sect   ".text"
     821                            .clink
     822                            .thumbfunc IntPriorityGroupingGet
     823 000000a2                   .thumb
     824                            .global IntPriorityGroupingGet
     825                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   16

     826                    $C$DW$36        .dwtag  DW_TAG_subprogram
     827                            .dwattr $C$DW$36, DW_AT_name("IntPriorityGroupingGet")
     828                            .dwattr $C$DW$36, DW_AT_low_pc(IntPriorityGroupingGet)
     829                            .dwattr $C$DW$36, DW_AT_high_pc(0x00)
     830                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("IntPriorityGroupingGet")
     831                            .dwattr $C$DW$36, DW_AT_external
     832                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$25)
     833                            .dwattr $C$DW$36, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     834                            .dwattr $C$DW$36, DW_AT_TI_begin_line(0x1c7)
     835                            .dwattr $C$DW$36, DW_AT_TI_begin_column(0x01)
     836                            .dwattr $C$DW$36, DW_AT_decl_file("../driverlib/interrupt.c")
     837                            .dwattr $C$DW$36, DW_AT_decl_line(0x1c7)
     838                            .dwattr $C$DW$36, DW_AT_decl_column(0x01)
     839                            .dwattr $C$DW$36, DW_AT_TI_max_frame_size(0x08)
     840                            .dwpsn  file "../driverlib/interrupt.c",line 456,column 1,is_stmt,address IntPriorityGroupingG
     841                    
     842                            .dwfde $C$DW$CIE, IntPriorityGroupingGet
     843                    ;----------------------------------------------------------------------
     844                    ; 455 | IntPriorityGroupingGet(void)                                           
     845                    ; 457 | uint32_t ui32Loop, ui32Value;                                          
     846                    ; 459 | //                                                                     
     847                    ; 460 | // Read the priority grouping.                                         
     848                    ; 461 | //                                                                     
     849                    ;----------------------------------------------------------------------
     850                    
     851                    ;*****************************************************************************
     852                    ;* FUNCTION NAME: IntPriorityGroupingGet                                     *
     853                    ;*                                                                           *
     854                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
     855                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
     856                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
     857                    ;*****************************************************************************
     858 000000a2           IntPriorityGroupingGet:
     859                    ;* --------------------------------------------------------------------------*
     860                            .dwcfi  cfa_offset, 0
     861 000000a2 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
     862                            .dwcfi  cfa_offset, 8
     863                    $C$DW$37        .dwtag  DW_TAG_variable
     864                            .dwattr $C$DW$37, DW_AT_name("ui32Loop")
     865                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("ui32Loop")
     866                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$25)
     867                            .dwattr $C$DW$37, DW_AT_location[DW_OP_breg13 0]
     868                    
     869                    $C$DW$38        .dwtag  DW_TAG_variable
     870                            .dwattr $C$DW$38, DW_AT_name("ui32Value")
     871                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("ui32Value")
     872                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$25)
     873                            .dwattr $C$DW$38, DW_AT_location[DW_OP_breg13 4]
     874                    
     875                            .dwpsn  file "../driverlib/interrupt.c",line 462,column 5,is_stmt,isa 1
     876                    ;----------------------------------------------------------------------
     877                    ; 462 | ui32Value = HWREG(NVIC_APINT) & NVIC_APINT_PRIGROUP_M;                 
     878                    ; 464 | //                                                                     
     879                    ; 465 | // Loop through the priority grouping values.                          
     880                    ; 466 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   17

     881                    ;----------------------------------------------------------------------
     882 000000a6 489D              LDR       A1, $C$CON4           ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
     883 000000a8 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
     884 000000aa 60E0F400          AND       A1, A1, #1792         ; [DPU_V7M3_PIPE] |462|  ; [KEEP 32-BIT INS]
     885 000000ae 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
     886                            .dwpsn  file "../driverlib/interrupt.c",line 467,column 9,is_stmt,isa 1
     887                    ;----------------------------------------------------------------------
     888                    ; 467 | for(ui32Loop = 0; ui32Loop < NUM_PRIORITY; ui32Loop++)                 
     889                    ;----------------------------------------------------------------------
     890 000000b0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     891 000000b2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     892                            .dwpsn  file "../driverlib/interrupt.c",line 467,column 23,is_stmt,isa 1
     893                    ;----------------------------------------------------------------------
     894                    ; 469 | //                                                                     
     895                    ; 470 | // Stop looping if this value matches.                                 
     896                    ; 471 | //                                                                     
     897                    ;----------------------------------------------------------------------
     898 000000b4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     899 000000b6 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     900 000000b8 D20C              BCS       ||$C$L8||             ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     901                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |467| 
     902                    ;* --------------------------------------------------------------------------*
     903                    ;*   BEGIN LOOP ||$C$L7||
     904                    ;*
     905                    ;*   Loop source line                : 467
     906                    ;*   Loop closing brace source line  : 476
     907                    ;*   Known Minimum Trip Count        : 1
     908                    ;*   Known Maximum Trip Count        : 4294967295
     909                    ;*   Known Max Trip Count Factor     : 1
     910                    ;* --------------------------------------------------------------------------*
     911 000000ba           ||$C$L7||:    
     912                            .dwpsn  file "../driverlib/interrupt.c",line 472,column 9,is_stmt,isa 1
     913                    ;----------------------------------------------------------------------
     914                    ; 472 | if(ui32Value == g_pui32Priority[ui32Loop])                             
     915                    ;----------------------------------------------------------------------
     916 000000ba 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
     917 000000bc 4A99              LDR       A3, $C$CON6           ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
     918 000000be 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
     919 000000c0 0020F852          LDR       A1, [A3, +A1, LSL #2] ; [DPU_V7M3_PIPE] |472|  ; [KEEP 32-BIT INS]
     920 000000c4 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
     921 000000c6 D005              BEQ       ||$C$L8||             ; [DPU_V7M3_PIPE] |472|  ; [ORIG 16-BIT INS]
     922                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |472| 
     923                    ;* --------------------------------------------------------------------------*
     924                            .dwpsn  file "../driverlib/interrupt.c",line 474,column 13,is_stmt,isa 1
     925                    ;----------------------------------------------------------------------
     926                    ; 474 | break;                                                                 
     927                    ; 478 | //                                                                     
     928                    ; 479 | // Return the number of priority bits.                                 
     929                    ; 480 | //                                                                     
     930                    ;----------------------------------------------------------------------
     931                            .dwpsn  file "../driverlib/interrupt.c",line 467,column 48,is_stmt,isa 1
     932 000000c8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     933 000000ca 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     934 000000cc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     935                            .dwpsn  file "../driverlib/interrupt.c",line 467,column 23,is_stmt,isa 1
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   18

     936 000000ce 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     937 000000d0 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     938 000000d2 D3F2              BCC       ||$C$L7||             ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
     939                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |467| 
     940                    ;* --------------------------------------------------------------------------*
     941 000000d4           ||$C$L8||:    
     942                            .dwpsn  file "../driverlib/interrupt.c",line 481,column 5,is_stmt,isa 1
     943                    ;----------------------------------------------------------------------
     944                    ; 481 | return(ui32Loop);                                                      
     945                    ;----------------------------------------------------------------------
     946 000000d4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
     947                            .dwpsn  file "../driverlib/interrupt.c",line 482,column 1,is_stmt,isa 1
     948 000000d6 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     949                            .dwcfi  cfa_offset, 0
     950                    $C$DW$39        .dwtag  DW_TAG_TI_branch
     951                            .dwattr $C$DW$39, DW_AT_low_pc(0x00)
     952                            .dwattr $C$DW$39, DW_AT_TI_return
     953                    
     954 000000d8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
     955                            ; BRANCH OCCURS                  ; [] 
     956                            .dwattr $C$DW$36, DW_AT_TI_end_file("../driverlib/interrupt.c")
     957                            .dwattr $C$DW$36, DW_AT_TI_end_line(0x1e2)
     958                            .dwattr $C$DW$36, DW_AT_TI_end_column(0x01)
     959                            .dwendentry
     960                            .dwendtag $C$DW$36
     961                    
     962 000000da                   .sect   ".text"
     963                            .clink
     964                            .thumbfunc IntPrioritySet
     965 000000da                   .thumb
     966                            .global IntPrioritySet
     967                    
     968                    $C$DW$40        .dwtag  DW_TAG_subprogram
     969                            .dwattr $C$DW$40, DW_AT_name("IntPrioritySet")
     970                            .dwattr $C$DW$40, DW_AT_low_pc(IntPrioritySet)
     971                            .dwattr $C$DW$40, DW_AT_high_pc(0x00)
     972                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("IntPrioritySet")
     973                            .dwattr $C$DW$40, DW_AT_external
     974                            .dwattr $C$DW$40, DW_AT_TI_begin_file("../driverlib/interrupt.c")
     975                            .dwattr $C$DW$40, DW_AT_TI_begin_line(0x20f)
     976                            .dwattr $C$DW$40, DW_AT_TI_begin_column(0x01)
     977                            .dwattr $C$DW$40, DW_AT_decl_file("../driverlib/interrupt.c")
     978                            .dwattr $C$DW$40, DW_AT_decl_line(0x20f)
     979                            .dwattr $C$DW$40, DW_AT_decl_column(0x01)
     980                            .dwattr $C$DW$40, DW_AT_TI_max_frame_size(0x10)
     981                            .dwpsn  file "../driverlib/interrupt.c",line 528,column 1,is_stmt,address IntPrioritySet,isa 1
     982                    
     983                            .dwfde $C$DW$CIE, IntPrioritySet
     984                    $C$DW$41        .dwtag  DW_TAG_formal_parameter
     985                            .dwattr $C$DW$41, DW_AT_name("ui32Interrupt")
     986                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("ui32Interrupt")
     987                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$25)
     988                            .dwattr $C$DW$41, DW_AT_location[DW_OP_reg0]
     989                    
     990                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   19

     991                            .dwattr $C$DW$42, DW_AT_name("ui8Priority")
     992                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("ui8Priority")
     993                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$35)
     994                            .dwattr $C$DW$42, DW_AT_location[DW_OP_reg1]
     995                    
     996                    ;----------------------------------------------------------------------
     997                    ; 527 | IntPrioritySet(uint32_t ui32Interrupt, uint8_t ui8Priority)            
     998                    ;----------------------------------------------------------------------
     999                    
    1000                    ;*****************************************************************************
    1001                    ;* FUNCTION NAME: IntPrioritySet                                             *
    1002                    ;*                                                                           *
    1003                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1004                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1005                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    1006                    ;*****************************************************************************
    1007 000000da           IntPrioritySet:
    1008                    ;* --------------------------------------------------------------------------*
    1009                            .dwcfi  cfa_offset, 0
    1010 000000da 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1011                            .dwcfi  cfa_offset, 16
    1012                    $C$DW$43        .dwtag  DW_TAG_variable
    1013                            .dwattr $C$DW$43, DW_AT_name("ui32Interrupt")
    1014                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("ui32Interrupt")
    1015                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$25)
    1016                            .dwattr $C$DW$43, DW_AT_location[DW_OP_breg13 0]
    1017                    
    1018                    $C$DW$44        .dwtag  DW_TAG_variable
    1019                            .dwattr $C$DW$44, DW_AT_name("ui32Temp")
    1020                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("ui32Temp")
    1021                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$25)
    1022                            .dwattr $C$DW$44, DW_AT_location[DW_OP_breg13 4]
    1023                    
    1024                    $C$DW$45        .dwtag  DW_TAG_variable
    1025                            .dwattr $C$DW$45, DW_AT_name("ui8Priority")
    1026                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("ui8Priority")
    1027                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$35)
    1028                            .dwattr $C$DW$45, DW_AT_location[DW_OP_breg13 8]
    1029                    
    1030                    ;----------------------------------------------------------------------
    1031                    ; 529 | uint32_t ui32Temp;                                                     
    1032                    ; 531 | //                                                                     
    1033                    ; 532 | // Check the arguments.                                                
    1034                    ; 533 | //                                                                     
    1035                    ; 534 | ASSERT((ui32Interrupt >= 4) && (ui32Interrupt < NUM_INTERRUPTS));      
    1036                    ; 536 | //                                                                     
    1037                    ; 537 | // Set the interrupt priority.                                         
    1038                    ; 538 | //                                                                     
    1039                    ;----------------------------------------------------------------------
    1040 000000de 1008F88D          STRB      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |528|  ; [KEEP 32-BIT INS]
    1041 000000e2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |528|  ; [ORIG 16-BIT INS]
    1042                            .dwpsn  file "../driverlib/interrupt.c",line 539,column 5,is_stmt,isa 1
    1043                    ;----------------------------------------------------------------------
    1044                    ; 539 | ui32Temp = HWREG(g_pui32Regs[ui32Interrupt >> 2]);                     
    1045                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   20

    1046 000000e4 49AD              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    1047 000000e6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    1048 000000e8 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    1049 000000ea 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |539|  ; [KEEP 32-BIT INS]
    1050 000000ee 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    1051 000000f0 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    1052                            .dwpsn  file "../driverlib/interrupt.c",line 540,column 5,is_stmt,isa 1
    1053                    ;----------------------------------------------------------------------
    1054                    ; 540 | ui32Temp &= ~(0xFF << (8 * (ui32Interrupt & 3)));                      
    1055                    ;----------------------------------------------------------------------
    1056 000000f2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1057 000000f4 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1058 000000f6 22FF              MOVS      A3, #255              ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1059 000000f8 0003F000          AND       A1, A1, #3            ; [DPU_V7M3_PIPE] |540|  ; [KEEP 32-BIT INS]
    1060 000000fc 00C0              LSLS      A1, A1, #3            ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1061 000000fe 4082              LSLS      A3, A3, A1            ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1062 00000100 4391              BICS      A2, A2, A3            ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1063 00000102 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |540|  ; [ORIG 16-BIT INS]
    1064                            .dwpsn  file "../driverlib/interrupt.c",line 541,column 5,is_stmt,isa 1
    1065                    ;----------------------------------------------------------------------
    1066                    ; 541 | ui32Temp |= ui8Priority << (8 * (ui32Interrupt & 3));                  
    1067                    ;----------------------------------------------------------------------
    1068 00000104 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1069 00000106 1008F89D          LDRB      A2, [SP, #8]          ; [DPU_V7M3_PIPE] |541|  ; [KEEP 32-BIT INS]
    1070 0000010a 9A01              LDR       A3, [SP, #4]          ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1071 0000010c 0003F000          AND       A1, A1, #3            ; [DPU_V7M3_PIPE] |541|  ; [KEEP 32-BIT INS]
    1072 00000110 00C0              LSLS      A1, A1, #3            ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1073 00000112 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1074 00000114 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1075 00000116 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |541|  ; [ORIG 16-BIT INS]
    1076                            .dwpsn  file "../driverlib/interrupt.c",line 542,column 5,is_stmt,isa 1
    1077                    ;----------------------------------------------------------------------
    1078                    ; 542 | HWREG(g_pui32Regs[ui32Interrupt >> 2]) = ui32Temp;                     
    1079                    ;----------------------------------------------------------------------
    1080 00000118 4AA0              LDR       A3, $C$CON7           ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1081 0000011a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1082 0000011c 0881              LSRS      A2, A1, #2            ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1083 0000011e 1021F852          LDR       A2, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |542|  ; [KEEP 32-BIT INS]
    1084 00000122 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1085 00000124 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |542|  ; [ORIG 16-BIT INS]
    1086                            .dwpsn  file "../driverlib/interrupt.c",line 543,column 1,is_stmt,isa 1
    1087 00000126 B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1088                            .dwcfi  cfa_offset, 0
    1089                    $C$DW$46        .dwtag  DW_TAG_TI_branch
    1090                            .dwattr $C$DW$46, DW_AT_low_pc(0x00)
    1091                            .dwattr $C$DW$46, DW_AT_TI_return
    1092                    
    1093 00000128 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1094                            ; BRANCH OCCURS                  ; [] 
    1095                            .dwattr $C$DW$40, DW_AT_TI_end_file("../driverlib/interrupt.c")
    1096                            .dwattr $C$DW$40, DW_AT_TI_end_line(0x21f)
    1097                            .dwattr $C$DW$40, DW_AT_TI_end_column(0x01)
    1098                            .dwendentry
    1099                            .dwendtag $C$DW$40
    1100                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   21

    1101 0000012a                   .sect   ".text"
    1102                            .clink
    1103                            .thumbfunc IntPriorityGet
    1104 0000012a                   .thumb
    1105                            .global IntPriorityGet
    1106                    
    1107                    $C$DW$47        .dwtag  DW_TAG_subprogram
    1108                            .dwattr $C$DW$47, DW_AT_name("IntPriorityGet")
    1109                            .dwattr $C$DW$47, DW_AT_low_pc(IntPriorityGet)
    1110                            .dwattr $C$DW$47, DW_AT_high_pc(0x00)
    1111                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("IntPriorityGet")
    1112                            .dwattr $C$DW$47, DW_AT_external
    1113                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$85)
    1114                            .dwattr $C$DW$47, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    1115                            .dwattr $C$DW$47, DW_AT_TI_begin_line(0x23a)
    1116                            .dwattr $C$DW$47, DW_AT_TI_begin_column(0x01)
    1117                            .dwattr $C$DW$47, DW_AT_decl_file("../driverlib/interrupt.c")
    1118                            .dwattr $C$DW$47, DW_AT_decl_line(0x23a)
    1119                            .dwattr $C$DW$47, DW_AT_decl_column(0x01)
    1120                            .dwattr $C$DW$47, DW_AT_TI_max_frame_size(0x08)
    1121                            .dwpsn  file "../driverlib/interrupt.c",line 571,column 1,is_stmt,address IntPriorityGet,isa 1
    1122                    
    1123                            .dwfde $C$DW$CIE, IntPriorityGet
    1124                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
    1125                            .dwattr $C$DW$48, DW_AT_name("ui32Interrupt")
    1126                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("ui32Interrupt")
    1127                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$25)
    1128                            .dwattr $C$DW$48, DW_AT_location[DW_OP_reg0]
    1129                    
    1130                    ;----------------------------------------------------------------------
    1131                    ; 570 | IntPriorityGet(uint32_t ui32Interrupt)                                 
    1132                    ;----------------------------------------------------------------------
    1133                    
    1134                    ;*****************************************************************************
    1135                    ;* FUNCTION NAME: IntPriorityGet                                             *
    1136                    ;*                                                                           *
    1137                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    1138                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    1139                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1140                    ;*****************************************************************************
    1141 0000012a           IntPriorityGet:
    1142                    ;* --------------------------------------------------------------------------*
    1143                            .dwcfi  cfa_offset, 0
    1144 0000012a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1145                            .dwcfi  cfa_offset, 8
    1146                    $C$DW$49        .dwtag  DW_TAG_variable
    1147                            .dwattr $C$DW$49, DW_AT_name("ui32Interrupt")
    1148                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("ui32Interrupt")
    1149                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$25)
    1150                            .dwattr $C$DW$49, DW_AT_location[DW_OP_breg13 0]
    1151                    
    1152                    ;----------------------------------------------------------------------
    1153                    ; 572 | //                                                                     
    1154                    ; 573 | // Check the arguments.                                                
    1155                    ; 574 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   22

    1156                    ; 575 | ASSERT((ui32Interrupt >= 4) && (ui32Interrupt < NUM_INTERRUPTS));      
    1157                    ; 577 | //                                                                     
    1158                    ; 578 | // Return the interrupt priority.                                      
    1159                    ; 579 | //                                                                     
    1160                    ;----------------------------------------------------------------------
    1161 0000012e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |571|  ; [ORIG 16-BIT INS]
    1162                            .dwpsn  file "../driverlib/interrupt.c",line 580,column 5,is_stmt,isa 1
    1163                    ;----------------------------------------------------------------------
    1164                    ; 580 | return((HWREG(g_pui32Regs[ui32Interrupt >> 2]) >>                      
    1165                    ; 581 |         (8 * (ui32Interrupt & 3))) & 0xFF);                            
    1166                    ;----------------------------------------------------------------------
    1167 00000130 499A              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1168 00000132 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1169 00000134 0880              LSRS      A1, A1, #2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1170 00000136 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    1171 0000013a 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1172 0000013c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1173 0000013e 0103F001          AND       A2, A2, #3            ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    1174 00000142 00C9              LSLS      A2, A2, #3            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1175 00000144 40C8              LSRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |580|  ; [ORIG 16-BIT INS]
    1176 00000146 00FFF000          AND       A1, A1, #255          ; [DPU_V7M3_PIPE] |580|  ; [KEEP 32-BIT INS]
    1177                            .dwpsn  file "../driverlib/interrupt.c",line 582,column 1,is_stmt,isa 1
    1178 0000014a B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1179                            .dwcfi  cfa_offset, 0
    1180                    $C$DW$50        .dwtag  DW_TAG_TI_branch
    1181                            .dwattr $C$DW$50, DW_AT_low_pc(0x00)
    1182                            .dwattr $C$DW$50, DW_AT_TI_return
    1183                    
    1184 0000014c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1185                            ; BRANCH OCCURS                  ; [] 
    1186                            .dwattr $C$DW$47, DW_AT_TI_end_file("../driverlib/interrupt.c")
    1187                            .dwattr $C$DW$47, DW_AT_TI_end_line(0x246)
    1188                            .dwattr $C$DW$47, DW_AT_TI_end_column(0x01)
    1189                            .dwendentry
    1190                            .dwendtag $C$DW$47
    1191                    
    1192 0000014e                   .sect   ".text"
    1193                            .clink
    1194                            .thumbfunc IntEnable
    1195 0000014e                   .thumb
    1196                            .global IntEnable
    1197                    
    1198                    $C$DW$51        .dwtag  DW_TAG_subprogram
    1199                            .dwattr $C$DW$51, DW_AT_name("IntEnable")
    1200                            .dwattr $C$DW$51, DW_AT_low_pc(IntEnable)
    1201                            .dwattr $C$DW$51, DW_AT_high_pc(0x00)
    1202                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("IntEnable")
    1203                            .dwattr $C$DW$51, DW_AT_external
    1204                            .dwattr $C$DW$51, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    1205                            .dwattr $C$DW$51, DW_AT_TI_begin_line(0x262)
    1206                            .dwattr $C$DW$51, DW_AT_TI_begin_column(0x01)
    1207                            .dwattr $C$DW$51, DW_AT_decl_file("../driverlib/interrupt.c")
    1208                            .dwattr $C$DW$51, DW_AT_decl_line(0x262)
    1209                            .dwattr $C$DW$51, DW_AT_decl_column(0x01)
    1210                            .dwattr $C$DW$51, DW_AT_TI_max_frame_size(0x08)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   23

    1211                            .dwpsn  file "../driverlib/interrupt.c",line 611,column 1,is_stmt,address IntEnable,isa 1
    1212                    
    1213                            .dwfde $C$DW$CIE, IntEnable
    1214                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
    1215                            .dwattr $C$DW$52, DW_AT_name("ui32Interrupt")
    1216                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("ui32Interrupt")
    1217                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$25)
    1218                            .dwattr $C$DW$52, DW_AT_location[DW_OP_reg0]
    1219                    
    1220                    ;----------------------------------------------------------------------
    1221                    ; 610 | IntEnable(uint32_t ui32Interrupt)                                      
    1222                    ;----------------------------------------------------------------------
    1223                    
    1224                    ;*****************************************************************************
    1225                    ;* FUNCTION NAME: IntEnable                                                  *
    1226                    ;*                                                                           *
    1227                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1228                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1229                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1230                    ;*****************************************************************************
    1231 0000014e           IntEnable:
    1232                    ;* --------------------------------------------------------------------------*
    1233                            .dwcfi  cfa_offset, 0
    1234 0000014e 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1235                            .dwcfi  cfa_offset, 8
    1236                    $C$DW$53        .dwtag  DW_TAG_variable
    1237                            .dwattr $C$DW$53, DW_AT_name("ui32Interrupt")
    1238                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("ui32Interrupt")
    1239                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$25)
    1240                            .dwattr $C$DW$53, DW_AT_location[DW_OP_breg13 0]
    1241                    
    1242                    ;----------------------------------------------------------------------
    1243                    ; 612 | //                                                                     
    1244                    ; 613 | // Check the arguments.                                                
    1245                    ; 614 | //                                                                     
    1246                    ; 615 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
    1247                    ; 617 | //                                                                     
    1248                    ; 618 | // Determine the interrupt to enable.                                  
    1249                    ; 619 | //                                                                     
    1250                    ;----------------------------------------------------------------------
    1251 00000152 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |611|  ; [ORIG 16-BIT INS]
    1252                            .dwpsn  file "../driverlib/interrupt.c",line 620,column 5,is_stmt,isa 1
    1253                    ;----------------------------------------------------------------------
    1254                    ; 620 | if(ui32Interrupt == FAULT_MPU)                                         
    1255                    ; 622 |     //                                                                 
    1256                    ; 623 |     // Enable the MemManage interrupt.                                 
    1257                    ; 624 |     //                                                                 
    1258                    ;----------------------------------------------------------------------
    1259 00000154 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |620|  ; [ORIG 16-BIT INS]
    1260 00000156 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |620|  ; [ORIG 16-BIT INS]
    1261 00000158 D105              BNE       ||$C$L9||             ; [DPU_V7M3_PIPE] |620|  ; [ORIG 16-BIT INS]
    1262                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |620| 
    1263                    ;* --------------------------------------------------------------------------*
    1264                            .dwpsn  file "../driverlib/interrupt.c",line 625,column 9,is_stmt,isa 1
    1265                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   24

    1266                    ; 625 | HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_MEM;                     
    1267                    ;----------------------------------------------------------------------
    1268 0000015a 4991              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |625|  ; [ORIG 16-BIT INS]
    1269 0000015c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |625|  ; [ORIG 16-BIT INS]
    1270 0000015e 3080F440          ORR       A1, A1, #65536        ; [DPU_V7M3_PIPE] |625|  ; [KEEP 32-BIT INS]
    1271 00000162 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |625|  ; [ORIG 16-BIT INS]
    1272                            .dwpsn  file "../driverlib/interrupt.c",line 626,column 5,is_stmt,isa 1
    1273 00000164 E02A              B         ||$C$L13||            ; [DPU_V7M3_PIPE] |626|  ; [ORIG 16-BIT INS]
    1274                            ; BRANCH OCCURS {||$C$L13||}     ; [] |626| 
    1275                    ;* --------------------------------------------------------------------------*
    1276 00000166           ||$C$L9||:    
    1277                            .dwpsn  file "../driverlib/interrupt.c",line 627,column 10,is_stmt,isa 1
    1278                    ;----------------------------------------------------------------------
    1279                    ; 627 | else if(ui32Interrupt == FAULT_BUS)                                    
    1280                    ; 629 |     //                                                                 
    1281                    ; 630 |     // Enable the bus fault interrupt.                                 
    1282                    ; 631 |     //                                                                 
    1283                    ;----------------------------------------------------------------------
    1284 00000166 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |627|  ; [ORIG 16-BIT INS]
    1285 00000168 2805              CMP       A1, #5                ; [DPU_V7M3_PIPE] |627|  ; [ORIG 16-BIT INS]
    1286 0000016a D105              BNE       ||$C$L10||            ; [DPU_V7M3_PIPE] |627|  ; [ORIG 16-BIT INS]
    1287                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |627| 
    1288                    ;* --------------------------------------------------------------------------*
    1289                            .dwpsn  file "../driverlib/interrupt.c",line 632,column 9,is_stmt,isa 1
    1290                    ;----------------------------------------------------------------------
    1291                    ; 632 | HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_BUS;                     
    1292                    ;----------------------------------------------------------------------
    1293 0000016c 498C              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |632|  ; [ORIG 16-BIT INS]
    1294 0000016e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |632|  ; [ORIG 16-BIT INS]
    1295 00000170 3000F440          ORR       A1, A1, #131072       ; [DPU_V7M3_PIPE] |632|  ; [KEEP 32-BIT INS]
    1296 00000174 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |632|  ; [ORIG 16-BIT INS]
    1297                            .dwpsn  file "../driverlib/interrupt.c",line 633,column 5,is_stmt,isa 1
    1298 00000176 E021              B         ||$C$L13||            ; [DPU_V7M3_PIPE] |633|  ; [ORIG 16-BIT INS]
    1299                            ; BRANCH OCCURS {||$C$L13||}     ; [] |633| 
    1300                    ;* --------------------------------------------------------------------------*
    1301 00000178           ||$C$L10||:    
    1302                            .dwpsn  file "../driverlib/interrupt.c",line 634,column 10,is_stmt,isa 1
    1303                    ;----------------------------------------------------------------------
    1304                    ; 634 | else if(ui32Interrupt == FAULT_USAGE)                                  
    1305                    ; 636 |     //                                                                 
    1306                    ; 637 |     // Enable the usage fault interrupt.                               
    1307                    ; 638 |     //                                                                 
    1308                    ;----------------------------------------------------------------------
    1309 00000178 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |634|  ; [ORIG 16-BIT INS]
    1310 0000017a 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |634|  ; [ORIG 16-BIT INS]
    1311 0000017c D105              BNE       ||$C$L11||            ; [DPU_V7M3_PIPE] |634|  ; [ORIG 16-BIT INS]
    1312                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |634| 
    1313                    ;* --------------------------------------------------------------------------*
    1314                            .dwpsn  file "../driverlib/interrupt.c",line 639,column 9,is_stmt,isa 1
    1315                    ;----------------------------------------------------------------------
    1316                    ; 639 | HWREG(NVIC_SYS_HND_CTRL) |= NVIC_SYS_HND_CTRL_USAGE;                   
    1317                    ;----------------------------------------------------------------------
    1318 0000017e 4988              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |639|  ; [ORIG 16-BIT INS]
    1319 00000180 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |639|  ; [ORIG 16-BIT INS]
    1320 00000182 2080F440          ORR       A1, A1, #262144       ; [DPU_V7M3_PIPE] |639|  ; [KEEP 32-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   25

    1321 00000186 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |639|  ; [ORIG 16-BIT INS]
    1322                            .dwpsn  file "../driverlib/interrupt.c",line 640,column 5,is_stmt,isa 1
    1323 00000188 E018              B         ||$C$L13||            ; [DPU_V7M3_PIPE] |640|  ; [ORIG 16-BIT INS]
    1324                            ; BRANCH OCCURS {||$C$L13||}     ; [] |640| 
    1325                    ;* --------------------------------------------------------------------------*
    1326 0000018a           ||$C$L11||:    
    1327                            .dwpsn  file "../driverlib/interrupt.c",line 641,column 10,is_stmt,isa 1
    1328                    ;----------------------------------------------------------------------
    1329                    ; 641 | else if(ui32Interrupt == FAULT_SYSTICK)                                
    1330                    ; 643 |     //                                                                 
    1331                    ; 644 |     // Enable the System Tick interrupt.                               
    1332                    ; 645 |     //                                                                 
    1333                    ;----------------------------------------------------------------------
    1334 0000018a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |641|  ; [ORIG 16-BIT INS]
    1335 0000018c 280F              CMP       A1, #15               ; [DPU_V7M3_PIPE] |641|  ; [ORIG 16-BIT INS]
    1336 0000018e D105              BNE       ||$C$L12||            ; [DPU_V7M3_PIPE] |641|  ; [ORIG 16-BIT INS]
    1337                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |641| 
    1338                    ;* --------------------------------------------------------------------------*
    1339                            .dwpsn  file "../driverlib/interrupt.c",line 646,column 9,is_stmt,isa 1
    1340                    ;----------------------------------------------------------------------
    1341                    ; 646 | HWREG(NVIC_ST_CTRL) |= NVIC_ST_CTRL_INTEN;                             
    1342                    ;----------------------------------------------------------------------
    1343 00000190 4984              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |646|  ; [ORIG 16-BIT INS]
    1344 00000192 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |646|  ; [ORIG 16-BIT INS]
    1345 00000194 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |646|  ; [KEEP 32-BIT INS]
    1346 00000198 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |646|  ; [ORIG 16-BIT INS]
    1347                            .dwpsn  file "../driverlib/interrupt.c",line 647,column 5,is_stmt,isa 1
    1348 0000019a E00F              B         ||$C$L13||            ; [DPU_V7M3_PIPE] |647|  ; [ORIG 16-BIT INS]
    1349                            ; BRANCH OCCURS {||$C$L13||}     ; [] |647| 
    1350                    ;* --------------------------------------------------------------------------*
    1351 0000019c           ||$C$L12||:    
    1352                            .dwpsn  file "../driverlib/interrupt.c",line 648,column 10,is_stmt,isa 1
    1353                    ;----------------------------------------------------------------------
    1354                    ; 648 | else if(ui32Interrupt >= 16)                                           
    1355                    ; 650 |     //                                                                 
    1356                    ; 651 |     // Enable the general interrupt.                                   
    1357                    ; 652 |     //                                                                 
    1358                    ;----------------------------------------------------------------------
    1359 0000019c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |648|  ; [ORIG 16-BIT INS]
    1360 0000019e 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |648|  ; [ORIG 16-BIT INS]
    1361 000001a0 D30C              BCC       ||$C$L13||            ; [DPU_V7M3_PIPE] |648|  ; [ORIG 16-BIT INS]
    1362                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |648| 
    1363                    ;* --------------------------------------------------------------------------*
    1364                            .dwpsn  file "../driverlib/interrupt.c",line 653,column 9,is_stmt,isa 1
    1365                    ;----------------------------------------------------------------------
    1366                    ; 653 | HWREG(g_pui32EnRegs[(ui32Interrupt - 16) / 32]) =                      
    1367                    ; 654 |     1 << ((ui32Interrupt - 16) & 31);                                  
    1368                    ;----------------------------------------------------------------------
    1369 000001a2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1370 000001a4 4A80              LDR       A3, $C$CON10          ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1371 000001a6 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1372 000001a8 0941              LSRS      A2, A1, #5            ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1373 000001aa 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1374 000001ac 2021F852          LDR       A3, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |653|  ; [KEEP 32-BIT INS]
    1375 000001b0 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   26

    1376 000001b2 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1377 000001b4 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |653|  ; [KEEP 32-BIT INS]
    1378 000001b8 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1379 000001ba 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |653|  ; [ORIG 16-BIT INS]
    1380                            .dwpsn  file "../driverlib/interrupt.c",line 656,column 1,is_stmt,isa 1
    1381                    ;* --------------------------------------------------------------------------*
    1382 000001bc           ||$C$L13||:    
    1383 000001bc B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1384                            .dwcfi  cfa_offset, 0
    1385                    $C$DW$54        .dwtag  DW_TAG_TI_branch
    1386                            .dwattr $C$DW$54, DW_AT_low_pc(0x00)
    1387                            .dwattr $C$DW$54, DW_AT_TI_return
    1388                    
    1389 000001be 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1390                            ; BRANCH OCCURS                  ; [] 
    1391                            .dwattr $C$DW$51, DW_AT_TI_end_file("../driverlib/interrupt.c")
    1392                            .dwattr $C$DW$51, DW_AT_TI_end_line(0x290)
    1393                            .dwattr $C$DW$51, DW_AT_TI_end_column(0x01)
    1394                            .dwendentry
    1395                            .dwendtag $C$DW$51
    1396                    
    1397 000001c0                   .sect   ".text"
    1398                            .clink
    1399                            .thumbfunc IntDisable
    1400 000001c0                   .thumb
    1401                            .global IntDisable
    1402                    
    1403                    $C$DW$55        .dwtag  DW_TAG_subprogram
    1404                            .dwattr $C$DW$55, DW_AT_name("IntDisable")
    1405                            .dwattr $C$DW$55, DW_AT_low_pc(IntDisable)
    1406                            .dwattr $C$DW$55, DW_AT_high_pc(0x00)
    1407                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("IntDisable")
    1408                            .dwattr $C$DW$55, DW_AT_external
    1409                            .dwattr $C$DW$55, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    1410                            .dwattr $C$DW$55, DW_AT_TI_begin_line(0x2ac)
    1411                            .dwattr $C$DW$55, DW_AT_TI_begin_column(0x01)
    1412                            .dwattr $C$DW$55, DW_AT_decl_file("../driverlib/interrupt.c")
    1413                            .dwattr $C$DW$55, DW_AT_decl_line(0x2ac)
    1414                            .dwattr $C$DW$55, DW_AT_decl_column(0x01)
    1415                            .dwattr $C$DW$55, DW_AT_TI_max_frame_size(0x08)
    1416                            .dwpsn  file "../driverlib/interrupt.c",line 685,column 1,is_stmt,address IntDisable,isa 1
    1417                    
    1418                            .dwfde $C$DW$CIE, IntDisable
    1419                    $C$DW$56        .dwtag  DW_TAG_formal_parameter
    1420                            .dwattr $C$DW$56, DW_AT_name("ui32Interrupt")
    1421                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("ui32Interrupt")
    1422                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$25)
    1423                            .dwattr $C$DW$56, DW_AT_location[DW_OP_reg0]
    1424                    
    1425                    ;----------------------------------------------------------------------
    1426                    ; 684 | IntDisable(uint32_t ui32Interrupt)                                     
    1427                    ;----------------------------------------------------------------------
    1428                    
    1429                    ;*****************************************************************************
    1430                    ;* FUNCTION NAME: IntDisable                                                 *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   27

    1431                    ;*                                                                           *
    1432                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1433                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1434                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1435                    ;*****************************************************************************
    1436 000001c0           IntDisable:
    1437                    ;* --------------------------------------------------------------------------*
    1438                            .dwcfi  cfa_offset, 0
    1439 000001c0 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1440                            .dwcfi  cfa_offset, 8
    1441                    $C$DW$57        .dwtag  DW_TAG_variable
    1442                            .dwattr $C$DW$57, DW_AT_name("ui32Interrupt")
    1443                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("ui32Interrupt")
    1444                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$25)
    1445                            .dwattr $C$DW$57, DW_AT_location[DW_OP_breg13 0]
    1446                    
    1447                    ;----------------------------------------------------------------------
    1448                    ; 686 | //                                                                     
    1449                    ; 687 | // Check the arguments.                                                
    1450                    ; 688 | //                                                                     
    1451                    ; 689 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
    1452                    ; 691 | //                                                                     
    1453                    ; 692 | // Determine the interrupt to disable.                                 
    1454                    ; 693 | //                                                                     
    1455                    ;----------------------------------------------------------------------
    1456 000001c4 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |685|  ; [ORIG 16-BIT INS]
    1457                            .dwpsn  file "../driverlib/interrupt.c",line 694,column 5,is_stmt,isa 1
    1458                    ;----------------------------------------------------------------------
    1459                    ; 694 | if(ui32Interrupt == FAULT_MPU)                                         
    1460                    ; 696 |     //                                                                 
    1461                    ; 697 |     // Disable the MemManage interrupt.                                
    1462                    ; 698 |     //                                                                 
    1463                    ;----------------------------------------------------------------------
    1464 000001c6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    1465 000001c8 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    1466 000001ca D105              BNE       ||$C$L14||            ; [DPU_V7M3_PIPE] |694|  ; [ORIG 16-BIT INS]
    1467                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |694| 
    1468                    ;* --------------------------------------------------------------------------*
    1469                            .dwpsn  file "../driverlib/interrupt.c",line 699,column 9,is_stmt,isa 1
    1470                    ;----------------------------------------------------------------------
    1471                    ; 699 | HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_MEM);                  
    1472                    ;----------------------------------------------------------------------
    1473 000001cc 4974              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |699|  ; [ORIG 16-BIT INS]
    1474 000001ce 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |699|  ; [ORIG 16-BIT INS]
    1475 000001d0 3080F420          BIC       A1, A1, #65536        ; [DPU_V7M3_PIPE] |699|  ; [KEEP 32-BIT INS]
    1476 000001d4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |699|  ; [ORIG 16-BIT INS]
    1477                            .dwpsn  file "../driverlib/interrupt.c",line 700,column 5,is_stmt,isa 1
    1478 000001d6 E02A              B         ||$C$L18||            ; [DPU_V7M3_PIPE] |700|  ; [ORIG 16-BIT INS]
    1479                            ; BRANCH OCCURS {||$C$L18||}     ; [] |700| 
    1480                    ;* --------------------------------------------------------------------------*
    1481 000001d8           ||$C$L14||:    
    1482                            .dwpsn  file "../driverlib/interrupt.c",line 701,column 10,is_stmt,isa 1
    1483                    ;----------------------------------------------------------------------
    1484                    ; 701 | else if(ui32Interrupt == FAULT_BUS)                                    
    1485                    ; 703 |     //                                                                 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   28

    1486                    ; 704 |     // Disable the bus fault interrupt.                                
    1487                    ; 705 |     //                                                                 
    1488                    ;----------------------------------------------------------------------
    1489 000001d8 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    1490 000001da 2805              CMP       A1, #5                ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    1491 000001dc D105              BNE       ||$C$L15||            ; [DPU_V7M3_PIPE] |701|  ; [ORIG 16-BIT INS]
    1492                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |701| 
    1493                    ;* --------------------------------------------------------------------------*
    1494                            .dwpsn  file "../driverlib/interrupt.c",line 706,column 9,is_stmt,isa 1
    1495                    ;----------------------------------------------------------------------
    1496                    ; 706 | HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_BUS);                  
    1497                    ;----------------------------------------------------------------------
    1498 000001de 4970              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    1499 000001e0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    1500 000001e2 3000F420          BIC       A1, A1, #131072       ; [DPU_V7M3_PIPE] |706|  ; [KEEP 32-BIT INS]
    1501 000001e6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |706|  ; [ORIG 16-BIT INS]
    1502                            .dwpsn  file "../driverlib/interrupt.c",line 707,column 5,is_stmt,isa 1
    1503 000001e8 E021              B         ||$C$L18||            ; [DPU_V7M3_PIPE] |707|  ; [ORIG 16-BIT INS]
    1504                            ; BRANCH OCCURS {||$C$L18||}     ; [] |707| 
    1505                    ;* --------------------------------------------------------------------------*
    1506 000001ea           ||$C$L15||:    
    1507                            .dwpsn  file "../driverlib/interrupt.c",line 708,column 10,is_stmt,isa 1
    1508                    ;----------------------------------------------------------------------
    1509                    ; 708 | else if(ui32Interrupt == FAULT_USAGE)                                  
    1510                    ; 710 |     //                                                                 
    1511                    ; 711 |     // Disable the usage fault interrupt.                              
    1512                    ; 712 |     //                                                                 
    1513                    ;----------------------------------------------------------------------
    1514 000001ea 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    1515 000001ec 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    1516 000001ee D105              BNE       ||$C$L16||            ; [DPU_V7M3_PIPE] |708|  ; [ORIG 16-BIT INS]
    1517                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |708| 
    1518                    ;* --------------------------------------------------------------------------*
    1519                            .dwpsn  file "../driverlib/interrupt.c",line 713,column 9,is_stmt,isa 1
    1520                    ;----------------------------------------------------------------------
    1521                    ; 713 | HWREG(NVIC_SYS_HND_CTRL) &= ~(NVIC_SYS_HND_CTRL_USAGE);                
    1522                    ;----------------------------------------------------------------------
    1523 000001f0 496B              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1524 000001f2 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1525 000001f4 2080F420          BIC       A1, A1, #262144       ; [DPU_V7M3_PIPE] |713|  ; [KEEP 32-BIT INS]
    1526 000001f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |713|  ; [ORIG 16-BIT INS]
    1527                            .dwpsn  file "../driverlib/interrupt.c",line 714,column 5,is_stmt,isa 1
    1528 000001fa E018              B         ||$C$L18||            ; [DPU_V7M3_PIPE] |714|  ; [ORIG 16-BIT INS]
    1529                            ; BRANCH OCCURS {||$C$L18||}     ; [] |714| 
    1530                    ;* --------------------------------------------------------------------------*
    1531 000001fc           ||$C$L16||:    
    1532                            .dwpsn  file "../driverlib/interrupt.c",line 715,column 10,is_stmt,isa 1
    1533                    ;----------------------------------------------------------------------
    1534                    ; 715 | else if(ui32Interrupt == FAULT_SYSTICK)                                
    1535                    ; 717 |     //                                                                 
    1536                    ; 718 |     // Disable the System Tick interrupt.                              
    1537                    ; 719 |     //                                                                 
    1538                    ;----------------------------------------------------------------------
    1539 000001fc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    1540 000001fe 280F              CMP       A1, #15               ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   29

    1541 00000200 D105              BNE       ||$C$L17||            ; [DPU_V7M3_PIPE] |715|  ; [ORIG 16-BIT INS]
    1542                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |715| 
    1543                    ;* --------------------------------------------------------------------------*
    1544                            .dwpsn  file "../driverlib/interrupt.c",line 720,column 9,is_stmt,isa 1
    1545                    ;----------------------------------------------------------------------
    1546                    ; 720 | HWREG(NVIC_ST_CTRL) &= ~(NVIC_ST_CTRL_INTEN);                          
    1547                    ;----------------------------------------------------------------------
    1548 00000202 4968              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |720|  ; [ORIG 16-BIT INS]
    1549 00000204 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |720|  ; [ORIG 16-BIT INS]
    1550 00000206 0002F020          BIC       A1, A1, #2            ; [DPU_V7M3_PIPE] |720|  ; [KEEP 32-BIT INS]
    1551 0000020a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |720|  ; [ORIG 16-BIT INS]
    1552                            .dwpsn  file "../driverlib/interrupt.c",line 721,column 5,is_stmt,isa 1
    1553 0000020c E00F              B         ||$C$L18||            ; [DPU_V7M3_PIPE] |721|  ; [ORIG 16-BIT INS]
    1554                            ; BRANCH OCCURS {||$C$L18||}     ; [] |721| 
    1555                    ;* --------------------------------------------------------------------------*
    1556 0000020e           ||$C$L17||:    
    1557                            .dwpsn  file "../driverlib/interrupt.c",line 722,column 10,is_stmt,isa 1
    1558                    ;----------------------------------------------------------------------
    1559                    ; 722 | else if(ui32Interrupt >= 16)                                           
    1560                    ; 724 |     //                                                                 
    1561                    ; 725 |     // Disable the general interrupt.                                  
    1562                    ; 726 |     //                                                                 
    1563                    ;----------------------------------------------------------------------
    1564 0000020e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    1565 00000210 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    1566 00000212 D30C              BCC       ||$C$L18||            ; [DPU_V7M3_PIPE] |722|  ; [ORIG 16-BIT INS]
    1567                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |722| 
    1568                    ;* --------------------------------------------------------------------------*
    1569                            .dwpsn  file "../driverlib/interrupt.c",line 727,column 9,is_stmt,isa 1
    1570                    ;----------------------------------------------------------------------
    1571                    ; 727 | HWREG(g_pui32Dii16Regs[(ui32Interrupt - 16) / 32]) =                   
    1572                    ; 728 |     1 << ((ui32Interrupt - 16) & 31);                                  
    1573                    ;----------------------------------------------------------------------
    1574 00000214 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1575 00000216 4A65              LDR       A3, $C$CON11          ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1576 00000218 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1577 0000021a 0941              LSRS      A2, A1, #5            ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1578 0000021c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1579 0000021e 2021F852          LDR       A3, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |727|  ; [KEEP 32-BIT INS]
    1580 00000222 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1581 00000224 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1582 00000226 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |727|  ; [KEEP 32-BIT INS]
    1583 0000022a 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1584 0000022c 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |727|  ; [ORIG 16-BIT INS]
    1585                            .dwpsn  file "../driverlib/interrupt.c",line 730,column 1,is_stmt,isa 1
    1586                    ;* --------------------------------------------------------------------------*
    1587 0000022e           ||$C$L18||:    
    1588 0000022e B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1589                            .dwcfi  cfa_offset, 0
    1590                    $C$DW$58        .dwtag  DW_TAG_TI_branch
    1591                            .dwattr $C$DW$58, DW_AT_low_pc(0x00)
    1592                            .dwattr $C$DW$58, DW_AT_TI_return
    1593                    
    1594 00000230 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1595                            ; BRANCH OCCURS                  ; [] 
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   30

    1596                            .dwattr $C$DW$55, DW_AT_TI_end_file("../driverlib/interrupt.c")
    1597                            .dwattr $C$DW$55, DW_AT_TI_end_line(0x2da)
    1598                            .dwattr $C$DW$55, DW_AT_TI_end_column(0x01)
    1599                            .dwendentry
    1600                            .dwendtag $C$DW$55
    1601                    
    1602 00000232                   .sect   ".text"
    1603                            .clink
    1604                            .thumbfunc IntIsEnabled
    1605 00000232                   .thumb
    1606                            .global IntIsEnabled
    1607                    
    1608                    $C$DW$59        .dwtag  DW_TAG_subprogram
    1609                            .dwattr $C$DW$59, DW_AT_name("IntIsEnabled")
    1610                            .dwattr $C$DW$59, DW_AT_low_pc(IntIsEnabled)
    1611                            .dwattr $C$DW$59, DW_AT_high_pc(0x00)
    1612                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("IntIsEnabled")
    1613                            .dwattr $C$DW$59, DW_AT_external
    1614                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$25)
    1615                            .dwattr $C$DW$59, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    1616                            .dwattr $C$DW$59, DW_AT_TI_begin_line(0x2f7)
    1617                            .dwattr $C$DW$59, DW_AT_TI_begin_column(0x01)
    1618                            .dwattr $C$DW$59, DW_AT_decl_file("../driverlib/interrupt.c")
    1619                            .dwattr $C$DW$59, DW_AT_decl_line(0x2f7)
    1620                            .dwattr $C$DW$59, DW_AT_decl_column(0x01)
    1621                            .dwattr $C$DW$59, DW_AT_TI_max_frame_size(0x08)
    1622                            .dwpsn  file "../driverlib/interrupt.c",line 760,column 1,is_stmt,address IntIsEnabled,isa 1
    1623                    
    1624                            .dwfde $C$DW$CIE, IntIsEnabled
    1625                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
    1626                            .dwattr $C$DW$60, DW_AT_name("ui32Interrupt")
    1627                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("ui32Interrupt")
    1628                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$25)
    1629                            .dwattr $C$DW$60, DW_AT_location[DW_OP_reg0]
    1630                    
    1631                    ;----------------------------------------------------------------------
    1632                    ; 759 | IntIsEnabled(uint32_t ui32Interrupt)                                   
    1633                    ;----------------------------------------------------------------------
    1634                    
    1635                    ;*****************************************************************************
    1636                    ;* FUNCTION NAME: IntIsEnabled                                               *
    1637                    ;*                                                                           *
    1638                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1639                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1640                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    1641                    ;*****************************************************************************
    1642 00000232           IntIsEnabled:
    1643                    ;* --------------------------------------------------------------------------*
    1644                            .dwcfi  cfa_offset, 0
    1645 00000232 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1646                            .dwcfi  cfa_offset, 8
    1647                    $C$DW$61        .dwtag  DW_TAG_variable
    1648                            .dwattr $C$DW$61, DW_AT_name("ui32Interrupt")
    1649                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("ui32Interrupt")
    1650                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$25)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   31

    1651                            .dwattr $C$DW$61, DW_AT_location[DW_OP_breg13 0]
    1652                    
    1653                    $C$DW$62        .dwtag  DW_TAG_variable
    1654                            .dwattr $C$DW$62, DW_AT_name("ui32Ret")
    1655                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("ui32Ret")
    1656                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$25)
    1657                            .dwattr $C$DW$62, DW_AT_location[DW_OP_breg13 4]
    1658                    
    1659                    ;----------------------------------------------------------------------
    1660                    ; 761 | uint32_t ui32Ret;                                                      
    1661                    ; 763 | //                                                                     
    1662                    ; 764 | // Check the arguments.                                                
    1663                    ; 765 | //                                                                     
    1664                    ; 766 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
    1665                    ; 768 | //                                                                     
    1666                    ; 769 | // Initialize the return value.                                        
    1667                    ; 770 | //                                                                     
    1668                    ;----------------------------------------------------------------------
    1669 00000236 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |760|  ; [ORIG 16-BIT INS]
    1670                            .dwpsn  file "../driverlib/interrupt.c",line 771,column 5,is_stmt,isa 1
    1671                    ;----------------------------------------------------------------------
    1672                    ; 771 | ui32Ret = 0;                                                           
    1673                    ; 773 | //                                                                     
    1674                    ; 774 | // Determine the interrupt to disable.                                 
    1675                    ; 775 | //                                                                     
    1676                    ;----------------------------------------------------------------------
    1677 00000238 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |771|  ; [ORIG 16-BIT INS]
    1678 0000023a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |771|  ; [ORIG 16-BIT INS]
    1679                            .dwpsn  file "../driverlib/interrupt.c",line 776,column 5,is_stmt,isa 1
    1680                    ;----------------------------------------------------------------------
    1681                    ; 776 | if(ui32Interrupt == FAULT_MPU)                                         
    1682                    ; 778 |     //                                                                 
    1683                    ; 779 |     // Check the MemManage interrupt.                                  
    1684                    ; 780 |     //                                                                 
    1685                    ;----------------------------------------------------------------------
    1686 0000023c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    1687 0000023e 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    1688 00000240 D105              BNE       ||$C$L19||            ; [DPU_V7M3_PIPE] |776|  ; [ORIG 16-BIT INS]
    1689                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |776| 
    1690                    ;* --------------------------------------------------------------------------*
    1691                            .dwpsn  file "../driverlib/interrupt.c",line 781,column 9,is_stmt,isa 1
    1692                    ;----------------------------------------------------------------------
    1693                    ; 781 | ui32Ret = HWREG(NVIC_SYS_HND_CTRL) & NVIC_SYS_HND_CTRL_MEM;            
    1694                    ;----------------------------------------------------------------------
    1695 00000242 4857              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |781|  ; [ORIG 16-BIT INS]
    1696 00000244 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |781|  ; [ORIG 16-BIT INS]
    1697 00000246 3080F400          AND       A1, A1, #65536        ; [DPU_V7M3_PIPE] |781|  ; [KEEP 32-BIT INS]
    1698 0000024a 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |781|  ; [ORIG 16-BIT INS]
    1699                            .dwpsn  file "../driverlib/interrupt.c",line 782,column 5,is_stmt,isa 1
    1700 0000024c E02C              B         ||$C$L23||            ; [DPU_V7M3_PIPE] |782|  ; [ORIG 16-BIT INS]
    1701                            ; BRANCH OCCURS {||$C$L23||}     ; [] |782| 
    1702                    ;* --------------------------------------------------------------------------*
    1703 0000024e           ||$C$L19||:    
    1704                            .dwpsn  file "../driverlib/interrupt.c",line 783,column 10,is_stmt,isa 1
    1705                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   32

    1706                    ; 783 | else if(ui32Interrupt == FAULT_BUS)                                    
    1707                    ; 785 |     //                                                                 
    1708                    ; 786 |     // Check the bus fault interrupt.                                  
    1709                    ; 787 |     //                                                                 
    1710                    ;----------------------------------------------------------------------
    1711 0000024e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |783|  ; [ORIG 16-BIT INS]
    1712 00000250 2805              CMP       A1, #5                ; [DPU_V7M3_PIPE] |783|  ; [ORIG 16-BIT INS]
    1713 00000252 D105              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |783|  ; [ORIG 16-BIT INS]
    1714                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |783| 
    1715                    ;* --------------------------------------------------------------------------*
    1716                            .dwpsn  file "../driverlib/interrupt.c",line 788,column 9,is_stmt,isa 1
    1717                    ;----------------------------------------------------------------------
    1718                    ; 788 | ui32Ret = HWREG(NVIC_SYS_HND_CTRL) & NVIC_SYS_HND_CTRL_BUS;            
    1719                    ;----------------------------------------------------------------------
    1720 00000254 4852              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |788|  ; [ORIG 16-BIT INS]
    1721 00000256 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |788|  ; [ORIG 16-BIT INS]
    1722 00000258 3000F400          AND       A1, A1, #131072       ; [DPU_V7M3_PIPE] |788|  ; [KEEP 32-BIT INS]
    1723 0000025c 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |788|  ; [ORIG 16-BIT INS]
    1724                            .dwpsn  file "../driverlib/interrupt.c",line 789,column 5,is_stmt,isa 1
    1725 0000025e E023              B         ||$C$L23||            ; [DPU_V7M3_PIPE] |789|  ; [ORIG 16-BIT INS]
    1726                            ; BRANCH OCCURS {||$C$L23||}     ; [] |789| 
    1727                    ;* --------------------------------------------------------------------------*
    1728 00000260           ||$C$L20||:    
    1729                            .dwpsn  file "../driverlib/interrupt.c",line 790,column 10,is_stmt,isa 1
    1730                    ;----------------------------------------------------------------------
    1731                    ; 790 | else if(ui32Interrupt == FAULT_USAGE)                                  
    1732                    ; 792 |     //                                                                 
    1733                    ; 793 |     // Check the usage fault interrupt.                                
    1734                    ; 794 |     //                                                                 
    1735                    ;----------------------------------------------------------------------
    1736 00000260 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    1737 00000262 2806              CMP       A1, #6                ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    1738 00000264 D105              BNE       ||$C$L21||            ; [DPU_V7M3_PIPE] |790|  ; [ORIG 16-BIT INS]
    1739                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |790| 
    1740                    ;* --------------------------------------------------------------------------*
    1741                            .dwpsn  file "../driverlib/interrupt.c",line 795,column 9,is_stmt,isa 1
    1742                    ;----------------------------------------------------------------------
    1743                    ; 795 | ui32Ret = HWREG(NVIC_SYS_HND_CTRL) & NVIC_SYS_HND_CTRL_USAGE;          
    1744                    ;----------------------------------------------------------------------
    1745 00000266 484E              LDR       A1, $C$CON8           ; [DPU_V7M3_PIPE] |795|  ; [ORIG 16-BIT INS]
    1746 00000268 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |795|  ; [ORIG 16-BIT INS]
    1747 0000026a 2080F400          AND       A1, A1, #262144       ; [DPU_V7M3_PIPE] |795|  ; [KEEP 32-BIT INS]
    1748 0000026e 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |795|  ; [ORIG 16-BIT INS]
    1749                            .dwpsn  file "../driverlib/interrupt.c",line 796,column 5,is_stmt,isa 1
    1750 00000270 E01A              B         ||$C$L23||            ; [DPU_V7M3_PIPE] |796|  ; [ORIG 16-BIT INS]
    1751                            ; BRANCH OCCURS {||$C$L23||}     ; [] |796| 
    1752                    ;* --------------------------------------------------------------------------*
    1753 00000272           ||$C$L21||:    
    1754                            .dwpsn  file "../driverlib/interrupt.c",line 797,column 10,is_stmt,isa 1
    1755                    ;----------------------------------------------------------------------
    1756                    ; 797 | else if(ui32Interrupt == FAULT_SYSTICK)                                
    1757                    ; 799 |     //                                                                 
    1758                    ; 800 |     // Check the System Tick interrupt.                                
    1759                    ; 801 |     //                                                                 
    1760                    ;----------------------------------------------------------------------
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   33

    1761 00000272 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    1762 00000274 280F              CMP       A1, #15               ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    1763 00000276 D105              BNE       ||$C$L22||            ; [DPU_V7M3_PIPE] |797|  ; [ORIG 16-BIT INS]
    1764                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |797| 
    1765                    ;* --------------------------------------------------------------------------*
    1766                            .dwpsn  file "../driverlib/interrupt.c",line 802,column 9,is_stmt,isa 1
    1767                    ;----------------------------------------------------------------------
    1768                    ; 802 | ui32Ret = HWREG(NVIC_ST_CTRL) & NVIC_ST_CTRL_INTEN;                    
    1769                    ;----------------------------------------------------------------------
    1770 00000278 484A              LDR       A1, $C$CON9           ; [DPU_V7M3_PIPE] |802|  ; [ORIG 16-BIT INS]
    1771 0000027a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |802|  ; [ORIG 16-BIT INS]
    1772 0000027c 0002F000          AND       A1, A1, #2            ; [DPU_V7M3_PIPE] |802|  ; [KEEP 32-BIT INS]
    1773 00000280 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |802|  ; [ORIG 16-BIT INS]
    1774                            .dwpsn  file "../driverlib/interrupt.c",line 803,column 5,is_stmt,isa 1
    1775 00000282 E011              B         ||$C$L23||            ; [DPU_V7M3_PIPE] |803|  ; [ORIG 16-BIT INS]
    1776                            ; BRANCH OCCURS {||$C$L23||}     ; [] |803| 
    1777                    ;* --------------------------------------------------------------------------*
    1778 00000284           ||$C$L22||:    
    1779                            .dwpsn  file "../driverlib/interrupt.c",line 804,column 10,is_stmt,isa 1
    1780                    ;----------------------------------------------------------------------
    1781                    ; 804 | else if(ui32Interrupt >= 16)                                           
    1782                    ; 806 |     //                                                                 
    1783                    ; 807 |     // Check the general interrupt.                                    
    1784                    ; 808 |     //                                                                 
    1785                    ;----------------------------------------------------------------------
    1786 00000284 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |804|  ; [ORIG 16-BIT INS]
    1787 00000286 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |804|  ; [ORIG 16-BIT INS]
    1788 00000288 D30E              BCC       ||$C$L23||            ; [DPU_V7M3_PIPE] |804|  ; [ORIG 16-BIT INS]
    1789                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |804| 
    1790                    ;* --------------------------------------------------------------------------*
    1791                            .dwpsn  file "../driverlib/interrupt.c",line 809,column 9,is_stmt,isa 1
    1792                    ;----------------------------------------------------------------------
    1793                    ; 809 | ui32Ret = HWREG(g_pui32EnRegs[(ui32Interrupt - 16) / 32]) &            
    1794                    ; 810 |           (1 << ((ui32Interrupt - 16) & 31));                          
    1795                    ;----------------------------------------------------------------------
    1796 0000028a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1797 0000028c 4946              LDR       A2, $C$CON10          ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1798 0000028e 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1799 00000290 0940              LSRS      A1, A1, #5            ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1800 00000292 1020F851          LDR       A2, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |809|  ; [KEEP 32-BIT INS]
    1801 00000296 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1802 00000298 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1803 0000029a 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1804 0000029c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1805 0000029e 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |809|  ; [KEEP 32-BIT INS]
    1806 000002a2 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1807 000002a4 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1808 000002a6 9101              STR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |809|  ; [ORIG 16-BIT INS]
    1809                    ;* --------------------------------------------------------------------------*
    1810 000002a8           ||$C$L23||:    
    1811                            .dwpsn  file "../driverlib/interrupt.c",line 812,column 5,is_stmt,isa 1
    1812                    ;----------------------------------------------------------------------
    1813                    ; 812 | return(ui32Ret);                                                       
    1814                    ;----------------------------------------------------------------------
    1815 000002a8 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |812|  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   34

    1816                            .dwpsn  file "../driverlib/interrupt.c",line 813,column 1,is_stmt,isa 1
    1817 000002aa B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1818                            .dwcfi  cfa_offset, 0
    1819                    $C$DW$63        .dwtag  DW_TAG_TI_branch
    1820                            .dwattr $C$DW$63, DW_AT_low_pc(0x00)
    1821                            .dwattr $C$DW$63, DW_AT_TI_return
    1822                    
    1823 000002ac 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1824                            ; BRANCH OCCURS                  ; [] 
    1825                            .dwattr $C$DW$59, DW_AT_TI_end_file("../driverlib/interrupt.c")
    1826                            .dwattr $C$DW$59, DW_AT_TI_end_line(0x32d)
    1827                            .dwattr $C$DW$59, DW_AT_TI_end_column(0x01)
    1828                            .dwendentry
    1829                            .dwendtag $C$DW$59
    1830                    
    1831                    ;******************************************************************************
    1832                    ;* CONSTANT TABLE                                                             *
    1833                    ;******************************************************************************
    1834 000002ae                   .sect   ".text"
    1835                            .align  4
    1836 000002ae ED0846C0  ||$C$CON1||:    .bits   -536810232,32
         000002b2 0000E000 
    1837                            .align  4
    1838 000002b2 0000E000! ||$C$CON2||:    .bits   g_pfnRAMVectors,32
         000002b6 00000000 
    1839 000002b8                   .sect   ".text"
    1840                            .clink
    1841                            .thumbfunc IntPendSet
    1842 000002b8                   .thumb
    1843                            .global IntPendSet
    1844                    
    1845                    $C$DW$64        .dwtag  DW_TAG_subprogram
    1846                            .dwattr $C$DW$64, DW_AT_name("IntPendSet")
    1847                            .dwattr $C$DW$64, DW_AT_low_pc(IntPendSet)
    1848                            .dwattr $C$DW$64, DW_AT_high_pc(0x00)
    1849                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("IntPendSet")
    1850                            .dwattr $C$DW$64, DW_AT_external
    1851                            .dwattr $C$DW$64, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    1852                            .dwattr $C$DW$64, DW_AT_TI_begin_line(0x34c)
    1853                            .dwattr $C$DW$64, DW_AT_TI_begin_column(0x01)
    1854                            .dwattr $C$DW$64, DW_AT_decl_file("../driverlib/interrupt.c")
    1855                            .dwattr $C$DW$64, DW_AT_decl_line(0x34c)
    1856                            .dwattr $C$DW$64, DW_AT_decl_column(0x01)
    1857                            .dwattr $C$DW$64, DW_AT_TI_max_frame_size(0x08)
    1858                            .dwpsn  file "../driverlib/interrupt.c",line 845,column 1,is_stmt,address IntPendSet,isa 1
    1859                    
    1860                            .dwfde $C$DW$CIE, IntPendSet
    1861                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
    1862                            .dwattr $C$DW$65, DW_AT_name("ui32Interrupt")
    1863                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("ui32Interrupt")
    1864                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$25)
    1865                            .dwattr $C$DW$65, DW_AT_location[DW_OP_reg0]
    1866                    
    1867                    ;----------------------------------------------------------------------
    1868                    ; 844 | IntPendSet(uint32_t ui32Interrupt)                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   35

    1869                    ;----------------------------------------------------------------------
    1870                    
    1871                    ;*****************************************************************************
    1872                    ;* FUNCTION NAME: IntPendSet                                                 *
    1873                    ;*                                                                           *
    1874                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1875                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    1876                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1877                    ;*****************************************************************************
    1878 000002b8           IntPendSet:
    1879                    ;* --------------------------------------------------------------------------*
    1880                            .dwcfi  cfa_offset, 0
    1881 000002b8 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1882                            .dwcfi  cfa_offset, 8
    1883                    $C$DW$66        .dwtag  DW_TAG_variable
    1884                            .dwattr $C$DW$66, DW_AT_name("ui32Interrupt")
    1885                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("ui32Interrupt")
    1886                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$25)
    1887                            .dwattr $C$DW$66, DW_AT_location[DW_OP_breg13 0]
    1888                    
    1889                    ;----------------------------------------------------------------------
    1890                    ; 846 | //                                                                     
    1891                    ; 847 | // Check the arguments.                                                
    1892                    ; 848 | //                                                                     
    1893                    ; 849 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
    1894                    ; 851 | //                                                                     
    1895                    ; 852 | // Determine the interrupt to pend.                                    
    1896                    ; 853 | //                                                                     
    1897                    ;----------------------------------------------------------------------
    1898 000002bc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |845|  ; [ORIG 16-BIT INS]
    1899                            .dwpsn  file "../driverlib/interrupt.c",line 854,column 5,is_stmt,isa 1
    1900                    ;----------------------------------------------------------------------
    1901                    ; 854 | if(ui32Interrupt == FAULT_NMI)                                         
    1902                    ; 856 |     //                                                                 
    1903                    ; 857 |     // Pend the NMI interrupt.                                         
    1904                    ; 858 |     //                                                                 
    1905                    ;----------------------------------------------------------------------
    1906 000002be 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |854|  ; [ORIG 16-BIT INS]
    1907 000002c0 2802              CMP       A1, #2                ; [DPU_V7M3_PIPE] |854|  ; [ORIG 16-BIT INS]
    1908 000002c2 D105              BNE       ||$C$L24||            ; [DPU_V7M3_PIPE] |854|  ; [ORIG 16-BIT INS]
    1909                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |854| 
    1910                    ;* --------------------------------------------------------------------------*
    1911                            .dwpsn  file "../driverlib/interrupt.c",line 859,column 9,is_stmt,isa 1
    1912                    ;----------------------------------------------------------------------
    1913                    ; 859 | HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_NMI_SET;                         
    1914                    ;----------------------------------------------------------------------
    1915 000002c4 493A              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |859|  ; [ORIG 16-BIT INS]
    1916 000002c6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |859|  ; [ORIG 16-BIT INS]
    1917 000002c8 4000F040          ORR       A1, A1, #-2147483648  ; [DPU_V7M3_PIPE] |859|  ; [KEEP 32-BIT INS]
    1918 000002cc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |859|  ; [ORIG 16-BIT INS]
    1919                            .dwpsn  file "../driverlib/interrupt.c",line 860,column 5,is_stmt,isa 1
    1920 000002ce E021              B         ||$C$L27||            ; [DPU_V7M3_PIPE] |860|  ; [ORIG 16-BIT INS]
    1921                            ; BRANCH OCCURS {||$C$L27||}     ; [] |860| 
    1922                    ;* --------------------------------------------------------------------------*
    1923 000002d0           ||$C$L24||:    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   36

    1924                            .dwpsn  file "../driverlib/interrupt.c",line 861,column 10,is_stmt,isa 1
    1925                    ;----------------------------------------------------------------------
    1926                    ; 861 | else if(ui32Interrupt == FAULT_PENDSV)                                 
    1927                    ; 863 |     //                                                                 
    1928                    ; 864 |     // Pend the PendSV interrupt.                                      
    1929                    ; 865 |     //                                                                 
    1930                    ;----------------------------------------------------------------------
    1931 000002d0 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |861|  ; [ORIG 16-BIT INS]
    1932 000002d2 280E              CMP       A1, #14               ; [DPU_V7M3_PIPE] |861|  ; [ORIG 16-BIT INS]
    1933 000002d4 D105              BNE       ||$C$L25||            ; [DPU_V7M3_PIPE] |861|  ; [ORIG 16-BIT INS]
    1934                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |861| 
    1935                    ;* --------------------------------------------------------------------------*
    1936                            .dwpsn  file "../driverlib/interrupt.c",line 866,column 9,is_stmt,isa 1
    1937                    ;----------------------------------------------------------------------
    1938                    ; 866 | HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PEND_SV;                         
    1939                    ;----------------------------------------------------------------------
    1940 000002d6 4936              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |866|  ; [ORIG 16-BIT INS]
    1941 000002d8 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |866|  ; [ORIG 16-BIT INS]
    1942 000002da 5080F040          ORR       A1, A1, #268435456    ; [DPU_V7M3_PIPE] |866|  ; [KEEP 32-BIT INS]
    1943 000002de 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |866|  ; [ORIG 16-BIT INS]
    1944                            .dwpsn  file "../driverlib/interrupt.c",line 867,column 5,is_stmt,isa 1
    1945 000002e0 E018              B         ||$C$L27||            ; [DPU_V7M3_PIPE] |867|  ; [ORIG 16-BIT INS]
    1946                            ; BRANCH OCCURS {||$C$L27||}     ; [] |867| 
    1947                    ;* --------------------------------------------------------------------------*
    1948 000002e2           ||$C$L25||:    
    1949                            .dwpsn  file "../driverlib/interrupt.c",line 868,column 10,is_stmt,isa 1
    1950                    ;----------------------------------------------------------------------
    1951                    ; 868 | else if(ui32Interrupt == FAULT_SYSTICK)                                
    1952                    ; 870 |     //                                                                 
    1953                    ; 871 |     // Pend the SysTick interrupt.                                     
    1954                    ; 872 |     //                                                                 
    1955                    ;----------------------------------------------------------------------
    1956 000002e2 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |868|  ; [ORIG 16-BIT INS]
    1957 000002e4 280F              CMP       A1, #15               ; [DPU_V7M3_PIPE] |868|  ; [ORIG 16-BIT INS]
    1958 000002e6 D105              BNE       ||$C$L26||            ; [DPU_V7M3_PIPE] |868|  ; [ORIG 16-BIT INS]
    1959                            ; BRANCHCC OCCURS {||$C$L26||}   ; [] |868| 
    1960                    ;* --------------------------------------------------------------------------*
    1961                            .dwpsn  file "../driverlib/interrupt.c",line 873,column 9,is_stmt,isa 1
    1962                    ;----------------------------------------------------------------------
    1963                    ; 873 | HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTSET;                       
    1964                    ;----------------------------------------------------------------------
    1965 000002e8 4931              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |873|  ; [ORIG 16-BIT INS]
    1966 000002ea 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |873|  ; [ORIG 16-BIT INS]
    1967 000002ec 6080F040          ORR       A1, A1, #67108864     ; [DPU_V7M3_PIPE] |873|  ; [KEEP 32-BIT INS]
    1968 000002f0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |873|  ; [ORIG 16-BIT INS]
    1969                            .dwpsn  file "../driverlib/interrupt.c",line 874,column 5,is_stmt,isa 1
    1970 000002f2 E00F              B         ||$C$L27||            ; [DPU_V7M3_PIPE] |874|  ; [ORIG 16-BIT INS]
    1971                            ; BRANCH OCCURS {||$C$L27||}     ; [] |874| 
    1972                    ;* --------------------------------------------------------------------------*
    1973 000002f4           ||$C$L26||:    
    1974                            .dwpsn  file "../driverlib/interrupt.c",line 875,column 10,is_stmt,isa 1
    1975                    ;----------------------------------------------------------------------
    1976                    ; 875 | else if(ui32Interrupt >= 16)                                           
    1977                    ; 877 |     //                                                                 
    1978                    ; 878 |     // Pend the general interrupt.                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   37

    1979                    ; 879 |     //                                                                 
    1980                    ;----------------------------------------------------------------------
    1981 000002f4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |875|  ; [ORIG 16-BIT INS]
    1982 000002f6 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |875|  ; [ORIG 16-BIT INS]
    1983 000002f8 D30C              BCC       ||$C$L27||            ; [DPU_V7M3_PIPE] |875|  ; [ORIG 16-BIT INS]
    1984                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |875| 
    1985                    ;* --------------------------------------------------------------------------*
    1986                            .dwpsn  file "../driverlib/interrupt.c",line 880,column 9,is_stmt,isa 1
    1987                    ;----------------------------------------------------------------------
    1988                    ; 880 | HWREG(g_pui32PendRegs[(ui32Interrupt - 16) / 32]) =                    
    1989                    ; 881 |     1 << ((ui32Interrupt - 16) & 31);                                  
    1990                    ;----------------------------------------------------------------------
    1991 000002fa 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1992 000002fc 4A2D              LDR       A3, $C$CON13          ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1993 000002fe 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1994 00000300 0941              LSRS      A2, A1, #5            ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1995 00000302 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1996 00000304 2021F852          LDR       A3, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |880|  ; [KEEP 32-BIT INS]
    1997 00000308 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1998 0000030a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    1999 0000030c 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |880|  ; [KEEP 32-BIT INS]
    2000 00000310 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    2001 00000312 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |880|  ; [ORIG 16-BIT INS]
    2002                            .dwpsn  file "../driverlib/interrupt.c",line 883,column 1,is_stmt,isa 1
    2003                    ;* --------------------------------------------------------------------------*
    2004 00000314           ||$C$L27||:    
    2005 00000314 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2006                            .dwcfi  cfa_offset, 0
    2007                    $C$DW$67        .dwtag  DW_TAG_TI_branch
    2008                            .dwattr $C$DW$67, DW_AT_low_pc(0x00)
    2009                            .dwattr $C$DW$67, DW_AT_TI_return
    2010                    
    2011 00000316 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2012                            ; BRANCH OCCURS                  ; [] 
    2013                            .dwattr $C$DW$64, DW_AT_TI_end_file("../driverlib/interrupt.c")
    2014                            .dwattr $C$DW$64, DW_AT_TI_end_line(0x373)
    2015                            .dwattr $C$DW$64, DW_AT_TI_end_column(0x01)
    2016                            .dwendentry
    2017                            .dwendtag $C$DW$64
    2018                    
    2019                    ;******************************************************************************
    2020                    ;* CONSTANT TABLE                                                             *
    2021                    ;******************************************************************************
    2022 00000318                   .sect   ".text"
    2023                            .align  4
    2024 00000318 00000000! ||$C$CON3||:    .bits   _IntDefaultHandler,32
    2025                            .align  4
    2026 0000031c E000ED0C  ||$C$CON4||:    .bits   -536810228,32
    2027                            .align  4
    2028 00000320 05FA0000  ||$C$CON5||:    .bits   100270080,32
    2029                            .align  4
    2030 00000324 00000000! ||$C$CON6||:    .bits   g_pui32Priority,32
    2031 00000328                   .sect   ".text"
    2032                            .clink
    2033                            .thumbfunc IntPendClear
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   38

    2034 00000328                   .thumb
    2035                            .global IntPendClear
    2036                    
    2037                    $C$DW$68        .dwtag  DW_TAG_subprogram
    2038                            .dwattr $C$DW$68, DW_AT_name("IntPendClear")
    2039                            .dwattr $C$DW$68, DW_AT_low_pc(IntPendClear)
    2040                            .dwattr $C$DW$68, DW_AT_high_pc(0x00)
    2041                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("IntPendClear")
    2042                            .dwattr $C$DW$68, DW_AT_external
    2043                            .dwattr $C$DW$68, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    2044                            .dwattr $C$DW$68, DW_AT_TI_begin_line(0x390)
    2045                            .dwattr $C$DW$68, DW_AT_TI_begin_column(0x01)
    2046                            .dwattr $C$DW$68, DW_AT_decl_file("../driverlib/interrupt.c")
    2047                            .dwattr $C$DW$68, DW_AT_decl_line(0x390)
    2048                            .dwattr $C$DW$68, DW_AT_decl_column(0x01)
    2049                            .dwattr $C$DW$68, DW_AT_TI_max_frame_size(0x08)
    2050                            .dwpsn  file "../driverlib/interrupt.c",line 913,column 1,is_stmt,address IntPendClear,isa 1
    2051                    
    2052                            .dwfde $C$DW$CIE, IntPendClear
    2053                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
    2054                            .dwattr $C$DW$69, DW_AT_name("ui32Interrupt")
    2055                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("ui32Interrupt")
    2056                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$25)
    2057                            .dwattr $C$DW$69, DW_AT_location[DW_OP_reg0]
    2058                    
    2059                    ;----------------------------------------------------------------------
    2060                    ; 912 | IntPendClear(uint32_t ui32Interrupt)                                   
    2061                    ;----------------------------------------------------------------------
    2062                    
    2063                    ;*****************************************************************************
    2064                    ;* FUNCTION NAME: IntPendClear                                               *
    2065                    ;*                                                                           *
    2066                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2067                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    2068                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2069                    ;*****************************************************************************
    2070 00000328           IntPendClear:
    2071                    ;* --------------------------------------------------------------------------*
    2072                            .dwcfi  cfa_offset, 0
    2073 00000328 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2074                            .dwcfi  cfa_offset, 8
    2075                    $C$DW$70        .dwtag  DW_TAG_variable
    2076                            .dwattr $C$DW$70, DW_AT_name("ui32Interrupt")
    2077                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("ui32Interrupt")
    2078                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$25)
    2079                            .dwattr $C$DW$70, DW_AT_location[DW_OP_breg13 0]
    2080                    
    2081                    ;----------------------------------------------------------------------
    2082                    ; 914 | //                                                                     
    2083                    ; 915 | // Check the arguments.                                                
    2084                    ; 916 | //                                                                     
    2085                    ; 917 | ASSERT(ui32Interrupt < NUM_INTERRUPTS);                                
    2086                    ; 919 | //                                                                     
    2087                    ; 920 | // Determine the interrupt to unpend.                                  
    2088                    ; 921 | //                                                                     
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   39

    2089                    ;----------------------------------------------------------------------
    2090 0000032c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |913|  ; [ORIG 16-BIT INS]
    2091                            .dwpsn  file "../driverlib/interrupt.c",line 922,column 5,is_stmt,isa 1
    2092                    ;----------------------------------------------------------------------
    2093                    ; 922 | if(ui32Interrupt == FAULT_PENDSV)                                      
    2094                    ; 924 |     //                                                                 
    2095                    ; 925 |     // Unpend the PendSV interrupt.                                    
    2096                    ; 926 |     //                                                                 
    2097                    ;----------------------------------------------------------------------
    2098 0000032e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |922|  ; [ORIG 16-BIT INS]
    2099 00000330 280E              CMP       A1, #14               ; [DPU_V7M3_PIPE] |922|  ; [ORIG 16-BIT INS]
    2100 00000332 D105              BNE       ||$C$L28||            ; [DPU_V7M3_PIPE] |922|  ; [ORIG 16-BIT INS]
    2101                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |922| 
    2102                    ;* --------------------------------------------------------------------------*
    2103                            .dwpsn  file "../driverlib/interrupt.c",line 927,column 9,is_stmt,isa 1
    2104                    ;----------------------------------------------------------------------
    2105                    ; 927 | HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_UNPEND_SV;                       
    2106                    ;----------------------------------------------------------------------
    2107 00000334 491E              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |927|  ; [ORIG 16-BIT INS]
    2108 00000336 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |927|  ; [ORIG 16-BIT INS]
    2109 00000338 6000F040          ORR       A1, A1, #134217728    ; [DPU_V7M3_PIPE] |927|  ; [KEEP 32-BIT INS]
    2110 0000033c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |927|  ; [ORIG 16-BIT INS]
    2111                            .dwpsn  file "../driverlib/interrupt.c",line 928,column 5,is_stmt,isa 1
    2112 0000033e E018              B         ||$C$L30||            ; [DPU_V7M3_PIPE] |928|  ; [ORIG 16-BIT INS]
    2113                            ; BRANCH OCCURS {||$C$L30||}     ; [] |928| 
    2114                    ;* --------------------------------------------------------------------------*
    2115 00000340           ||$C$L28||:    
    2116                            .dwpsn  file "../driverlib/interrupt.c",line 929,column 10,is_stmt,isa 1
    2117                    ;----------------------------------------------------------------------
    2118                    ; 929 | else if(ui32Interrupt == FAULT_SYSTICK)                                
    2119                    ; 931 |     //                                                                 
    2120                    ; 932 |     // Unpend the SysTick interrupt.                                   
    2121                    ; 933 |     //                                                                 
    2122                    ;----------------------------------------------------------------------
    2123 00000340 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |929|  ; [ORIG 16-BIT INS]
    2124 00000342 280F              CMP       A1, #15               ; [DPU_V7M3_PIPE] |929|  ; [ORIG 16-BIT INS]
    2125 00000344 D105              BNE       ||$C$L29||            ; [DPU_V7M3_PIPE] |929|  ; [ORIG 16-BIT INS]
    2126                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |929| 
    2127                    ;* --------------------------------------------------------------------------*
    2128                            .dwpsn  file "../driverlib/interrupt.c",line 934,column 9,is_stmt,isa 1
    2129                    ;----------------------------------------------------------------------
    2130                    ; 934 | HWREG(NVIC_INT_CTRL) |= NVIC_INT_CTRL_PENDSTCLR;                       
    2131                    ;----------------------------------------------------------------------
    2132 00000346 491A              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |934|  ; [ORIG 16-BIT INS]
    2133 00000348 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |934|  ; [ORIG 16-BIT INS]
    2134 0000034a 7000F040          ORR       A1, A1, #33554432     ; [DPU_V7M3_PIPE] |934|  ; [KEEP 32-BIT INS]
    2135 0000034e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |934|  ; [ORIG 16-BIT INS]
    2136                            .dwpsn  file "../driverlib/interrupt.c",line 935,column 5,is_stmt,isa 1
    2137 00000350 E00F              B         ||$C$L30||            ; [DPU_V7M3_PIPE] |935|  ; [ORIG 16-BIT INS]
    2138                            ; BRANCH OCCURS {||$C$L30||}     ; [] |935| 
    2139                    ;* --------------------------------------------------------------------------*
    2140 00000352           ||$C$L29||:    
    2141                            .dwpsn  file "../driverlib/interrupt.c",line 936,column 10,is_stmt,isa 1
    2142                    ;----------------------------------------------------------------------
    2143                    ; 936 | else if(ui32Interrupt >= 16)                                           
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   40

    2144                    ; 938 |     //                                                                 
    2145                    ; 939 |     // Unpend the general interrupt.                                   
    2146                    ; 940 |     //                                                                 
    2147                    ;----------------------------------------------------------------------
    2148 00000352 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |936|  ; [ORIG 16-BIT INS]
    2149 00000354 2810              CMP       A1, #16               ; [DPU_V7M3_PIPE] |936|  ; [ORIG 16-BIT INS]
    2150 00000356 D30C              BCC       ||$C$L30||            ; [DPU_V7M3_PIPE] |936|  ; [ORIG 16-BIT INS]
    2151                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |936| 
    2152                    ;* --------------------------------------------------------------------------*
    2153                            .dwpsn  file "../driverlib/interrupt.c",line 941,column 9,is_stmt,isa 1
    2154                    ;----------------------------------------------------------------------
    2155                    ; 941 | HWREG(g_pui32UnpendRegs[(ui32Interrupt - 16) / 32]) =                  
    2156                    ; 942 |     1 << ((ui32Interrupt - 16) & 31);                                  
    2157                    ;----------------------------------------------------------------------
    2158 00000358 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2159 0000035a 4A17              LDR       A3, $C$CON14          ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2160 0000035c 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2161 0000035e 0941              LSRS      A2, A1, #5            ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2162 00000360 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2163 00000362 2021F852          LDR       A3, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |941|  ; [KEEP 32-BIT INS]
    2164 00000366 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2165 00000368 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2166 0000036a 001FF000          AND       A1, A1, #31           ; [DPU_V7M3_PIPE] |941|  ; [KEEP 32-BIT INS]
    2167 0000036e 4081              LSLS      A2, A2, A1            ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2168 00000370 6011              STR       A2, [A3, #0]          ; [DPU_V7M3_PIPE] |941|  ; [ORIG 16-BIT INS]
    2169                            .dwpsn  file "../driverlib/interrupt.c",line 944,column 1,is_stmt,isa 1
    2170                    ;* --------------------------------------------------------------------------*
    2171 00000372           ||$C$L30||:    
    2172 00000372 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2173                            .dwcfi  cfa_offset, 0
    2174                    $C$DW$71        .dwtag  DW_TAG_TI_branch
    2175                            .dwattr $C$DW$71, DW_AT_low_pc(0x00)
    2176                            .dwattr $C$DW$71, DW_AT_TI_return
    2177                    
    2178 00000374 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2179                            ; BRANCH OCCURS                  ; [] 
    2180                            .dwattr $C$DW$68, DW_AT_TI_end_file("../driverlib/interrupt.c")
    2181                            .dwattr $C$DW$68, DW_AT_TI_end_line(0x3b0)
    2182                            .dwattr $C$DW$68, DW_AT_TI_end_column(0x01)
    2183                            .dwendentry
    2184                            .dwendtag $C$DW$68
    2185                    
    2186 00000376                   .sect   ".text"
    2187                            .clink
    2188                            .thumbfunc IntPriorityMaskSet
    2189 00000376                   .thumb
    2190                            .global IntPriorityMaskSet
    2191                    
    2192                    $C$DW$72        .dwtag  DW_TAG_subprogram
    2193                            .dwattr $C$DW$72, DW_AT_name("IntPriorityMaskSet")
    2194                            .dwattr $C$DW$72, DW_AT_low_pc(IntPriorityMaskSet)
    2195                            .dwattr $C$DW$72, DW_AT_high_pc(0x00)
    2196                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("IntPriorityMaskSet")
    2197                            .dwattr $C$DW$72, DW_AT_external
    2198                            .dwattr $C$DW$72, DW_AT_TI_begin_file("../driverlib/interrupt.c")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   41

    2199                            .dwattr $C$DW$72, DW_AT_TI_begin_line(0x3d2)
    2200                            .dwattr $C$DW$72, DW_AT_TI_begin_column(0x01)
    2201                            .dwattr $C$DW$72, DW_AT_decl_file("../driverlib/interrupt.c")
    2202                            .dwattr $C$DW$72, DW_AT_decl_line(0x3d2)
    2203                            .dwattr $C$DW$72, DW_AT_decl_column(0x01)
    2204                            .dwattr $C$DW$72, DW_AT_TI_max_frame_size(0x08)
    2205                            .dwpsn  file "../driverlib/interrupt.c",line 979,column 1,is_stmt,address IntPriorityMaskSet,i
    2206                    
    2207                            .dwfde $C$DW$CIE, IntPriorityMaskSet
    2208                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
    2209                            .dwattr $C$DW$73, DW_AT_name("ui32PriorityMask")
    2210                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("ui32PriorityMask")
    2211                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$25)
    2212                            .dwattr $C$DW$73, DW_AT_location[DW_OP_reg0]
    2213                    
    2214                    ;----------------------------------------------------------------------
    2215                    ; 978 | IntPriorityMaskSet(uint32_t ui32PriorityMask)                          
    2216                    ;----------------------------------------------------------------------
    2217                    
    2218                    ;*****************************************************************************
    2219                    ;* FUNCTION NAME: IntPriorityMaskSet                                         *
    2220                    ;*                                                                           *
    2221                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2222                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2223                    ;*                           FPEXC,FPSCR                                     *
    2224                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2225                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2226                    ;*                           FPEXC,FPSCR                                     *
    2227                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    2228                    ;*****************************************************************************
    2229 00000376           IntPriorityMaskSet:
    2230                    ;* --------------------------------------------------------------------------*
    2231                            .dwcfi  cfa_offset, 0
    2232 00000376 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2233                            .dwcfi  cfa_offset, 8
    2234                            .dwcfi  save_reg_to_mem, 14, -4
    2235                            .dwcfi  save_reg_to_mem, 3, -8
    2236                    $C$DW$74        .dwtag  DW_TAG_variable
    2237                            .dwattr $C$DW$74, DW_AT_name("ui32PriorityMask")
    2238                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("ui32PriorityMask")
    2239                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$25)
    2240                            .dwattr $C$DW$74, DW_AT_location[DW_OP_breg13 0]
    2241                    
    2242                    ;----------------------------------------------------------------------
    2243                    ; 980 | //                                                                     
    2244                    ; 981 | // Set the priority mask.                                              
    2245                    ; 982 | //                                                                     
    2246                    ;----------------------------------------------------------------------
    2247 00000378 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |979|  ; [ORIG 16-BIT INS]
    2248                            .dwpsn  file "../driverlib/interrupt.c",line 983,column 5,is_stmt,isa 1
    2249                    ;----------------------------------------------------------------------
    2250                    ; 983 | CPUbasepriSet(ui32PriorityMask);                                       
    2251                    ;----------------------------------------------------------------------
    2252 0000037a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |983|  ; [ORIG 16-BIT INS]
    2253                    $C$DW$75        .dwtag  DW_TAG_TI_branch
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   42

    2254                            .dwattr $C$DW$75, DW_AT_low_pc(0x00)
    2255                            .dwattr $C$DW$75, DW_AT_name("CPUbasepriSet")
    2256                            .dwattr $C$DW$75, DW_AT_TI_call
    2257                    
    2258 0000037c FFFEF7FF!         BL        CPUbasepriSet         ; [DPU_V7M3_PIPE] |983|  ; [KEEP 32-BIT INS]
    2259                            ; CALL OCCURS {CPUbasepriSet }   ; [] |983| 
    2260                            .dwpsn  file "../driverlib/interrupt.c",line 984,column 1,is_stmt,isa 1
    2261                    $C$DW$76        .dwtag  DW_TAG_TI_branch
    2262                            .dwattr $C$DW$76, DW_AT_low_pc(0x00)
    2263                            .dwattr $C$DW$76, DW_AT_TI_return
    2264                    
    2265 00000380 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2266                            .dwcfi  cfa_offset, 0
    2267                            .dwcfi  restore_reg, 3
    2268                            ; BRANCH OCCURS                  ; [] 
    2269                            .dwattr $C$DW$72, DW_AT_TI_end_file("../driverlib/interrupt.c")
    2270                            .dwattr $C$DW$72, DW_AT_TI_end_line(0x3d8)
    2271                            .dwattr $C$DW$72, DW_AT_TI_end_column(0x01)
    2272                            .dwendentry
    2273                            .dwendtag $C$DW$72
    2274                    
    2275 00000382                   .sect   ".text"
    2276                            .clink
    2277                            .thumbfunc IntPriorityMaskGet
    2278 00000382                   .thumb
    2279                            .global IntPriorityMaskGet
    2280                    
    2281                    $C$DW$77        .dwtag  DW_TAG_subprogram
    2282                            .dwattr $C$DW$77, DW_AT_name("IntPriorityMaskGet")
    2283                            .dwattr $C$DW$77, DW_AT_low_pc(IntPriorityMaskGet)
    2284                            .dwattr $C$DW$77, DW_AT_high_pc(0x00)
    2285                            .dwattr $C$DW$77, DW_AT_TI_symbol_name("IntPriorityMaskGet")
    2286                            .dwattr $C$DW$77, DW_AT_external
    2287                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$25)
    2288                            .dwattr $C$DW$77, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    2289                            .dwattr $C$DW$77, DW_AT_TI_begin_line(0x3f7)
    2290                            .dwattr $C$DW$77, DW_AT_TI_begin_column(0x01)
    2291                            .dwattr $C$DW$77, DW_AT_decl_file("../driverlib/interrupt.c")
    2292                            .dwattr $C$DW$77, DW_AT_decl_line(0x3f7)
    2293                            .dwattr $C$DW$77, DW_AT_decl_column(0x01)
    2294                            .dwattr $C$DW$77, DW_AT_TI_max_frame_size(0x08)
    2295                            .dwpsn  file "../driverlib/interrupt.c",line 1016,column 1,is_stmt,address IntPriorityMaskGet,
    2296                    
    2297                            .dwfde $C$DW$CIE, IntPriorityMaskGet
    2298                    ;----------------------------------------------------------------------
    2299                    ; 1015 | IntPriorityMaskGet(void)                                               
    2300                    ; 1017 | //                                                                     
    2301                    ; 1018 | // Return the current priority mask.                                   
    2302                    ; 1019 | //                                                                     
    2303                    ;----------------------------------------------------------------------
    2304                    
    2305                    ;*****************************************************************************
    2306                    ;* FUNCTION NAME: IntPriorityMaskGet                                         *
    2307                    ;*                                                                           *
    2308                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   43

    2309                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2310                    ;*                           FPEXC,FPSCR                                     *
    2311                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    2312                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    2313                    ;*                           FPEXC,FPSCR                                     *
    2314                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
    2315                    ;*****************************************************************************
    2316 00000382           IntPriorityMaskGet:
    2317                    ;* --------------------------------------------------------------------------*
    2318                            .dwcfi  cfa_offset, 0
    2319 00000382 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2320                            .dwcfi  cfa_offset, 8
    2321                            .dwcfi  save_reg_to_mem, 14, -4
    2322                            .dwcfi  save_reg_to_mem, 3, -8
    2323                            .dwpsn  file "../driverlib/interrupt.c",line 1020,column 5,is_stmt,isa 1
    2324                    ;----------------------------------------------------------------------
    2325                    ; 1020 | return(CPUbasepriGet());                                               
    2326                    ;----------------------------------------------------------------------
    2327                    $C$DW$78        .dwtag  DW_TAG_TI_branch
    2328                            .dwattr $C$DW$78, DW_AT_low_pc(0x00)
    2329                            .dwattr $C$DW$78, DW_AT_name("CPUbasepriGet")
    2330                            .dwattr $C$DW$78, DW_AT_TI_call
    2331                    
    2332 00000384 FFFEF7FF!         BL        CPUbasepriGet         ; [DPU_V7M3_PIPE] |1020|  ; [KEEP 32-BIT INS]
    2333                            ; CALL OCCURS {CPUbasepriGet }   ; [] |1020| 
    2334                            .dwpsn  file "../driverlib/interrupt.c",line 1021,column 1,is_stmt,isa 1
    2335                    $C$DW$79        .dwtag  DW_TAG_TI_branch
    2336                            .dwattr $C$DW$79, DW_AT_low_pc(0x00)
    2337                            .dwattr $C$DW$79, DW_AT_TI_return
    2338                    
    2339 00000388 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2340                            .dwcfi  cfa_offset, 0
    2341                            .dwcfi  restore_reg, 3
    2342                            ; BRANCH OCCURS                  ; [] 
    2343                            .dwattr $C$DW$77, DW_AT_TI_end_file("../driverlib/interrupt.c")
    2344                            .dwattr $C$DW$77, DW_AT_TI_end_line(0x3fd)
    2345                            .dwattr $C$DW$77, DW_AT_TI_end_column(0x01)
    2346                            .dwendentry
    2347                            .dwendtag $C$DW$77
    2348                    
    2349 0000038a                   .sect   ".text"
    2350                            .clink
    2351                            .thumbfunc IntTrigger
    2352 0000038a                   .thumb
    2353                            .global IntTrigger
    2354                    
    2355                    $C$DW$80        .dwtag  DW_TAG_subprogram
    2356                            .dwattr $C$DW$80, DW_AT_name("IntTrigger")
    2357                            .dwattr $C$DW$80, DW_AT_low_pc(IntTrigger)
    2358                            .dwattr $C$DW$80, DW_AT_high_pc(0x00)
    2359                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("IntTrigger")
    2360                            .dwattr $C$DW$80, DW_AT_external
    2361                            .dwattr $C$DW$80, DW_AT_TI_begin_file("../driverlib/interrupt.c")
    2362                            .dwattr $C$DW$80, DW_AT_TI_begin_line(0x412)
    2363                            .dwattr $C$DW$80, DW_AT_TI_begin_column(0x01)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   44

    2364                            .dwattr $C$DW$80, DW_AT_decl_file("../driverlib/interrupt.c")
    2365                            .dwattr $C$DW$80, DW_AT_decl_line(0x412)
    2366                            .dwattr $C$DW$80, DW_AT_decl_column(0x01)
    2367                            .dwattr $C$DW$80, DW_AT_TI_max_frame_size(0x08)
    2368                            .dwpsn  file "../driverlib/interrupt.c",line 1043,column 1,is_stmt,address IntTrigger,isa 1
    2369                    
    2370                            .dwfde $C$DW$CIE, IntTrigger
    2371                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
    2372                            .dwattr $C$DW$81, DW_AT_name("ui32Interrupt")
    2373                            .dwattr $C$DW$81, DW_AT_TI_symbol_name("ui32Interrupt")
    2374                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$25)
    2375                            .dwattr $C$DW$81, DW_AT_location[DW_OP_reg0]
    2376                    
    2377                    ;----------------------------------------------------------------------
    2378                    ; 1042 | IntTrigger(uint32_t ui32Interrupt)                                     
    2379                    ;----------------------------------------------------------------------
    2380                    
    2381                    ;*****************************************************************************
    2382                    ;* FUNCTION NAME: IntTrigger                                                 *
    2383                    ;*                                                                           *
    2384                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2385                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    2386                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2387                    ;*****************************************************************************
    2388 0000038a           IntTrigger:
    2389                    ;* --------------------------------------------------------------------------*
    2390                            .dwcfi  cfa_offset, 0
    2391 0000038a 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2392                            .dwcfi  cfa_offset, 8
    2393                    $C$DW$82        .dwtag  DW_TAG_variable
    2394                            .dwattr $C$DW$82, DW_AT_name("ui32Interrupt")
    2395                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("ui32Interrupt")
    2396                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$25)
    2397                            .dwattr $C$DW$82, DW_AT_location[DW_OP_breg13 0]
    2398                    
    2399                    ;----------------------------------------------------------------------
    2400                    ; 1044 | //                                                                     
    2401                    ; 1045 | // Check the arguments.                                                
    2402                    ; 1046 | //                                                                     
    2403                    ; 1047 | ASSERT((ui32Interrupt >= 16) && (ui32Interrupt < NUM_INTERRUPTS));     
    2404                    ; 1049 | //                                                                     
    2405                    ; 1050 | // Trigger this interrupt.                                             
    2406                    ; 1051 | //                                                                     
    2407                    ;----------------------------------------------------------------------
    2408 0000038e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1043|  ; [ORIG 16-BIT INS]
    2409                            .dwpsn  file "../driverlib/interrupt.c",line 1052,column 5,is_stmt,isa 1
    2410                    ;----------------------------------------------------------------------
    2411                    ; 1052 | HWREG(NVIC_SW_TRIG) = ui32Interrupt - 16;                              
    2412                    ;----------------------------------------------------------------------
    2413 00000390 490A              LDR       A2, $C$CON15          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    2414 00000392 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    2415 00000394 3810              SUBS      A1, A1, #16           ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    2416 00000396 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |1052|  ; [ORIG 16-BIT INS]
    2417                            .dwpsn  file "../driverlib/interrupt.c",line 1053,column 1,is_stmt,isa 1
    2418 00000398 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   45

    2419                            .dwcfi  cfa_offset, 0
    2420                    $C$DW$83        .dwtag  DW_TAG_TI_branch
    2421                            .dwattr $C$DW$83, DW_AT_low_pc(0x00)
    2422                            .dwattr $C$DW$83, DW_AT_TI_return
    2423                    
    2424 0000039a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2425                            ; BRANCH OCCURS                  ; [] 
    2426                            .dwattr $C$DW$80, DW_AT_TI_end_file("../driverlib/interrupt.c")
    2427                            .dwattr $C$DW$80, DW_AT_TI_end_line(0x41d)
    2428                            .dwattr $C$DW$80, DW_AT_TI_end_column(0x01)
    2429                            .dwendentry
    2430                            .dwendtag $C$DW$80
    2431                    
    2432                    ;******************************************************************************
    2433                    ;* CONSTANT TABLE                                                             *
    2434                    ;******************************************************************************
    2435 0000039c                   .sect   ".text"
    2436                            .align  4
    2437 0000039c 00000000! ||$C$CON7||:    .bits   g_pui32Regs,32
    2438                            .align  4
    2439 000003a0 E000ED24  ||$C$CON8||:    .bits   -536810204,32
    2440                            .align  4
    2441 000003a4 E000E010  ||$C$CON9||:    .bits   -536813552,32
    2442                            .align  4
    2443 000003a8 00000000! ||$C$CON10||:   .bits   g_pui32EnRegs,32
    2444                            .align  4
    2445 000003ac 00000000! ||$C$CON11||:   .bits   g_pui32Dii16Regs,32
    2446                            .align  4
    2447 000003b0 E000ED04  ||$C$CON12||:   .bits   -536810236,32
    2448                            .align  4
    2449 000003b4 00000000! ||$C$CON13||:   .bits   g_pui32PendRegs,32
    2450                            .align  4
    2451 000003b8 00000000! ||$C$CON14||:   .bits   g_pui32UnpendRegs,32
    2452                            .align  4
    2453 000003bc E000EF00  ||$C$CON15||:   .bits   -536809728,32
    2454                    ;*****************************************************************************
    2455                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    2456                    ;*****************************************************************************
    2457                            .global CPUcpsie
    2458                            .global CPUcpsid
    2459                            .global CPUbasepriSet
    2460                            .global CPUbasepriGet
    2461                    
    2462                    ;******************************************************************************
    2463                    ;* BUILD ATTRIBUTES                                                           *
    2464                    ;******************************************************************************
    2465                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    2466                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    2467                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    2468                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    2469                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    2470                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    2471                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    2472                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    2473                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   46

    2474                            .battr "aeabi", Tag_File, 1, Tag_ABI_VFP_args(3)
    2475                            .battr "TI", Tag_File, 1, Tag_FP_interface(1)
    2476                    
    2477                    ;******************************************************************************
    2478                    ;* TYPE INFORMATION                                                           *
    2479                    ;******************************************************************************
    2480                    
    2481                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    2482                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
    2483                    $C$DW$84        .dwtag  DW_TAG_member
    2484                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$14)
    2485                            .dwattr $C$DW$84, DW_AT_name("__max_align1")
    2486                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("__max_align1")
    2487                            .dwattr $C$DW$84, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    2488                            .dwattr $C$DW$84, DW_AT_accessibility(DW_ACCESS_public)
    2489                            .dwattr $C$DW$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
    2490                            .dwattr $C$DW$84, DW_AT_decl_line(0x70)
    2491                            .dwattr $C$DW$84, DW_AT_decl_column(0x0c)
    2492                    
    2493                    $C$DW$85        .dwtag  DW_TAG_member
    2494                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$18)
    2495                            .dwattr $C$DW$85, DW_AT_name("__max_align2")
    2496                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("__max_align2")
    2497                            .dwattr $C$DW$85, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    2498                            .dwattr $C$DW$85, DW_AT_accessibility(DW_ACCESS_public)
    2499                            .dwattr $C$DW$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
    2500                            .dwattr $C$DW$85, DW_AT_decl_line(0x71)
    2501                            .dwattr $C$DW$85, DW_AT_decl_column(0x0e)
    2502                    
    2503                            .dwattr $C$DW$T$21, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2504                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x6f)
    2505                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    2506                            .dwendtag $C$DW$T$21
    2507                    
    2508                    $C$DW$T$23      .dwtag  DW_TAG_typedef
    2509                            .dwattr $C$DW$T$23, DW_AT_name("__max_align_t")
    2510                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$21)
    2511                            .dwattr $C$DW$T$23, DW_AT_language(DW_LANG_C)
    2512                            .dwattr $C$DW$T$23, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2513                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x72)
    2514                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x03)
    2515                    
    2516                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    2517                            .dwattr $C$DW$T$2, DW_AT_name("void")
    2518                    
    2519                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    2520                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    2521                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    2522                    
    2523                    
    2524                    $C$DW$T$28      .dwtag  DW_TAG_subroutine_type
    2525                            .dwattr $C$DW$T$28, DW_AT_language(DW_LANG_C)
    2526                            .dwendtag $C$DW$T$28
    2527                    
    2528                    $C$DW$T$29      .dwtag  DW_TAG_pointer_type
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   47

    2529                            .dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$28)
    2530                            .dwattr $C$DW$T$29, DW_AT_address_class(0x20)
    2531                    
    2532                    
    2533                    $C$DW$T$30      .dwtag  DW_TAG_array_type
    2534                            .dwattr $C$DW$T$30, DW_AT_type(*$C$DW$T$29)
    2535                            .dwattr $C$DW$T$30, DW_AT_language(DW_LANG_C)
    2536                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x26c)
    2537                    $C$DW$86        .dwtag  DW_TAG_subrange_type
    2538                            .dwattr $C$DW$86, DW_AT_upper_bound(0x9a)
    2539                    
    2540                            .dwendtag $C$DW$T$30
    2541                    
    2542                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    2543                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    2544                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    2545                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    2546                    
    2547                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    2548                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    2549                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    2550                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    2551                    
    2552                    $C$DW$T$37      .dwtag  DW_TAG_typedef
    2553                            .dwattr $C$DW$T$37, DW_AT_name("__int8_t")
    2554                            .dwattr $C$DW$T$37, DW_AT_type(*$C$DW$T$5)
    2555                            .dwattr $C$DW$T$37, DW_AT_language(DW_LANG_C)
    2556                            .dwattr $C$DW$T$37, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2557                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x39)
    2558                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x16)
    2559                    
    2560                    $C$DW$T$38      .dwtag  DW_TAG_typedef
    2561                            .dwattr $C$DW$T$38, DW_AT_name("__int_least8_t")
    2562                            .dwattr $C$DW$T$38, DW_AT_type(*$C$DW$T$37)
    2563                            .dwattr $C$DW$T$38, DW_AT_language(DW_LANG_C)
    2564                            .dwattr $C$DW$T$38, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2565                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x58)
    2566                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x12)
    2567                    
    2568                    $C$DW$T$39      .dwtag  DW_TAG_typedef
    2569                            .dwattr $C$DW$T$39, DW_AT_name("int_least8_t")
    2570                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$38)
    2571                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    2572                            .dwattr $C$DW$T$39, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2573                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x28)
    2574                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x19)
    2575                    
    2576                    $C$DW$T$40      .dwtag  DW_TAG_typedef
    2577                            .dwattr $C$DW$T$40, DW_AT_name("int8_t")
    2578                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$37)
    2579                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    2580                            .dwattr $C$DW$T$40, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2581                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x24)
    2582                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x13)
    2583                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   48

    2584                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    2585                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    2586                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    2587                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    2588                    
    2589                    $C$DW$T$34      .dwtag  DW_TAG_typedef
    2590                            .dwattr $C$DW$T$34, DW_AT_name("__uint8_t")
    2591                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$6)
    2592                            .dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
    2593                            .dwattr $C$DW$T$34, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2594                            .dwattr $C$DW$T$34, DW_AT_decl_line(0x3a)
    2595                            .dwattr $C$DW$T$34, DW_AT_decl_column(0x18)
    2596                    
    2597                    $C$DW$T$41      .dwtag  DW_TAG_typedef
    2598                            .dwattr $C$DW$T$41, DW_AT_name("__sa_family_t")
    2599                            .dwattr $C$DW$T$41, DW_AT_type(*$C$DW$T$34)
    2600                            .dwattr $C$DW$T$41, DW_AT_language(DW_LANG_C)
    2601                            .dwattr $C$DW$T$41, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2602                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x43)
    2603                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x13)
    2604                    
    2605                    $C$DW$T$42      .dwtag  DW_TAG_typedef
    2606                            .dwattr $C$DW$T$42, DW_AT_name("__uint_least8_t")
    2607                            .dwattr $C$DW$T$42, DW_AT_type(*$C$DW$T$34)
    2608                            .dwattr $C$DW$T$42, DW_AT_language(DW_LANG_C)
    2609                            .dwattr $C$DW$T$42, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2610                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x6d)
    2611                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x13)
    2612                    
    2613                    $C$DW$T$43      .dwtag  DW_TAG_typedef
    2614                            .dwattr $C$DW$T$43, DW_AT_name("uint_least8_t")
    2615                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$42)
    2616                            .dwattr $C$DW$T$43, DW_AT_language(DW_LANG_C)
    2617                            .dwattr $C$DW$T$43, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2618                            .dwattr $C$DW$T$43, DW_AT_decl_line(0x2d)
    2619                            .dwattr $C$DW$T$43, DW_AT_decl_column(0x1a)
    2620                    
    2621                    $C$DW$T$35      .dwtag  DW_TAG_typedef
    2622                            .dwattr $C$DW$T$35, DW_AT_name("uint8_t")
    2623                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$34)
    2624                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    2625                            .dwattr $C$DW$T$35, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2626                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x38)
    2627                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x14)
    2628                    
    2629                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    2630                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    2631                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    2632                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    2633                    
    2634                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    2635                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    2636                            .dwattr $C$DW$T$8, DW_AT_name("short")
    2637                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    2638                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   49

    2639                    $C$DW$T$44      .dwtag  DW_TAG_typedef
    2640                            .dwattr $C$DW$T$44, DW_AT_name("__int16_t")
    2641                            .dwattr $C$DW$T$44, DW_AT_type(*$C$DW$T$8)
    2642                            .dwattr $C$DW$T$44, DW_AT_language(DW_LANG_C)
    2643                            .dwattr $C$DW$T$44, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2644                            .dwattr $C$DW$T$44, DW_AT_decl_line(0x3b)
    2645                            .dwattr $C$DW$T$44, DW_AT_decl_column(0x11)
    2646                    
    2647                    $C$DW$T$45      .dwtag  DW_TAG_typedef
    2648                            .dwattr $C$DW$T$45, DW_AT_name("__int_least16_t")
    2649                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$44)
    2650                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    2651                            .dwattr $C$DW$T$45, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2652                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x59)
    2653                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x13)
    2654                    
    2655                    $C$DW$T$46      .dwtag  DW_TAG_typedef
    2656                            .dwattr $C$DW$T$46, DW_AT_name("int_least16_t")
    2657                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    2658                            .dwattr $C$DW$T$46, DW_AT_language(DW_LANG_C)
    2659                            .dwattr $C$DW$T$46, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2660                            .dwattr $C$DW$T$46, DW_AT_decl_line(0x29)
    2661                            .dwattr $C$DW$T$46, DW_AT_decl_column(0x1a)
    2662                    
    2663                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    2664                            .dwattr $C$DW$T$47, DW_AT_name("int16_t")
    2665                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$44)
    2666                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    2667                            .dwattr $C$DW$T$47, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2668                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x29)
    2669                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x14)
    2670                    
    2671                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    2672                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    2673                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    2674                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    2675                    
    2676                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    2677                            .dwattr $C$DW$T$48, DW_AT_name("___wchar_t")
    2678                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$9)
    2679                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    2680                            .dwattr $C$DW$T$48, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2681                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x76)
    2682                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x1a)
    2683                    
    2684                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    2685                            .dwattr $C$DW$T$49, DW_AT_name("__uint16_t")
    2686                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$9)
    2687                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    2688                            .dwattr $C$DW$T$49, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2689                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x3c)
    2690                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x19)
    2691                    
    2692                    $C$DW$T$50      .dwtag  DW_TAG_typedef
    2693                            .dwattr $C$DW$T$50, DW_AT_name("__mode_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   50

    2694                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$49)
    2695                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    2696                            .dwattr $C$DW$T$50, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2697                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x39)
    2698                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x14)
    2699                    
    2700                    $C$DW$T$51      .dwtag  DW_TAG_typedef
    2701                            .dwattr $C$DW$T$51, DW_AT_name("__uint_least16_t")
    2702                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$49)
    2703                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    2704                            .dwattr $C$DW$T$51, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2705                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x6e)
    2706                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x14)
    2707                    
    2708                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    2709                            .dwattr $C$DW$T$52, DW_AT_name("__char16_t")
    2710                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    2711                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    2712                            .dwattr $C$DW$T$52, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2713                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x66)
    2714                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x1a)
    2715                    
    2716                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    2717                            .dwattr $C$DW$T$53, DW_AT_name("uint_least16_t")
    2718                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$51)
    2719                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    2720                            .dwattr $C$DW$T$53, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2721                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x2e)
    2722                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x1a)
    2723                    
    2724                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    2725                            .dwattr $C$DW$T$54, DW_AT_name("uint16_t")
    2726                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$49)
    2727                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    2728                            .dwattr $C$DW$T$54, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2729                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x3d)
    2730                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x15)
    2731                    
    2732                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    2733                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    2734                            .dwattr $C$DW$T$10, DW_AT_name("int")
    2735                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    2736                    
    2737                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    2738                            .dwattr $C$DW$T$55, DW_AT_name("_Mbstatet")
    2739                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$10)
    2740                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    2741                            .dwattr $C$DW$T$55, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2742                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x84)
    2743                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x0d)
    2744                    
    2745                    $C$DW$T$56      .dwtag  DW_TAG_typedef
    2746                            .dwattr $C$DW$T$56, DW_AT_name("__mbstate_t")
    2747                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$55)
    2748                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   51

    2749                            .dwattr $C$DW$T$56, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2750                            .dwattr $C$DW$T$56, DW_AT_decl_line(0x87)
    2751                            .dwattr $C$DW$T$56, DW_AT_decl_column(0x13)
    2752                    
    2753                    $C$DW$T$57      .dwtag  DW_TAG_typedef
    2754                            .dwattr $C$DW$T$57, DW_AT_name("__accmode_t")
    2755                            .dwattr $C$DW$T$57, DW_AT_type(*$C$DW$T$10)
    2756                            .dwattr $C$DW$T$57, DW_AT_language(DW_LANG_C)
    2757                            .dwattr $C$DW$T$57, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2758                            .dwattr $C$DW$T$57, DW_AT_decl_line(0x3a)
    2759                            .dwattr $C$DW$T$57, DW_AT_decl_column(0x0e)
    2760                    
    2761                    $C$DW$T$58      .dwtag  DW_TAG_typedef
    2762                            .dwattr $C$DW$T$58, DW_AT_name("__cpulevel_t")
    2763                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$10)
    2764                            .dwattr $C$DW$T$58, DW_AT_language(DW_LANG_C)
    2765                            .dwattr $C$DW$T$58, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2766                            .dwattr $C$DW$T$58, DW_AT_decl_line(0x4b)
    2767                            .dwattr $C$DW$T$58, DW_AT_decl_column(0x0e)
    2768                    
    2769                    $C$DW$T$59      .dwtag  DW_TAG_typedef
    2770                            .dwattr $C$DW$T$59, DW_AT_name("__cpusetid_t")
    2771                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$10)
    2772                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
    2773                            .dwattr $C$DW$T$59, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2774                            .dwattr $C$DW$T$59, DW_AT_decl_line(0x4c)
    2775                            .dwattr $C$DW$T$59, DW_AT_decl_column(0x0e)
    2776                    
    2777                    $C$DW$T$60      .dwtag  DW_TAG_typedef
    2778                            .dwattr $C$DW$T$60, DW_AT_name("__cpuwhich_t")
    2779                            .dwattr $C$DW$T$60, DW_AT_type(*$C$DW$T$10)
    2780                            .dwattr $C$DW$T$60, DW_AT_language(DW_LANG_C)
    2781                            .dwattr $C$DW$T$60, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2782                            .dwattr $C$DW$T$60, DW_AT_decl_line(0x4a)
    2783                            .dwattr $C$DW$T$60, DW_AT_decl_column(0x0e)
    2784                    
    2785                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    2786                            .dwattr $C$DW$T$61, DW_AT_name("__ct_rune_t")
    2787                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$10)
    2788                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    2789                            .dwattr $C$DW$T$61, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2790                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x60)
    2791                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x0e)
    2792                    
    2793                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    2794                            .dwattr $C$DW$T$62, DW_AT_name("__rune_t")
    2795                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$61)
    2796                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    2797                            .dwattr $C$DW$T$62, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2798                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x61)
    2799                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x15)
    2800                    
    2801                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    2802                            .dwattr $C$DW$T$63, DW_AT_name("__wint_t")
    2803                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$61)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   52

    2804                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    2805                            .dwattr $C$DW$T$63, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2806                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x62)
    2807                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x15)
    2808                    
    2809                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    2810                            .dwattr $C$DW$T$64, DW_AT_name("__int32_t")
    2811                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$10)
    2812                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    2813                            .dwattr $C$DW$T$64, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2814                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x3d)
    2815                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x0f)
    2816                    
    2817                    $C$DW$T$65      .dwtag  DW_TAG_typedef
    2818                            .dwattr $C$DW$T$65, DW_AT_name("__blksize_t")
    2819                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$64)
    2820                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    2821                            .dwattr $C$DW$T$65, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2822                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x2e)
    2823                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x13)
    2824                    
    2825                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    2826                            .dwattr $C$DW$T$66, DW_AT_name("__clockid_t")
    2827                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$64)
    2828                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    2829                            .dwattr $C$DW$T$66, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2830                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x30)
    2831                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x13)
    2832                    
    2833                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    2834                            .dwattr $C$DW$T$67, DW_AT_name("__critical_t")
    2835                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$64)
    2836                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    2837                            .dwattr $C$DW$T$67, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2838                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x4e)
    2839                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x13)
    2840                    
    2841                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    2842                            .dwattr $C$DW$T$68, DW_AT_name("__int_fast16_t")
    2843                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$64)
    2844                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    2845                            .dwattr $C$DW$T$68, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2846                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x55)
    2847                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x13)
    2848                    
    2849                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    2850                            .dwattr $C$DW$T$69, DW_AT_name("int_fast16_t")
    2851                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$68)
    2852                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    2853                            .dwattr $C$DW$T$69, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2854                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x33)
    2855                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x19)
    2856                    
    2857                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    2858                            .dwattr $C$DW$T$70, DW_AT_name("__int_fast32_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   53

    2859                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$64)
    2860                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    2861                            .dwattr $C$DW$T$70, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2862                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x56)
    2863                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x13)
    2864                    
    2865                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    2866                            .dwattr $C$DW$T$71, DW_AT_name("int_fast32_t")
    2867                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$70)
    2868                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    2869                            .dwattr $C$DW$T$71, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2870                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x34)
    2871                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x19)
    2872                    
    2873                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    2874                            .dwattr $C$DW$T$72, DW_AT_name("__int_fast8_t")
    2875                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$64)
    2876                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    2877                            .dwattr $C$DW$T$72, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2878                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x54)
    2879                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x13)
    2880                    
    2881                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    2882                            .dwattr $C$DW$T$73, DW_AT_name("int_fast8_t")
    2883                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$72)
    2884                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    2885                            .dwattr $C$DW$T$73, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2886                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x32)
    2887                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x18)
    2888                    
    2889                    $C$DW$T$74      .dwtag  DW_TAG_typedef
    2890                            .dwattr $C$DW$T$74, DW_AT_name("__int_least32_t")
    2891                            .dwattr $C$DW$T$74, DW_AT_type(*$C$DW$T$64)
    2892                            .dwattr $C$DW$T$74, DW_AT_language(DW_LANG_C)
    2893                            .dwattr $C$DW$T$74, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2894                            .dwattr $C$DW$T$74, DW_AT_decl_line(0x5a)
    2895                            .dwattr $C$DW$T$74, DW_AT_decl_column(0x13)
    2896                    
    2897                    $C$DW$T$75      .dwtag  DW_TAG_typedef
    2898                            .dwattr $C$DW$T$75, DW_AT_name("int_least32_t")
    2899                            .dwattr $C$DW$T$75, DW_AT_type(*$C$DW$T$74)
    2900                            .dwattr $C$DW$T$75, DW_AT_language(DW_LANG_C)
    2901                            .dwattr $C$DW$T$75, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2902                            .dwattr $C$DW$T$75, DW_AT_decl_line(0x2a)
    2903                            .dwattr $C$DW$T$75, DW_AT_decl_column(0x1a)
    2904                    
    2905                    $C$DW$T$76      .dwtag  DW_TAG_typedef
    2906                            .dwattr $C$DW$T$76, DW_AT_name("__intfptr_t")
    2907                            .dwattr $C$DW$T$76, DW_AT_type(*$C$DW$T$64)
    2908                            .dwattr $C$DW$T$76, DW_AT_language(DW_LANG_C)
    2909                            .dwattr $C$DW$T$76, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2910                            .dwattr $C$DW$T$76, DW_AT_decl_line(0x51)
    2911                            .dwattr $C$DW$T$76, DW_AT_decl_column(0x13)
    2912                    
    2913                    $C$DW$T$77      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   54

    2914                            .dwattr $C$DW$T$77, DW_AT_name("__intptr_t")
    2915                            .dwattr $C$DW$T$77, DW_AT_type(*$C$DW$T$64)
    2916                            .dwattr $C$DW$T$77, DW_AT_language(DW_LANG_C)
    2917                            .dwattr $C$DW$T$77, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2918                            .dwattr $C$DW$T$77, DW_AT_decl_line(0x53)
    2919                            .dwattr $C$DW$T$77, DW_AT_decl_column(0x13)
    2920                    
    2921                    $C$DW$T$78      .dwtag  DW_TAG_typedef
    2922                            .dwattr $C$DW$T$78, DW_AT_name("intptr_t")
    2923                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$77)
    2924                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    2925                            .dwattr $C$DW$T$78, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2926                            .dwattr $C$DW$T$78, DW_AT_decl_line(0x4c)
    2927                            .dwattr $C$DW$T$78, DW_AT_decl_column(0x15)
    2928                    
    2929                    $C$DW$T$79      .dwtag  DW_TAG_typedef
    2930                            .dwattr $C$DW$T$79, DW_AT_name("__lwpid_t")
    2931                            .dwattr $C$DW$T$79, DW_AT_type(*$C$DW$T$64)
    2932                            .dwattr $C$DW$T$79, DW_AT_language(DW_LANG_C)
    2933                            .dwattr $C$DW$T$79, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2934                            .dwattr $C$DW$T$79, DW_AT_decl_line(0x38)
    2935                            .dwattr $C$DW$T$79, DW_AT_decl_column(0x13)
    2936                    
    2937                    $C$DW$T$80      .dwtag  DW_TAG_typedef
    2938                            .dwattr $C$DW$T$80, DW_AT_name("__pid_t")
    2939                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$64)
    2940                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    2941                            .dwattr $C$DW$T$80, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2942                            .dwattr $C$DW$T$80, DW_AT_decl_line(0x3f)
    2943                            .dwattr $C$DW$T$80, DW_AT_decl_column(0x13)
    2944                    
    2945                    $C$DW$T$81      .dwtag  DW_TAG_typedef
    2946                            .dwattr $C$DW$T$81, DW_AT_name("__ptrdiff_t")
    2947                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$64)
    2948                            .dwattr $C$DW$T$81, DW_AT_language(DW_LANG_C)
    2949                            .dwattr $C$DW$T$81, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2950                            .dwattr $C$DW$T$81, DW_AT_decl_line(0x5c)
    2951                            .dwattr $C$DW$T$81, DW_AT_decl_column(0x13)
    2952                    
    2953                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    2954                            .dwattr $C$DW$T$82, DW_AT_name("__register_t")
    2955                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$64)
    2956                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    2957                            .dwattr $C$DW$T$82, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2958                            .dwattr $C$DW$T$82, DW_AT_decl_line(0x5d)
    2959                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    2960                    
    2961                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    2962                            .dwattr $C$DW$T$83, DW_AT_name("__segsz_t")
    2963                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$64)
    2964                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    2965                            .dwattr $C$DW$T$83, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2966                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x5e)
    2967                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x13)
    2968                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   55

    2969                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    2970                            .dwattr $C$DW$T$84, DW_AT_name("__ssize_t")
    2971                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$64)
    2972                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    2973                            .dwattr $C$DW$T$84, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2974                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x60)
    2975                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x13)
    2976                    
    2977                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    2978                            .dwattr $C$DW$T$85, DW_AT_name("int32_t")
    2979                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$64)
    2980                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    2981                            .dwattr $C$DW$T$85, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2982                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x2e)
    2983                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x14)
    2984                    
    2985                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    2986                            .dwattr $C$DW$T$87, DW_AT_name("__nl_item")
    2987                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$10)
    2988                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    2989                            .dwattr $C$DW$T$87, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    2990                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x3b)
    2991                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x0e)
    2992                    
    2993                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    2994                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    2995                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    2996                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    2997                    
    2998                    $C$DW$T$24      .dwtag  DW_TAG_typedef
    2999                            .dwattr $C$DW$T$24, DW_AT_name("__uint32_t")
    3000                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$11)
    3001                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    3002                            .dwattr $C$DW$T$24, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3003                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x3e)
    3004                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x17)
    3005                    
    3006                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    3007                            .dwattr $C$DW$T$88, DW_AT_name("__clock_t")
    3008                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$24)
    3009                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    3010                            .dwattr $C$DW$T$88, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3011                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x4d)
    3012                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x14)
    3013                    
    3014                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    3015                            .dwattr $C$DW$T$89, DW_AT_name("__fflags_t")
    3016                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$24)
    3017                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    3018                            .dwattr $C$DW$T$89, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3019                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x31)
    3020                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x14)
    3021                    
    3022                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    3023                            .dwattr $C$DW$T$90, DW_AT_name("__fixpt_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   56

    3024                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$24)
    3025                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    3026                            .dwattr $C$DW$T$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3027                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x76)
    3028                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x14)
    3029                    
    3030                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    3031                            .dwattr $C$DW$T$91, DW_AT_name("__gid_t")
    3032                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$24)
    3033                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    3034                            .dwattr $C$DW$T$91, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3035                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x34)
    3036                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x14)
    3037                    
    3038                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    3039                            .dwattr $C$DW$T$92, DW_AT_name("__size_t")
    3040                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$24)
    3041                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    3042                            .dwattr $C$DW$T$92, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3043                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x5f)
    3044                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x14)
    3045                    
    3046                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    3047                            .dwattr $C$DW$T$93, DW_AT_name("__socklen_t")
    3048                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$24)
    3049                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    3050                            .dwattr $C$DW$T$93, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3051                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x44)
    3052                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x14)
    3053                    
    3054                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    3055                            .dwattr $C$DW$T$94, DW_AT_name("__time_t")
    3056                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$24)
    3057                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    3058                            .dwattr $C$DW$T$94, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3059                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x64)
    3060                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x19)
    3061                    
    3062                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    3063                            .dwattr $C$DW$T$95, DW_AT_name("__u_register_t")
    3064                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$24)
    3065                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    3066                            .dwattr $C$DW$T$95, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3067                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x71)
    3068                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x14)
    3069                    
    3070                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    3071                            .dwattr $C$DW$T$96, DW_AT_name("__uid_t")
    3072                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$24)
    3073                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    3074                            .dwattr $C$DW$T$96, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3075                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x48)
    3076                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x14)
    3077                    
    3078                    $C$DW$T$97      .dwtag  DW_TAG_typedef
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   57

    3079                            .dwattr $C$DW$T$97, DW_AT_name("__uint_fast16_t")
    3080                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$24)
    3081                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    3082                            .dwattr $C$DW$T$97, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3083                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x6a)
    3084                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x14)
    3085                    
    3086                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    3087                            .dwattr $C$DW$T$98, DW_AT_name("uint_fast16_t")
    3088                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$97)
    3089                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    3090                            .dwattr $C$DW$T$98, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3091                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x38)
    3092                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1a)
    3093                    
    3094                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    3095                            .dwattr $C$DW$T$99, DW_AT_name("__uint_fast32_t")
    3096                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$24)
    3097                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    3098                            .dwattr $C$DW$T$99, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3099                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x6b)
    3100                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x14)
    3101                    
    3102                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    3103                            .dwattr $C$DW$T$100, DW_AT_name("uint_fast32_t")
    3104                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
    3105                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    3106                            .dwattr $C$DW$T$100, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3107                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x39)
    3108                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x1a)
    3109                    
    3110                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    3111                            .dwattr $C$DW$T$101, DW_AT_name("__uint_fast8_t")
    3112                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$24)
    3113                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    3114                            .dwattr $C$DW$T$101, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3115                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x69)
    3116                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x14)
    3117                    
    3118                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    3119                            .dwattr $C$DW$T$102, DW_AT_name("uint_fast8_t")
    3120                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$101)
    3121                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    3122                            .dwattr $C$DW$T$102, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3123                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x37)
    3124                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x19)
    3125                    
    3126                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    3127                            .dwattr $C$DW$T$103, DW_AT_name("__uint_least32_t")
    3128                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$24)
    3129                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    3130                            .dwattr $C$DW$T$103, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3131                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x6f)
    3132                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x14)
    3133                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   58

    3134                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    3135                            .dwattr $C$DW$T$104, DW_AT_name("__char32_t")
    3136                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
    3137                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    3138                            .dwattr $C$DW$T$104, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3139                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x67)
    3140                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x1a)
    3141                    
    3142                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    3143                            .dwattr $C$DW$T$105, DW_AT_name("uint_least32_t")
    3144                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$103)
    3145                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    3146                            .dwattr $C$DW$T$105, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3147                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x2f)
    3148                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x1a)
    3149                    
    3150                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    3151                            .dwattr $C$DW$T$106, DW_AT_name("__uintfptr_t")
    3152                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$24)
    3153                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    3154                            .dwattr $C$DW$T$106, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3155                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x66)
    3156                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x14)
    3157                    
    3158                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    3159                            .dwattr $C$DW$T$107, DW_AT_name("__uintptr_t")
    3160                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$24)
    3161                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    3162                            .dwattr $C$DW$T$107, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3163                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x68)
    3164                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x14)
    3165                    
    3166                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    3167                            .dwattr $C$DW$T$108, DW_AT_name("uintptr_t")
    3168                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$107)
    3169                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
    3170                            .dwattr $C$DW$T$108, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3171                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x50)
    3172                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x16)
    3173                    
    3174                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    3175                            .dwattr $C$DW$T$109, DW_AT_name("__vm_offset_t")
    3176                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$24)
    3177                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    3178                            .dwattr $C$DW$T$109, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3179                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x72)
    3180                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x14)
    3181                    
    3182                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    3183                            .dwattr $C$DW$T$110, DW_AT_name("__vm_paddr_t")
    3184                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$24)
    3185                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    3186                            .dwattr $C$DW$T$110, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3187                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x73)
    3188                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x14)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   59

    3189                    
    3190                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    3191                            .dwattr $C$DW$T$111, DW_AT_name("__vm_size_t")
    3192                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$24)
    3193                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    3194                            .dwattr $C$DW$T$111, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3195                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x74)
    3196                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x14)
    3197                    
    3198                    $C$DW$T$25      .dwtag  DW_TAG_typedef
    3199                            .dwattr $C$DW$T$25, DW_AT_name("uint32_t")
    3200                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$24)
    3201                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
    3202                            .dwattr $C$DW$T$25, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3203                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x42)
    3204                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x15)
    3205                    
    3206                    $C$DW$T$115     .dwtag  DW_TAG_const_type
    3207                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$25)
    3208                    
    3209                    
    3210                    $C$DW$T$116     .dwtag  DW_TAG_array_type
    3211                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$115)
    3212                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    3213                            .dwattr $C$DW$T$116, DW_AT_byte_size(0x20)
    3214                    $C$DW$87        .dwtag  DW_TAG_subrange_type
    3215                            .dwattr $C$DW$87, DW_AT_upper_bound(0x07)
    3216                    
    3217                            .dwendtag $C$DW$T$116
    3218                    
    3219                    
    3220                    $C$DW$T$117     .dwtag  DW_TAG_array_type
    3221                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$115)
    3222                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
    3223                            .dwattr $C$DW$T$117, DW_AT_byte_size(0x9c)
    3224                    $C$DW$88        .dwtag  DW_TAG_subrange_type
    3225                            .dwattr $C$DW$88, DW_AT_upper_bound(0x26)
    3226                    
    3227                            .dwendtag $C$DW$T$117
    3228                    
    3229                    
    3230                    $C$DW$T$118     .dwtag  DW_TAG_array_type
    3231                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$115)
    3232                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    3233                            .dwattr $C$DW$T$118, DW_AT_byte_size(0x14)
    3234                    $C$DW$89        .dwtag  DW_TAG_subrange_type
    3235                            .dwattr $C$DW$89, DW_AT_upper_bound(0x04)
    3236                    
    3237                            .dwendtag $C$DW$T$118
    3238                    
    3239                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    3240                            .dwattr $C$DW$T$122, DW_AT_name("__useconds_t")
    3241                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$11)
    3242                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    3243                            .dwattr $C$DW$T$122, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   60

    3244                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x49)
    3245                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x16)
    3246                    
    3247                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    3248                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    3249                            .dwattr $C$DW$T$12, DW_AT_name("long")
    3250                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    3251                    
    3252                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    3253                            .dwattr $C$DW$T$123, DW_AT_name("__key_t")
    3254                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$12)
    3255                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    3256                            .dwattr $C$DW$T$123, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3257                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x37)
    3258                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x0f)
    3259                    
    3260                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    3261                            .dwattr $C$DW$T$124, DW_AT_name("__suseconds_t")
    3262                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$12)
    3263                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    3264                            .dwattr $C$DW$T$124, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3265                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x45)
    3266                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x0f)
    3267                    
    3268                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    3269                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    3270                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    3271                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    3272                    
    3273                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    3274                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    3275                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    3276                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    3277                    
    3278                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    3279                            .dwattr $C$DW$T$125, DW_AT_name("__int64_t")
    3280                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$14)
    3281                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    3282                            .dwattr $C$DW$T$125, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3283                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x43)
    3284                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x14)
    3285                    
    3286                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    3287                            .dwattr $C$DW$T$126, DW_AT_name("__blkcnt_t")
    3288                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$125)
    3289                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    3290                            .dwattr $C$DW$T$126, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3291                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x2f)
    3292                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x13)
    3293                    
    3294                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    3295                            .dwattr $C$DW$T$127, DW_AT_name("__id_t")
    3296                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$125)
    3297                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    3298                            .dwattr $C$DW$T$127, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   61

    3299                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x35)
    3300                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x13)
    3301                    
    3302                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    3303                            .dwattr $C$DW$T$128, DW_AT_name("__int_fast64_t")
    3304                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$125)
    3305                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    3306                            .dwattr $C$DW$T$128, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3307                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x57)
    3308                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x13)
    3309                    
    3310                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    3311                            .dwattr $C$DW$T$129, DW_AT_name("int_fast64_t")
    3312                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$128)
    3313                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    3314                            .dwattr $C$DW$T$129, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3315                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x35)
    3316                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x19)
    3317                    
    3318                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    3319                            .dwattr $C$DW$T$130, DW_AT_name("__int_least64_t")
    3320                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$125)
    3321                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    3322                            .dwattr $C$DW$T$130, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3323                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x5b)
    3324                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x13)
    3325                    
    3326                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    3327                            .dwattr $C$DW$T$131, DW_AT_name("int_least64_t")
    3328                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$130)
    3329                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    3330                            .dwattr $C$DW$T$131, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3331                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x2b)
    3332                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x1a)
    3333                    
    3334                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    3335                            .dwattr $C$DW$T$132, DW_AT_name("__intmax_t")
    3336                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$125)
    3337                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    3338                            .dwattr $C$DW$T$132, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3339                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x52)
    3340                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x13)
    3341                    
    3342                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    3343                            .dwattr $C$DW$T$133, DW_AT_name("intmax_t")
    3344                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$132)
    3345                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    3346                            .dwattr $C$DW$T$133, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3347                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x54)
    3348                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x15)
    3349                    
    3350                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    3351                            .dwattr $C$DW$T$134, DW_AT_name("__off64_t")
    3352                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$125)
    3353                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   62

    3354                            .dwattr $C$DW$T$134, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3355                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x3e)
    3356                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x13)
    3357                    
    3358                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    3359                            .dwattr $C$DW$T$135, DW_AT_name("__off_t")
    3360                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$125)
    3361                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    3362                            .dwattr $C$DW$T$135, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3363                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x3d)
    3364                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x13)
    3365                    
    3366                    $C$DW$T$136     .dwtag  DW_TAG_typedef
    3367                            .dwattr $C$DW$T$136, DW_AT_name("__rlim_t")
    3368                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$125)
    3369                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    3370                            .dwattr $C$DW$T$136, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3371                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x40)
    3372                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x13)
    3373                    
    3374                    $C$DW$T$137     .dwtag  DW_TAG_typedef
    3375                            .dwattr $C$DW$T$137, DW_AT_name("int64_t")
    3376                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$125)
    3377                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    3378                            .dwattr $C$DW$T$137, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3379                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x33)
    3380                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x14)
    3381                    
    3382                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    3383                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    3384                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    3385                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    3386                    
    3387                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    3388                            .dwattr $C$DW$T$138, DW_AT_name("__uint64_t")
    3389                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$15)
    3390                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    3391                            .dwattr $C$DW$T$138, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3392                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x48)
    3393                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x1c)
    3394                    
    3395                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    3396                            .dwattr $C$DW$T$139, DW_AT_name("__dev_t")
    3397                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$138)
    3398                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    3399                            .dwattr $C$DW$T$139, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3400                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x74)
    3401                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x14)
    3402                    
    3403                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    3404                            .dwattr $C$DW$T$140, DW_AT_name("__fsblkcnt_t")
    3405                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$138)
    3406                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    3407                            .dwattr $C$DW$T$140, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3408                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x32)
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   63

    3409                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x14)
    3410                    
    3411                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    3412                            .dwattr $C$DW$T$141, DW_AT_name("__fsfilcnt_t")
    3413                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$138)
    3414                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    3415                            .dwattr $C$DW$T$141, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3416                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x33)
    3417                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x14)
    3418                    
    3419                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    3420                            .dwattr $C$DW$T$142, DW_AT_name("__ino_t")
    3421                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$138)
    3422                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    3423                            .dwattr $C$DW$T$142, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3424                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x36)
    3425                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x14)
    3426                    
    3427                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    3428                            .dwattr $C$DW$T$143, DW_AT_name("__nlink_t")
    3429                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$138)
    3430                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    3431                            .dwattr $C$DW$T$143, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3432                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x3c)
    3433                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x14)
    3434                    
    3435                    $C$DW$T$144     .dwtag  DW_TAG_typedef
    3436                            .dwattr $C$DW$T$144, DW_AT_name("__uint_fast64_t")
    3437                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$138)
    3438                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    3439                            .dwattr $C$DW$T$144, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3440                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x6c)
    3441                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x14)
    3442                    
    3443                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    3444                            .dwattr $C$DW$T$145, DW_AT_name("uint_fast64_t")
    3445                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$144)
    3446                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    3447                            .dwattr $C$DW$T$145, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3448                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x3a)
    3449                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x1a)
    3450                    
    3451                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    3452                            .dwattr $C$DW$T$146, DW_AT_name("__uint_least64_t")
    3453                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$138)
    3454                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    3455                            .dwattr $C$DW$T$146, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3456                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x70)
    3457                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x14)
    3458                    
    3459                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    3460                            .dwattr $C$DW$T$147, DW_AT_name("uint_least64_t")
    3461                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$146)
    3462                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    3463                            .dwattr $C$DW$T$147, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   64

    3464                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x30)
    3465                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x1a)
    3466                    
    3467                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    3468                            .dwattr $C$DW$T$148, DW_AT_name("__uintmax_t")
    3469                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$138)
    3470                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    3471                            .dwattr $C$DW$T$148, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3472                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x67)
    3473                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x14)
    3474                    
    3475                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    3476                            .dwattr $C$DW$T$149, DW_AT_name("__rman_res_t")
    3477                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$148)
    3478                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    3479                            .dwattr $C$DW$T$149, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3480                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x8f)
    3481                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x19)
    3482                    
    3483                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    3484                            .dwattr $C$DW$T$150, DW_AT_name("uintmax_t")
    3485                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$148)
    3486                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    3487                            .dwattr $C$DW$T$150, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3488                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x58)
    3489                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x16)
    3490                    
    3491                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    3492                            .dwattr $C$DW$T$151, DW_AT_name("uint64_t")
    3493                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$138)
    3494                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    3495                            .dwattr $C$DW$T$151, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3496                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x47)
    3497                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x15)
    3498                    
    3499                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    3500                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    3501                            .dwattr $C$DW$T$16, DW_AT_name("float")
    3502                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    3503                    
    3504                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    3505                            .dwattr $C$DW$T$152, DW_AT_name("__float_t")
    3506                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$16)
    3507                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    3508                            .dwattr $C$DW$T$152, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3509                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x50)
    3510                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x10)
    3511                    
    3512                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    3513                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    3514                            .dwattr $C$DW$T$17, DW_AT_name("double")
    3515                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    3516                    
    3517                    $C$DW$T$153     .dwtag  DW_TAG_typedef
    3518                            .dwattr $C$DW$T$153, DW_AT_name("__double_t")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   65

    3519                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$17)
    3520                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    3521                            .dwattr $C$DW$T$153, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3522                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x4f)
    3523                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x11)
    3524                    
    3525                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    3526                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    3527                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    3528                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    3529                    
    3530                    $C$DW$T$154     .dwtag  DW_TAG_base_type
    3531                            .dwattr $C$DW$T$154, DW_AT_encoding(DW_ATE_unsigned_char)
    3532                            .dwattr $C$DW$T$154, DW_AT_name("unsigned char")
    3533                            .dwattr $C$DW$T$154, DW_AT_byte_size(0x01)
    3534                    
    3535                    
    3536                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    3537                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    3538                            .dwattr $C$DW$T$19, DW_AT_declaration
    3539                            .dwattr $C$DW$T$19, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3540                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x47)
    3541                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    3542                            .dwendtag $C$DW$T$19
    3543                    
    3544                    $C$DW$T$156     .dwtag  DW_TAG_pointer_type
    3545                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$19)
    3546                            .dwattr $C$DW$T$156, DW_AT_address_class(0x20)
    3547                    
    3548                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    3549                            .dwattr $C$DW$T$157, DW_AT_name("__mqd_t")
    3550                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$156)
    3551                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    3552                            .dwattr $C$DW$T$157, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3553                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x47)
    3554                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x16)
    3555                    
    3556                    
    3557                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    3558                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    3559                            .dwattr $C$DW$T$20, DW_AT_declaration
    3560                            .dwattr $C$DW$T$20, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3561                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x46)
    3562                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
    3563                            .dwendtag $C$DW$T$20
    3564                    
    3565                    $C$DW$T$158     .dwtag  DW_TAG_pointer_type
    3566                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$20)
    3567                            .dwattr $C$DW$T$158, DW_AT_address_class(0x20)
    3568                    
    3569                    $C$DW$T$159     .dwtag  DW_TAG_typedef
    3570                            .dwattr $C$DW$T$159, DW_AT_name("__timer_t")
    3571                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$158)
    3572                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    3573                            .dwattr $C$DW$T$159, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   66

    3574                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x46)
    3575                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x19)
    3576                    
    3577                    
    3578                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    3579                            .dwattr $C$DW$T$22, DW_AT_name("__va_list_t")
    3580                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x04)
    3581                    $C$DW$90        .dwtag  DW_TAG_member
    3582                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$3)
    3583                            .dwattr $C$DW$90, DW_AT_name("__ap")
    3584                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("__ap")
    3585                            .dwattr $C$DW$90, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    3586                            .dwattr $C$DW$90, DW_AT_accessibility(DW_ACCESS_public)
    3587                            .dwattr $C$DW$90, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/in
    3588                            .dwattr $C$DW$90, DW_AT_decl_line(0x88)
    3589                            .dwattr $C$DW$90, DW_AT_decl_column(0x0c)
    3590                    
    3591                            .dwattr $C$DW$T$22, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS/
    3592                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x87)
    3593                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    3594                            .dwendtag $C$DW$T$22
    3595                    
    3596                    $C$DW$T$160     .dwtag  DW_TAG_typedef
    3597                            .dwattr $C$DW$T$160, DW_AT_name("__va_list")
    3598                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$22)
    3599                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    3600                            .dwattr $C$DW$T$160, DW_AT_decl_file("/home/pola/ti/ccsv8/tools/compiler/ti-cgt-arm_18.1.1.LTS
    3601                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x89)
    3602                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x03)
    3603                    
    3604                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    3605                    
    3606                    ;***************************************************************
    3607                    ;* DWARF CIE ENTRIES                                           *
    3608                    ;***************************************************************
    3609                    
    3610                    $C$DW$CIE       .dwcie 14
    3611                            .dwcfi  cfa_register, 13
    3612                            .dwcfi  cfa_offset, 0
    3613                            .dwcfi  same_value, 4
    3614                            .dwcfi  same_value, 5
    3615                            .dwcfi  same_value, 6
    3616                            .dwcfi  same_value, 7
    3617                            .dwcfi  same_value, 8
    3618                            .dwcfi  same_value, 9
    3619                            .dwcfi  same_value, 10
    3620                            .dwcfi  same_value, 11
    3621                            .dwcfi  same_value, 80
    3622                            .dwcfi  same_value, 81
    3623                            .dwcfi  same_value, 82
    3624                            .dwcfi  same_value, 83
    3625                            .dwcfi  same_value, 84
    3626                            .dwcfi  same_value, 85
    3627                            .dwcfi  same_value, 86
    3628                            .dwcfi  same_value, 87
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   67

    3629                            .dwcfi  same_value, 88
    3630                            .dwcfi  same_value, 89
    3631                            .dwcfi  same_value, 90
    3632                            .dwcfi  same_value, 91
    3633                            .dwcfi  same_value, 92
    3634                            .dwcfi  same_value, 93
    3635                            .dwcfi  same_value, 94
    3636                            .dwcfi  same_value, 95
    3637                            .dwendentry
    3638                    
    3639                    ;***************************************************************
    3640                    ;* DWARF REGISTER MAP                                          *
    3641                    ;***************************************************************
    3642                    
    3643                    $C$DW$91        .dwtag  DW_TAG_TI_assign_register
    3644                            .dwattr $C$DW$91, DW_AT_name("A1")
    3645                            .dwattr $C$DW$91, DW_AT_location[DW_OP_reg0]
    3646                    
    3647                    $C$DW$92        .dwtag  DW_TAG_TI_assign_register
    3648                            .dwattr $C$DW$92, DW_AT_name("A2")
    3649                            .dwattr $C$DW$92, DW_AT_location[DW_OP_reg1]
    3650                    
    3651                    $C$DW$93        .dwtag  DW_TAG_TI_assign_register
    3652                            .dwattr $C$DW$93, DW_AT_name("A3")
    3653                            .dwattr $C$DW$93, DW_AT_location[DW_OP_reg2]
    3654                    
    3655                    $C$DW$94        .dwtag  DW_TAG_TI_assign_register
    3656                            .dwattr $C$DW$94, DW_AT_name("A4")
    3657                            .dwattr $C$DW$94, DW_AT_location[DW_OP_reg3]
    3658                    
    3659                    $C$DW$95        .dwtag  DW_TAG_TI_assign_register
    3660                            .dwattr $C$DW$95, DW_AT_name("V1")
    3661                            .dwattr $C$DW$95, DW_AT_location[DW_OP_reg4]
    3662                    
    3663                    $C$DW$96        .dwtag  DW_TAG_TI_assign_register
    3664                            .dwattr $C$DW$96, DW_AT_name("V2")
    3665                            .dwattr $C$DW$96, DW_AT_location[DW_OP_reg5]
    3666                    
    3667                    $C$DW$97        .dwtag  DW_TAG_TI_assign_register
    3668                            .dwattr $C$DW$97, DW_AT_name("V3")
    3669                            .dwattr $C$DW$97, DW_AT_location[DW_OP_reg6]
    3670                    
    3671                    $C$DW$98        .dwtag  DW_TAG_TI_assign_register
    3672                            .dwattr $C$DW$98, DW_AT_name("V4")
    3673                            .dwattr $C$DW$98, DW_AT_location[DW_OP_reg7]
    3674                    
    3675                    $C$DW$99        .dwtag  DW_TAG_TI_assign_register
    3676                            .dwattr $C$DW$99, DW_AT_name("V5")
    3677                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg8]
    3678                    
    3679                    $C$DW$100       .dwtag  DW_TAG_TI_assign_register
    3680                            .dwattr $C$DW$100, DW_AT_name("V6")
    3681                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg9]
    3682                    
    3683                    $C$DW$101       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   68

    3684                            .dwattr $C$DW$101, DW_AT_name("V7")
    3685                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg10]
    3686                    
    3687                    $C$DW$102       .dwtag  DW_TAG_TI_assign_register
    3688                            .dwattr $C$DW$102, DW_AT_name("V8")
    3689                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg11]
    3690                    
    3691                    $C$DW$103       .dwtag  DW_TAG_TI_assign_register
    3692                            .dwattr $C$DW$103, DW_AT_name("V9")
    3693                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg12]
    3694                    
    3695                    $C$DW$104       .dwtag  DW_TAG_TI_assign_register
    3696                            .dwattr $C$DW$104, DW_AT_name("SP")
    3697                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg13]
    3698                    
    3699                    $C$DW$105       .dwtag  DW_TAG_TI_assign_register
    3700                            .dwattr $C$DW$105, DW_AT_name("LR")
    3701                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg14]
    3702                    
    3703                    $C$DW$106       .dwtag  DW_TAG_TI_assign_register
    3704                            .dwattr $C$DW$106, DW_AT_name("PC")
    3705                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg15]
    3706                    
    3707                    $C$DW$107       .dwtag  DW_TAG_TI_assign_register
    3708                            .dwattr $C$DW$107, DW_AT_name("SR")
    3709                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg17]
    3710                    
    3711                    $C$DW$108       .dwtag  DW_TAG_TI_assign_register
    3712                            .dwattr $C$DW$108, DW_AT_name("AP")
    3713                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg7]
    3714                    
    3715                    $C$DW$109       .dwtag  DW_TAG_TI_assign_register
    3716                            .dwattr $C$DW$109, DW_AT_name("D0")
    3717                            .dwattr $C$DW$109, DW_AT_location[DW_OP_regx 0x40]
    3718                    
    3719                    $C$DW$110       .dwtag  DW_TAG_TI_assign_register
    3720                            .dwattr $C$DW$110, DW_AT_name("D0_hi")
    3721                            .dwattr $C$DW$110, DW_AT_location[DW_OP_regx 0x41]
    3722                    
    3723                    $C$DW$111       .dwtag  DW_TAG_TI_assign_register
    3724                            .dwattr $C$DW$111, DW_AT_name("D1")
    3725                            .dwattr $C$DW$111, DW_AT_location[DW_OP_regx 0x42]
    3726                    
    3727                    $C$DW$112       .dwtag  DW_TAG_TI_assign_register
    3728                            .dwattr $C$DW$112, DW_AT_name("D1_hi")
    3729                            .dwattr $C$DW$112, DW_AT_location[DW_OP_regx 0x43]
    3730                    
    3731                    $C$DW$113       .dwtag  DW_TAG_TI_assign_register
    3732                            .dwattr $C$DW$113, DW_AT_name("D2")
    3733                            .dwattr $C$DW$113, DW_AT_location[DW_OP_regx 0x44]
    3734                    
    3735                    $C$DW$114       .dwtag  DW_TAG_TI_assign_register
    3736                            .dwattr $C$DW$114, DW_AT_name("D2_hi")
    3737                            .dwattr $C$DW$114, DW_AT_location[DW_OP_regx 0x45]
    3738                    
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   69

    3739                    $C$DW$115       .dwtag  DW_TAG_TI_assign_register
    3740                            .dwattr $C$DW$115, DW_AT_name("D3")
    3741                            .dwattr $C$DW$115, DW_AT_location[DW_OP_regx 0x46]
    3742                    
    3743                    $C$DW$116       .dwtag  DW_TAG_TI_assign_register
    3744                            .dwattr $C$DW$116, DW_AT_name("D3_hi")
    3745                            .dwattr $C$DW$116, DW_AT_location[DW_OP_regx 0x47]
    3746                    
    3747                    $C$DW$117       .dwtag  DW_TAG_TI_assign_register
    3748                            .dwattr $C$DW$117, DW_AT_name("D4")
    3749                            .dwattr $C$DW$117, DW_AT_location[DW_OP_regx 0x48]
    3750                    
    3751                    $C$DW$118       .dwtag  DW_TAG_TI_assign_register
    3752                            .dwattr $C$DW$118, DW_AT_name("D4_hi")
    3753                            .dwattr $C$DW$118, DW_AT_location[DW_OP_regx 0x49]
    3754                    
    3755                    $C$DW$119       .dwtag  DW_TAG_TI_assign_register
    3756                            .dwattr $C$DW$119, DW_AT_name("D5")
    3757                            .dwattr $C$DW$119, DW_AT_location[DW_OP_regx 0x4a]
    3758                    
    3759                    $C$DW$120       .dwtag  DW_TAG_TI_assign_register
    3760                            .dwattr $C$DW$120, DW_AT_name("D5_hi")
    3761                            .dwattr $C$DW$120, DW_AT_location[DW_OP_regx 0x4b]
    3762                    
    3763                    $C$DW$121       .dwtag  DW_TAG_TI_assign_register
    3764                            .dwattr $C$DW$121, DW_AT_name("D6")
    3765                            .dwattr $C$DW$121, DW_AT_location[DW_OP_regx 0x4c]
    3766                    
    3767                    $C$DW$122       .dwtag  DW_TAG_TI_assign_register
    3768                            .dwattr $C$DW$122, DW_AT_name("D6_hi")
    3769                            .dwattr $C$DW$122, DW_AT_location[DW_OP_regx 0x4d]
    3770                    
    3771                    $C$DW$123       .dwtag  DW_TAG_TI_assign_register
    3772                            .dwattr $C$DW$123, DW_AT_name("D7")
    3773                            .dwattr $C$DW$123, DW_AT_location[DW_OP_regx 0x4e]
    3774                    
    3775                    $C$DW$124       .dwtag  DW_TAG_TI_assign_register
    3776                            .dwattr $C$DW$124, DW_AT_name("D7_hi")
    3777                            .dwattr $C$DW$124, DW_AT_location[DW_OP_regx 0x4f]
    3778                    
    3779                    $C$DW$125       .dwtag  DW_TAG_TI_assign_register
    3780                            .dwattr $C$DW$125, DW_AT_name("D8")
    3781                            .dwattr $C$DW$125, DW_AT_location[DW_OP_regx 0x50]
    3782                    
    3783                    $C$DW$126       .dwtag  DW_TAG_TI_assign_register
    3784                            .dwattr $C$DW$126, DW_AT_name("D8_hi")
    3785                            .dwattr $C$DW$126, DW_AT_location[DW_OP_regx 0x51]
    3786                    
    3787                    $C$DW$127       .dwtag  DW_TAG_TI_assign_register
    3788                            .dwattr $C$DW$127, DW_AT_name("D9")
    3789                            .dwattr $C$DW$127, DW_AT_location[DW_OP_regx 0x52]
    3790                    
    3791                    $C$DW$128       .dwtag  DW_TAG_TI_assign_register
    3792                            .dwattr $C$DW$128, DW_AT_name("D9_hi")
    3793                            .dwattr $C$DW$128, DW_AT_location[DW_OP_regx 0x53]
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   70

    3794                    
    3795                    $C$DW$129       .dwtag  DW_TAG_TI_assign_register
    3796                            .dwattr $C$DW$129, DW_AT_name("D10")
    3797                            .dwattr $C$DW$129, DW_AT_location[DW_OP_regx 0x54]
    3798                    
    3799                    $C$DW$130       .dwtag  DW_TAG_TI_assign_register
    3800                            .dwattr $C$DW$130, DW_AT_name("D10_hi")
    3801                            .dwattr $C$DW$130, DW_AT_location[DW_OP_regx 0x55]
    3802                    
    3803                    $C$DW$131       .dwtag  DW_TAG_TI_assign_register
    3804                            .dwattr $C$DW$131, DW_AT_name("D11")
    3805                            .dwattr $C$DW$131, DW_AT_location[DW_OP_regx 0x56]
    3806                    
    3807                    $C$DW$132       .dwtag  DW_TAG_TI_assign_register
    3808                            .dwattr $C$DW$132, DW_AT_name("D11_hi")
    3809                            .dwattr $C$DW$132, DW_AT_location[DW_OP_regx 0x57]
    3810                    
    3811                    $C$DW$133       .dwtag  DW_TAG_TI_assign_register
    3812                            .dwattr $C$DW$133, DW_AT_name("D12")
    3813                            .dwattr $C$DW$133, DW_AT_location[DW_OP_regx 0x58]
    3814                    
    3815                    $C$DW$134       .dwtag  DW_TAG_TI_assign_register
    3816                            .dwattr $C$DW$134, DW_AT_name("D12_hi")
    3817                            .dwattr $C$DW$134, DW_AT_location[DW_OP_regx 0x59]
    3818                    
    3819                    $C$DW$135       .dwtag  DW_TAG_TI_assign_register
    3820                            .dwattr $C$DW$135, DW_AT_name("D13")
    3821                            .dwattr $C$DW$135, DW_AT_location[DW_OP_regx 0x5a]
    3822                    
    3823                    $C$DW$136       .dwtag  DW_TAG_TI_assign_register
    3824                            .dwattr $C$DW$136, DW_AT_name("D13_hi")
    3825                            .dwattr $C$DW$136, DW_AT_location[DW_OP_regx 0x5b]
    3826                    
    3827                    $C$DW$137       .dwtag  DW_TAG_TI_assign_register
    3828                            .dwattr $C$DW$137, DW_AT_name("D14")
    3829                            .dwattr $C$DW$137, DW_AT_location[DW_OP_regx 0x5c]
    3830                    
    3831                    $C$DW$138       .dwtag  DW_TAG_TI_assign_register
    3832                            .dwattr $C$DW$138, DW_AT_name("D14_hi")
    3833                            .dwattr $C$DW$138, DW_AT_location[DW_OP_regx 0x5d]
    3834                    
    3835                    $C$DW$139       .dwtag  DW_TAG_TI_assign_register
    3836                            .dwattr $C$DW$139, DW_AT_name("D15")
    3837                            .dwattr $C$DW$139, DW_AT_location[DW_OP_regx 0x5e]
    3838                    
    3839                    $C$DW$140       .dwtag  DW_TAG_TI_assign_register
    3840                            .dwattr $C$DW$140, DW_AT_name("D15_hi")
    3841                            .dwattr $C$DW$140, DW_AT_location[DW_OP_regx 0x5f]
    3842                    
    3843                    $C$DW$141       .dwtag  DW_TAG_TI_assign_register
    3844                            .dwattr $C$DW$141, DW_AT_name("FPEXC")
    3845                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg18]
    3846                    
    3847                    $C$DW$142       .dwtag  DW_TAG_TI_assign_register
    3848                            .dwattr $C$DW$142, DW_AT_name("FPSCR")
TI ARM Assembler Unix v18.1.1 Fri Jul  3 20:08:24 2020

Tools Copyright (c) 1996-2017 Texas Instruments Incorporated
interrupt.asm                                                        PAGE   71

    3849                            .dwattr $C$DW$142, DW_AT_location[DW_OP_reg19]
    3850                    
    3851                            .dwendtag $C$DW$CU
    3852                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 395 (87%)
Number of Thumb2 ins encoded as Thumb2 = 59 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 35


No Assembly Errors, No Assembly Warnings
