// Seed: 3633637573
module module_0 #(
    parameter id_1 = 32'd36
) ();
  wire _id_1;
  ;
  wire [-1 'b0 : id_1] id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  supply0 [id_2 : 1] id_8 = -1;
  assign id_5 = id_6[id_2];
endmodule
