INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:20:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.361ns (28.381%)  route 3.435ns (71.619%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1489, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X10Y125        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q_reg[1]/Q
                         net (fo=12, routed)          0.721     1.483    lsq1/handshake_lsq_lsq1_core/ldq_addr_0_q[1]
    SLICE_X12Y120        LUT6 (Prop_lut6_I5_O)        0.043     1.526 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[30]_i_26/O
                         net (fo=1, routed)           0.000     1.526    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[30]_i_26_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.787 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[30]_i_8/CO[2]
                         net (fo=7, routed)           0.635     2.422    lsq1/handshake_lsq_lsq1_core/p_3_in337_in
    SLICE_X12Y125        LUT5 (Prop_lut5_I2_O)        0.122     2.544 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[31]_i_41/O
                         net (fo=1, routed)           0.000     2.544    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[31]_i_41_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.782 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.782    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_17_n_0
    SLICE_X12Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.832 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.832    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[9]_i_7_n_0
    SLICE_X12Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.934 f  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[30]_i_7/O[0]
                         net (fo=1, routed)           0.242     3.175    lsq1/handshake_lsq_lsq1_core/TEMP_43_double_out1[16]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.119     3.294 f  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_9/O
                         net (fo=33, routed)          0.951     4.245    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[9]_i_9_n_0
    SLICE_X36Y143        LUT4 (Prop_lut4_I0_O)        0.043     4.288 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_6/O
                         net (fo=1, routed)           0.096     4.384    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_6_n_0
    SLICE_X36Y143        LUT5 (Prop_lut5_I4_O)        0.043     4.427 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_5/O
                         net (fo=1, routed)           0.247     4.675    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_5_n_0
    SLICE_X36Y142        LUT6 (Prop_lut6_I5_O)        0.043     4.718 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_3/O
                         net (fo=1, routed)           0.543     5.261    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_3_n_0
    SLICE_X23Y139        LUT6 (Prop_lut6_I5_O)        0.043     5.304 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.304    lsq1/handshake_lsq_lsq1_core/ldq_data_0_d[0]
    SLICE_X23Y139        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1489, unset)         0.483     5.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X23Y139        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X23Y139        FDRE (Setup_fdre_C_D)        0.032     5.179    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                 -0.124    




