// Seed: 2696372494
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always disable id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  id_7(
      .id_0(id_3),
      .id_1(id_1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_5),
      .id_7(1),
      .id_8(id_5),
      .id_9(1'h0),
      .id_10(id_6),
      .id_11(id_2)
  );
  wire id_8;
  assign id_7 = {id_7, id_7};
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6
  );
endmodule
