Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 957432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 957432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 2757459 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 2957432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk166_2944 at time 2957518 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 4257432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 6057459 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 6257432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk166_2944 at time 6257518 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 7557432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 9357459 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 9557432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk166_2944 at time 9557518 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 10357459 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk166_2944 at time 10557518 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 10860342 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 11557432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 11860342 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 12860342 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[0]/TChk163_2941 at time 13557432 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk166_2944 at time 13557518 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /project_tb/UUT/cont/mem_address_reg[2]/TChk163_2941 at time 13860342 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
Failure: TEST FALLITO
Time: 14370518 ps  Iteration: 0  Process: /project_tb/test  File: /home/davide/git/Progetto-reti-logiche-2022/docs/Test Bench  Progetto/cartella_1/tb_re_encode.vhd
$finish called at time : 14370518 ps : File "/home/davide/git/Progetto-reti-logiche-2022/docs/Test Bench  Progetto/cartella_1/tb_re_encode.vhd" Line 158
