Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Tue Sep  9 16:51:01 2014
| Host         : umma running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file ./hw/mkcontrollertop_post_route_timing.rpt
| Design       : mkControllerTop
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack         
-------------------------------------------------------------------         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 1.785         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 1.858         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 1.903         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 1.927         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 1.990         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 1.990         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 2.006         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 2.013         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 2.022         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.039         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.045         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.089         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[1] 2.091         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.103         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.114         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][21]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.123         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.136         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.148         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.149         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt3_aurora_8b10b_i/gtpe2_i/RXCHBONDI[0] 2.157         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.184         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[2] 2.185         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3] 2.186         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.214         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.219         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.219         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.232         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.234         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][25]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7] 2.270         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.281         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[14]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN 2.287         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.326         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][21]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.350         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.351         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.356         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][59]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5] 2.365         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.388         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.388         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][31]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.399         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][21]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.404         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.413         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.413         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[146].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] 2.414         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][31]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.428         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][31]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.438         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.440         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[204].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.441         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.443         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] 2.449         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.457         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] 2.460         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.469         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.472         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][31]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.473         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[194].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.473         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.474         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.485         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][25]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7] 2.492         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.501         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.502         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][12]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.504         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.506         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][21]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.516         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.518         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.519         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.521         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.523         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.543         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.545         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.549         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.549         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][25]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7] 2.553         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.558         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] 2.567         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6] 2.567         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.567         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][26]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0] 2.568         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][22]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.571         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][25]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7] 2.573         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.574         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.577         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][28]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1] 2.577         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.580         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.580         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] 2.595         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.605         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][16]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7] 2.606         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.607         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.609         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][18]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.613         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.620         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.625         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][59]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5] 2.629         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][59]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5] 2.629         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.630         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][31]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4] 2.632         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] 2.640         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][27]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0] 2.640         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][57]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3] 2.642         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] 2.643         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] 2.643         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.644         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0] 2.647         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[138].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.650         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2] 2.651         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.651         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] 2.657         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.659         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] 2.660         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] 2.661         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] 2.661         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] 2.664         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sDeqPtr_reg[0]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sDeqPtr_reg[1]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sDeqPtr_reg[2]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sDeqPtr_reg[3]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sNotFullReg_reg/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sSyncReg1_reg[0]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sSyncReg1_reg[1]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sSyncReg1_reg[2]/CLR 4.860         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[2]/CLR 4.923         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[4]/CLR 4.923         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[0]/PRE 4.962         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[4]/CLR 4.962         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[0]/CLR 4.962         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[3]/CLR 4.962         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[1]/PRE 4.996         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[2]/CLR 4.996         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr1_reg[3]/CLR 4.996         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sGEnqPtr_reg[1]/CLR 4.996         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/s_level_out_d3_reg/C auroraIfc/recvQ/sSyncReg1_reg[3]/CLR 5.047         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D 5.597         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_3_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D 5.597         
auroraIfc/auroraIntraImport/channel_up_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D 6.696         
auroraIfc/auroraIntraImport/channel_up_r_reg/C auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D 6.696         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.849         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.849         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.955         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 6.955         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 6.999         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 6.999         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.014         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.014         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.018         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.018         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR 7.150         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR 7.150         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.159         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.159         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.229         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.229         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.238         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[156].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.238         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.264         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.264         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.275         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.275         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.288         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[143].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.288         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.292         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.292         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.292         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.292         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.315         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.315         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.316         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.316         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR 7.316         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR 7.316         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.366         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.366         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.368         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[93].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.368         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.375         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.375         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.387         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.387         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.428         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.428         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.429         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.429         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.460         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.460         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_d1_cdc_to_reg/D 7.472         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/rxresetdone_cdc_sync/s_level_out_d1_cdc_to_reg/D 7.472         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.481         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[195].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.481         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.501         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[95].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.501         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.514         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.514         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.551         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.551         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.551         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.551         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.568         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.568         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.585         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.585         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.594         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.594         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.647         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[200].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.647         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.655         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.655         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.667         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.667         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.667         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.667         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.688         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.688         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.722         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[130].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.722         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.753         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.753         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.775         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.775         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.785         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.785         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.807         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.807         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE 7.829         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[1]/PRE 7.829         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[2]/PRE 7.829         
auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[3]/PRE 7.829         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.844         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.844         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.844         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 7.844         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.861         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.861         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 7.862         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 7.862         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 7.877         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 7.877         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.886         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[157].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.886         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.887         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 7.887         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.889         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.889         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 7.906         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 7.906         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.920         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.920         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.927         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.927         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.945         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.945         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.947         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.947         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.948         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 7.948         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.966         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.966         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.980         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.980         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.981         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 7.981         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.032         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.032         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.038         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.038         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.038         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/time_out_wait_bypass_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.038         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.046         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.046         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.051         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.051         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.056         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.056         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.060         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[161].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.060         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.071         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.071         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.081         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.081         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.099         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.099         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.112         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.112         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.125         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.125         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.137         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[174].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.137         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 8.149         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] 8.149         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/rxfsm_data_valid_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.154         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/rxfsm_data_valid_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_rxresetfsm_i/data_valid_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.154         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.156         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.156         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.158         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.158         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.162         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.162         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 8.170         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 8.170         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.171         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.171         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.180         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] 8.180         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 8.182         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[208].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 8.182         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.192         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.192         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 8.192         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] 8.192         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[164].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[169].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] 8.199         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] 8.210         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] 8.210         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.219         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.219         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[223].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.231         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[223].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.231         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.233         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[173].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.233         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 8.241         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[170].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] 8.241         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.253         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] 8.253         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.260         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[210].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.260         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/txfsm_txresetdone_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.283         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/txfsm_txresetdone_r_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/gt_txresetfsm_i/txresetdone_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.283         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.284         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_2_i/aurora_8b10b_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_cdc_to_reg/D 8.284         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.286         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.286         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.301         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[215].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] 8.301         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[14]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN 8.301         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[14]/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN 8.301         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.311         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.311         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.318         
auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.mahesh_temp_reg/C auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB 8.318         
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE 23.756        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE 24.011        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR 24.189        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE 24.233        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE 24.233        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE 24.233        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE 24.233        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE 24.233        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR 24.297        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE 24.528        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR 24.588        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/D 24.621        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/D 24.738        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/D 24.752        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[15]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[9]/CE 24.771        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR 24.871        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR 24.871        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR 24.871        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR 24.871        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE 24.895        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE 24.895        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE 24.895        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR 24.905        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR 24.905        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR 24.905        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR 24.905        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/D 24.976        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE 25.085        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE 25.085        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE 25.085        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE 25.085        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[10]/CE 25.127        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[12]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[13]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/CE 25.129        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D 25.141        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE 25.197        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE 25.197        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE 25.197        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE 25.197        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR 25.295        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D 25.325        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE 25.443        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE 25.454        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D 25.473        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R 25.499        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/R 25.499        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]/R 25.499        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]/R 25.499        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/D 25.538        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE 25.564        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE 25.610        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D 25.755        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D 25.770        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CE 25.789        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/D 25.796        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/D 25.818        
dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D 25.847        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE 27.830        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE 27.830        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE 27.830        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE 28.125        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE 28.125        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg/CLR 28.538        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR 28.581        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR 28.587        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR 28.587        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE 28.626        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE 28.626        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE 28.626        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR 28.672        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR 28.672        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR 28.672        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR 28.690        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR 28.693        
dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE 28.711        
dbg_hub/inst/U_ICON/iDATA_CMD_reg/C dbg_hub/inst/U_ICON/iDATA_CMD_reg/D 59.098        



