---
title: Lista de intrínsecos x64 (amd64)
description: Lista de referência de intrínsecos x64 (AMD64) suportados pelo compilador Microsoft C++ no Visual Studio.
ms.date: 04/18/2020
f1_keywords:
- intrin/_addcarry_u16
- intrin/_addcarry_u32
- intrin/_addcarry_u64
- intrin/_addcarry_u8
- immintrin/_addcarryx_u32
- immintrin/_addcarryx_u64
- ammintrin/_andn_u32
- ammintrin/_andn_u64
- ammintrin/_bextr_u32
- ammintrin/_bextr_u64
- ammintrin/_bextri_u32
- ammintrin/_bextri_u64
- ammintrin/_blcfill_u32
- ammintrin/_blcfill_u64
- ammintrin/_blci_u32
- ammintrin/_blci_u64
- ammintrin/_blcic_u32
- ammintrin/_blcic_u64
- ammintrin/_blcmsk_u32
- ammintrin/_blcmsk_u64
- ammintrin/_blcs_u32
- ammintrin/_blcs_u64
- ammintrin/_blsfill_u32
- ammintrin/_blsfill_u64
- ammintrin/_blsi_u32
- ammintrin/_blsi_u64
- ammintrin/_blsic_u32
- ammintrin/_blsic_u64
- ammintrin/_blsmsk_u32
- ammintrin/_blsmsk_u64
- ammintrin/_blsr_u32
- ammintrin/_blsr_u64
- immintrin/_bzhi_u32
- immintrin/_bzhi_u64
- intrin/_clac
- immintrin/_fxrstor
- immintrin/_fxrstor64
- immintrin/_fxsave
- immintrin/_fxsave64
- immintrin/_invpcid
- intrin/_lgdt
- ammintrin/__llwpcb
- immintrin/_load_be_u16
- immintrin/_loadbe_i16
- immintrin/_load_be_u32
- immintrin/_loadbe_i32
- immintrin/_load_be_u64
- immintrin/_loadbe_i64
- ammintrin/__lwpins32
- ammintrin/__lwpins64
- ammintrin/__lwpval32
- ammintrin/__lwpval64
- ammintrin/_lzcnt_u32
- ammintrin/_lzcnt_u64
- intrin/_m_prefetch
- intrin/_m_prefetchw
- intrin/_mm_abs_epi16
- intrin/_mm_abs_epi32
- intrin/_mm_abs_epi8
- intrin/_mm_add_epi16
- intrin/_mm_add_epi32
- intrin/_mm_add_epi64
- intrin/_mm_add_epi8
- intrin/_mm_add_pd
- intrin/_mm_add_ps
- intrin/_mm_add_sd
- intrin/_mm_add_ss
- intrin/_mm_adds_epi16
- intrin/_mm_adds_epi8
- intrin/_mm_adds_epu16
- intrin/_mm_adds_epu8
- intrin/_mm_addsub_pd
- intrin/_mm_addsub_ps
- immintrin/_mm_aesdec_si128
- immintrin/_mm_aesdeclast_si128
- immintrin/_mm_aesenc_si128
- immintrin/_mm_aesenclast_si128
- immintrin/_mm_aesimc_si128
- immintrin/_mm_aeskeygenassist_si128
- intrin/_mm_alignr_epi8
- intrin/_mm_and_pd
- intrin/_mm_and_ps
- intrin/_mm_and_si128
- intrin/_mm_andnot_pd
- intrin/_mm_andnot_ps
- intrin/_mm_andnot_si128
- intrin/_mm_avg_epu16
- intrin/_mm_avg_epu8
- intrin/_mm_blend_epi16
- immintrin/_mm_blend_epi32
- intrin/_mm_blend_pd
- intrin/_mm_blend_ps
- intrin/_mm_blendv_epi8
- intrin/_mm_blendv_pd
- intrin/_mm_blendv_ps
- immintrin/_mm_broadcast_ss
- immintrin/_mm_broadcastb_epi8
- immintrin/_mm_broadcastd_epi32
- immintrin/_mm_broadcastq_epi64
- immintrin/_mm_broadcastsd_pd
- immintrin/_mm_broadcastss_ps
- immintrin/_mm_broadcastw_epi16
- intrin/_mm_castpd_ps
- intrin/_mm_castpd_si128
- intrin/_mm_castps_pd
- intrin/_mm_castps_si128
- intrin/_mm_castsi128_pd
- intrin/_mm_castsi128_ps
- intrin/_mm_clflush
- immintrin/_mm_clmulepi64_si128
- ammintrin/_mm_cmov_si128
- immintrin/_mm_cmp_pd
- immintrin/_mm_cmp_ps
- immintrin/_mm_cmp_sd
- immintrin/_mm_cmp_ss
- intrin/_mm_cmpeq_epi16
- intrin/_mm_cmpeq_epi32
- intrin/_mm_cmpeq_epi64
- intrin/_mm_cmpeq_epi8
- intrin/_mm_cmpeq_pd
- intrin/_mm_cmpeq_ps
- intrin/_mm_cmpeq_sd
- intrin/_mm_cmpeq_ss
- intrin/_mm_cmpestra
- intrin/_mm_cmpestrc
- intrin/_mm_cmpestri
- intrin/_mm_cmpestrm
- intrin/_mm_cmpestro
- intrin/_mm_cmpestrs
- intrin/_mm_cmpestrz
- intrin/_mm_cmpge_pd
- intrin/_mm_cmpge_ps
- intrin/_mm_cmpge_sd
- intrin/_mm_cmpge_ss
- intrin/_mm_cmpgt_epi16
- intrin/_mm_cmpgt_epi32
- intrin/_mm_cmpgt_epi64
- intrin/_mm_cmpgt_epi8
- intrin/_mm_cmpgt_pd
- intrin/_mm_cmpgt_ps
- intrin/_mm_cmpgt_sd
- intrin/_mm_cmpgt_ss
- intrin/_mm_cmpistra
- intrin/_mm_cmpistrc
- intrin/_mm_cmpistri
- intrin/_mm_cmpistrm
- intrin/_mm_cmpistro
- intrin/_mm_cmpistrs
- intrin/_mm_cmpistrz
- intrin/_mm_cmple_pd
- intrin/_mm_cmple_ps
- intrin/_mm_cmple_sd
- intrin/_mm_cmple_ss
- intrin/_mm_cmplt_epi16
- intrin/_mm_cmplt_epi32
- intrin/_mm_cmplt_epi8
- intrin/_mm_cmplt_pd
- intrin/_mm_cmplt_ps
- intrin/_mm_cmplt_sd
- intrin/_mm_cmplt_ss
- intrin/_mm_cmpneq_pd
- intrin/_mm_cmpneq_ps
- intrin/_mm_cmpneq_sd
- intrin/_mm_cmpneq_ss
- intrin/_mm_cmpnge_pd
- intrin/_mm_cmpnge_ps
- intrin/_mm_cmpnge_sd
- intrin/_mm_cmpnge_ss
- intrin/_mm_cmpngt_pd
- intrin/_mm_cmpngt_ps
- intrin/_mm_cmpngt_sd
- intrin/_mm_cmpngt_ss
- intrin/_mm_cmpnle_pd
- intrin/_mm_cmpnle_ps
- intrin/_mm_cmpnle_sd
- intrin/_mm_cmpnle_ss
- intrin/_mm_cmpnlt_pd
- intrin/_mm_cmpnlt_ps
- intrin/_mm_cmpnlt_sd
- intrin/_mm_cmpnlt_ss
- intrin/_mm_cmpord_pd
- intrin/_mm_cmpord_ps
- intrin/_mm_cmpord_sd
- intrin/_mm_cmpord_ss
- intrin/_mm_cmpunord_pd
- intrin/_mm_cmpunord_ps
- intrin/_mm_cmpunord_sd
- intrin/_mm_cmpunord_ss
- ammintrin/_mm_com_epi16
- ammintrin/_mm_com_epi32
- ammintrin/_mm_com_epi64
- ammintrin/_mm_com_epi8
- ammintrin/_mm_com_epu16
- ammintrin/_mm_com_epu32
- ammintrin/_mm_com_epu64
- ammintrin/_mm_com_epu8
- intrin/_mm_comieq_sd
- intrin/_mm_comieq_ss
- intrin/_mm_comige_sd
- intrin/_mm_comige_ss
- intrin/_mm_comigt_sd
- intrin/_mm_comigt_ss
- intrin/_mm_comile_sd
- intrin/_mm_comile_ss
- intrin/_mm_comilt_sd
- intrin/_mm_comilt_ss
- intrin/_mm_comineq_sd
- intrin/_mm_comineq_ss
- intrin/_mm_crc32_u16
- intrin/_mm_crc32_u32
- intrin/_mm_crc32_u64
- intrin/_mm_crc32_u8
- intrin/_mm_cvt_si2ss
- intrin/_mm_cvt_ss2si
- intrin/_mm_cvtepi16_epi32
- intrin/_mm_cvtepi16_epi64
- intrin/_mm_cvtepi32_epi64
- intrin/_mm_cvtepi32_pd
- intrin/_mm_cvtepi32_ps
- intrin/_mm_cvtepi8_epi16
- intrin/_mm_cvtepi8_epi32
- intrin/_mm_cvtepi8_epi64
- intrin/_mm_cvtepu16_epi32
- intrin/_mm_cvtepu16_epi64
- intrin/_mm_cvtepu32_epi64
- intrin/_mm_cvtepu8_epi16
- intrin/_mm_cvtepu8_epi32
- intrin/_mm_cvtepu8_epi64
- intrin/_mm_cvtpd_epi32
- intrin/_mm_cvtpd_ps
- immintrin/_mm_cvtph_ps
- intrin/_mm_cvtps_epi32
- intrin/_mm_cvtps_pd
- immintrin/_mm_cvtps_ph
- intrin/_mm_cvtsd_f64
- intrin/_mm_cvtsd_si32
- intrin/_mm_cvtsd_si64
- intrin/_mm_cvtsd_si64x
- intrin/_mm_cvtsd_ss
- intrin/_mm_cvtsi128_si32
- intrin/_mm_cvtsi128_si64
- intrin/_mm_cvtsi128_si64x
- intrin/_mm_cvtsi32_sd
- intrin/_mm_cvtsi32_si128
- intrin/_mm_cvtsi64_sd
- intrin/_mm_cvtsi64_si128
- intrin/_mm_cvtsi64_ss
- intrin/_mm_cvtsi64x_sd
- intrin/_mm_cvtsi64x_si128
- intrin/_mm_cvtss_f32
- intrin/_mm_cvtss_sd
- intrin/_mm_cvtss_si64
- intrin/_mm_cvtt_ss2si
- intrin/_mm_cvttpd_epi32
- intrin/_mm_cvttps_epi32
- intrin/_mm_cvttsd_si32
- intrin/_mm_cvttsd_si64
- intrin/_mm_cvttsd_si64x
- intrin/_mm_cvttss_si64
- intrin/_mm_div_pd
- intrin/_mm_div_ps
- intrin/_mm_div_sd
- intrin/_mm_div_ss
- intrin/_mm_dp_pd
- intrin/_mm_dp_ps
- intrin/_mm_extract_epi16
- intrin/_mm_extract_epi32
- intrin/_mm_extract_epi64
- intrin/_mm_extract_epi8
- intrin/_mm_extract_ps
- immintrin/_mm_fmadd_pd
- immintrin/_mm_fmadd_ps
- immintrin/_mm_fmadd_sd
- immintrin/_mm_fmadd_ss
- immintrin/_mm_fmaddsub_pd
- immintrin/_mm_fmaddsub_ps
- immintrin/_mm_fmsub_pd
- immintrin/_mm_fmsub_ps
- immintrin/_mm_fmsub_sd
- immintrin/_mm_fmsub_ss
- immintrin/_mm_fmsubadd_pd
- immintrin/_mm_fmsubadd_ps
- immintrin/_mm_fnmadd_pd
- immintrin/_mm_fnmadd_ps
- immintrin/_mm_fnmadd_sd
- immintrin/_mm_fnmadd_ss
- immintrin/_mm_fnmsub_pd
- immintrin/_mm_fnmsub_ps
- immintrin/_mm_fnmsub_sd
- immintrin/_mm_fnmsub_ss
- ammintrin/_mm_frcz_pd
- ammintrin/_mm_frcz_ps
- ammintrin/_mm_frcz_sd
- ammintrin/_mm_frcz_ss
- intrin/_mm_getcsr
- intrin/_mm_hadd_epi16
- intrin/_mm_hadd_epi32
- intrin/_mm_hadd_pd
- intrin/_mm_hadd_ps
- ammintrin/_mm_haddd_epi16
- ammintrin/_mm_haddd_epi8
- ammintrin/_mm_haddd_epu16
- ammintrin/_mm_haddd_epu8
- ammintrin/_mm_haddq_epi16
- ammintrin/_mm_haddq_epi32
- ammintrin/_mm_haddq_epi8
- ammintrin/_mm_haddq_epu16
- ammintrin/_mm_haddq_epu32
- ammintrin/_mm_haddq_epu8
- intrin/_mm_hadds_epi16
- ammintrin/_mm_haddw_epi8
- ammintrin/_mm_haddw_epu8
- intrin/_mm_hsub_epi16
- intrin/_mm_hsub_epi32
- intrin/_mm_hsub_pd
- intrin/_mm_hsub_ps
- ammintrin/_mm_hsubd_epi16
- ammintrin/_mm_hsubq_epi32
- intrin/_mm_hsubs_epi16
- ammintrin/_mm_hsubw_epi8
- immintrin/_mm_i32gather_epi32
- immintrin/_mm_i32gather_epi64
- immintrin/_mm_i32gather_pd
- immintrin/_mm_i32gather_ps
- immintrin/_mm_i64gather_epi32
- immintrin/_mm_i64gather_epi64
- immintrin/_mm_i64gather_pd
- immintrin/_mm_i64gather_ps
- intrin/_mm_insert_epi16
- intrin/_mm_insert_epi32
- intrin/_mm_insert_epi64
- intrin/_mm_insert_epi8
- intrin/_mm_insert_ps
- intrin/_mm_lddqu_si128
- intrin/_mm_lfence
- intrin/_mm_load_pd
- intrin/_mm_load_ps
- intrin/_mm_load_ps1
- intrin/_mm_load_sd
- intrin/_mm_load_si128
- intrin/_mm_load_ss
- intrin/_mm_load1_pd
- intrin/_mm_loaddup_pd
- intrin/_mm_loadh_pd
- intrin/_mm_loadh_pi
- intrin/_mm_loadl_epi64
- intrin/_mm_loadl_pd
- intrin/_mm_loadl_pi
- intrin/_mm_loadr_pd
- intrin/_mm_loadr_ps
- intrin/_mm_loadu_pd
- intrin/_mm_loadu_ps
- intrin/_mm_loadu_si128
- ammintrin/_mm_macc_epi16
- ammintrin/_mm_macc_epi32
- ammintrin/_mm_macc_pd
- ammintrin/_mm_macc_ps
- ammintrin/_mm_macc_sd
- ammintrin/_mm_macc_ss
- ammintrin/_mm_maccd_epi16
- ammintrin/_mm_macchi_epi32
- ammintrin/_mm_macclo_epi32
- ammintrin/_mm_maccs_epi16
- ammintrin/_mm_maccs_epi32
- ammintrin/_mm_maccsd_epi16
- ammintrin/_mm_maccshi_epi32
- ammintrin/_mm_maccslo_epi32
- intrin/_mm_madd_epi16
- ammintrin/_mm_maddd_epi16
- ammintrin/_mm_maddsd_epi16
- ammintrin/_mm_maddsub_pd
- ammintrin/_mm_maddsub_ps
- intrin/_mm_maddubs_epi16
- immintrin/_mm_mask_i32gather_epi32
- immintrin/_mm_mask_i32gather_epi64
- immintrin/_mm_mask_i32gather_pd
- immintrin/_mm_mask_i32gather_ps
- immintrin/_mm_mask_i64gather_epi32
- immintrin/_mm_mask_i64gather_epi64
- immintrin/_mm_mask_i64gather_pd
- immintrin/_mm_mask_i64gather_ps
- immintrin/_mm_maskload_epi32
- immintrin/_mm_maskload_epi64
- immintrin/_mm_maskload_pd
- immintrin/_mm_maskload_ps
- intrin/_mm_maskmoveu_si128
- immintrin/_mm_maskstore_epi32
- immintrin/_mm_maskstore_epi64
- immintrin/_mm_maskstore_pd
- immintrin/_mm_maskstore_ps
- intrin/_mm_max_epi16
- intrin/_mm_max_epi32
- intrin/_mm_max_epi8
- intrin/_mm_max_epu16
- intrin/_mm_max_epu32
- intrin/_mm_max_epu8
- intrin/_mm_max_pd
- intrin/_mm_max_ps
- intrin/_mm_max_sd
- intrin/_mm_max_ss
- intrin/_mm_mfence
- intrin/_mm_min_epi16
- intrin/_mm_min_epi32
- intrin/_mm_min_epi8
- intrin/_mm_min_epu16
- intrin/_mm_min_epu32
- intrin/_mm_min_epu8
- intrin/_mm_min_pd
- intrin/_mm_min_ps
- intrin/_mm_min_sd
- intrin/_mm_min_ss
- intrin/_mm_minpos_epu16
- intrin/_mm_monitor
- intrin/_mm_move_epi64
- intrin/_mm_move_sd
- intrin/_mm_move_ss
- intrin/_mm_movedup_pd
- intrin/_mm_movehdup_ps
- intrin/_mm_movehl_ps
- intrin/_mm_moveldup_ps
- intrin/_mm_movelh_ps
- intrin/_mm_movemask_epi8
- intrin/_mm_movemask_pd
- intrin/_mm_movemask_ps
- intrin/_mm_mpsadbw_epu8
- ammintrin/_mm_msub_pd
- ammintrin/_mm_msub_ps
- ammintrin/_mm_msub_sd
- ammintrin/_mm_msub_ss
- ammintrin/_mm_msubadd_pd
- ammintrin/_mm_msubadd_ps
- intrin/_mm_mul_epi32
- intrin/_mm_mul_epu32
- intrin/_mm_mul_pd
- intrin/_mm_mul_ps
- intrin/_mm_mul_sd
- intrin/_mm_mul_ss
- intrin/_mm_mulhi_epi16
- intrin/_mm_mulhi_epu16
- intrin/_mm_mulhrs_epi16
- intrin/_mm_mullo_epi16
- intrin/_mm_mullo_epi32
- intrin/_mm_mwait
- ammintrin/_mm_nmacc_pd
- ammintrin/_mm_nmacc_ps
- ammintrin/_mm_nmacc_sd
- ammintrin/_mm_nmacc_ss
- ammintrin/_mm_nmsub_pd
- ammintrin/_mm_nmsub_ps
- ammintrin/_mm_nmsub_sd
- ammintrin/_mm_nmsub_ss
- intrin/_mm_or_pd
- intrin/_mm_or_ps
- intrin/_mm_or_si128
- intrin/_mm_packs_epi16
- intrin/_mm_packs_epi32
- intrin/_mm_packus_epi16
- intrin/_mm_packus_epi32
- intrin/_mm_pause
- ammintrin/_mm_perm_epi8
- immintrin/_mm_permute_pd
- immintrin/_mm_permute_ps
- ammintrin/_mm_permute2_pd
- ammintrin/_mm_permute2_ps
- immintrin/_mm_permutevar_pd
- immintrin/_mm_permutevar_ps
- intrin/_mm_popcnt_u32
- intrin/_mm_popcnt_u64
- intrin/_mm_prefetch
- intrin/_mm_rcp_ps
- intrin/_mm_rcp_ss
- ammintrin/_mm_rot_epi16
- ammintrin/_mm_rot_epi32
- ammintrin/_mm_rot_epi64
- ammintrin/_mm_rot_epi8
- ammintrin/_mm_roti_epi16
- ammintrin/_mm_roti_epi32
- ammintrin/_mm_roti_epi64
- ammintrin/_mm_roti_epi8
- intrin/_mm_round_pd
- intrin/_mm_round_ps
- intrin/_mm_round_sd
- intrin/_mm_round_ss
- intrin/_mm_rsqrt_ps
- intrin/_mm_rsqrt_ss
- intrin/_mm_sad_epu8
- intrin/_mm_set_epi16
- intrin/_mm_set_epi32
- intrin/_mm_set_epi64x
- intrin/_mm_set_epi8
- intrin/_mm_set_pd
- intrin/_mm_set_ps
- intrin/_mm_set_ps1
- intrin/_mm_set_sd
- intrin/_mm_set_ss
- intrin/_mm_set1_epi16
- intrin/_mm_set1_epi32
- intrin/_mm_set1_epi64x
- intrin/_mm_set1_epi8
- intrin/_mm_set1_pd
- intrin/_mm_setcsr
- intrin/_mm_setl_epi64
- intrin/_mm_setr_epi16
- intrin/_mm_setr_epi32
- intrin/_mm_setr_epi8
- intrin/_mm_setr_pd
- intrin/_mm_setr_ps
- intrin/_mm_setzero_pd
- intrin/_mm_setzero_ps
- intrin/_mm_setzero_si128
- intrin/_mm_sfence
- ammintrin/_mm_sha_epi16
- ammintrin/_mm_sha_epi32
- ammintrin/_mm_sha_epi64
- ammintrin/_mm_sha_epi8
- ammintrin/_mm_shl_epi16
- ammintrin/_mm_shl_epi32
- ammintrin/_mm_shl_epi64
- ammintrin/_mm_shl_epi8
- intrin/_mm_shuffle_epi32
- intrin/_mm_shuffle_epi8
- intrin/_mm_shuffle_pd
- intrin/_mm_shuffle_ps
- intrin/_mm_shufflehi_epi16
- intrin/_mm_shufflelo_epi16
- intrin/_mm_sign_epi16
- intrin/_mm_sign_epi32
- intrin/_mm_sign_epi8
- intrin/_mm_sll_epi16
- intrin/_mm_sll_epi32
- intrin/_mm_sll_epi64
- intrin/_mm_slli_epi16
- intrin/_mm_slli_epi32
- intrin/_mm_slli_epi64
- intrin/_mm_slli_si128
- immintrin/_mm_sllv_epi32
- immintrin/_mm_sllv_epi64
- intrin/_mm_sqrt_pd
- intrin/_mm_sqrt_ps
- intrin/_mm_sqrt_sd
- intrin/_mm_sqrt_ss
- intrin/_mm_sra_epi16
- intrin/_mm_sra_epi32
- intrin/_mm_srai_epi16
- intrin/_mm_srai_epi32
- immintrin/_mm_srav_epi32
- intrin/_mm_srl_epi16
- intrin/_mm_srl_epi32
- intrin/_mm_srl_epi64
- intrin/_mm_srli_epi16
- intrin/_mm_srli_epi32
- intrin/_mm_srli_epi64
- intrin/_mm_srli_si128
- immintrin/_mm_srlv_epi32
- immintrin/_mm_srlv_epi64
- intrin/_mm_store_pd
- intrin/_mm_store_ps
- intrin/_mm_store_ps1
- intrin/_mm_store_sd
- intrin/_mm_store_si128
- intrin/_mm_store_ss
- intrin/_mm_store1_pd
- intrin/_mm_storeh_pd
- intrin/_mm_storeh_pi
- intrin/_mm_storel_epi64
- intrin/_mm_storel_pd
- intrin/_mm_storel_pi
- intrin/_mm_storer_pd
- intrin/_mm_storer_ps
- intrin/_mm_storeu_pd
- intrin/_mm_storeu_ps
- intrin/_mm_storeu_si128
- intrin/_mm_stream_load_si128
- intrin/_mm_stream_pd
- intrin/_mm_stream_ps
- intrin/_mm_stream_si128
- intrin/_mm_stream_si32
- intrin/_mm_sub_epi16
- intrin/_mm_sub_epi32
- intrin/_mm_sub_epi64
- intrin/_mm_sub_epi8
- intrin/_mm_sub_pd
- intrin/_mm_sub_ps
- intrin/_mm_sub_sd
- intrin/_mm_sub_ss
- intrin/_mm_subs_epi16
- intrin/_mm_subs_epi8
- intrin/_mm_subs_epu16
- intrin/_mm_subs_epu8
- immintrin/_mm_testc_pd
- immintrin/_mm_testc_ps
- intrin/_mm_testc_si128
- immintrin/_mm_testnzc_pd
- immintrin/_mm_testnzc_ps
- intrin/_mm_testnzc_si128
- immintrin/_mm_testz_pd
- immintrin/_mm_testz_ps
- intrin/_mm_testz_si128
- intrin/_mm_ucomieq_sd
- intrin/_mm_ucomieq_ss
- intrin/_mm_ucomige_sd
- intrin/_mm_ucomige_ss
- intrin/_mm_ucomigt_sd
- intrin/_mm_ucomigt_ss
- intrin/_mm_ucomile_sd
- intrin/_mm_ucomile_ss
- intrin/_mm_ucomilt_sd
- intrin/_mm_ucomilt_ss
- intrin/_mm_ucomineq_sd
- intrin/_mm_ucomineq_ss
- intrin/_mm_unpackhi_epi16
- intrin/_mm_unpackhi_epi32
- intrin/_mm_unpackhi_epi64
- intrin/_mm_unpackhi_epi8
- intrin/_mm_unpackhi_pd
- intrin/_mm_unpackhi_ps
- intrin/_mm_unpacklo_epi16
- intrin/_mm_unpacklo_epi32
- intrin/_mm_unpacklo_epi64
- intrin/_mm_unpacklo_epi8
- intrin/_mm_unpacklo_pd
- intrin/_mm_unpacklo_ps
- intrin/_mm_xor_pd
- intrin/_mm_xor_ps
- intrin/_mm_xor_si128
- immintrin/_mm256_abs_epi16
- immintrin/_mm256_abs_epi32
- immintrin/_mm256_abs_epi8
- immintrin/_mm256_add_epi16
- immintrin/_mm256_add_epi32
- immintrin/_mm256_add_epi64
- immintrin/_mm256_add_epi8
- immintrin/_mm256_add_pd
- immintrin/_mm256_add_ps
- immintrin/_mm256_adds_epi16
- immintrin/_mm256_adds_epi8
- immintrin/_mm256_adds_epu16
- immintrin/_mm256_adds_epu8
- immintrin/_mm256_addsub_pd
- immintrin/_mm256_addsub_ps
- immintrin/_mm256_alignr_epi8
- immintrin/_mm256_and_pd
- immintrin/_mm256_and_ps
- immintrin/_mm256_and_si256
- immintrin/_mm256_andnot_pd
- immintrin/_mm256_andnot_ps
- immintrin/_mm256_andnot_si256
- immintrin/_mm256_avg_epu16
- immintrin/_mm256_avg_epu8
- immintrin/_mm256_blend_epi16
- immintrin/_mm256_blend_epi32
- immintrin/_mm256_blend_pd
- immintrin/_mm256_blend_ps
- immintrin/_mm256_blendv_epi8
- immintrin/_mm256_blendv_pd
- immintrin/_mm256_blendv_ps
- immintrin/_mm256_broadcast_pd
- immintrin/_mm256_broadcast_ps
- immintrin/_mm256_broadcast_sd
- immintrin/_mm256_broadcast_ss
- immintrin/_mm256_broadcastb_epi8
- immintrin/_mm256_broadcastd_epi32
- immintrin/_mm256_broadcastq_epi64
- immintrin/_mm256_broadcastsd_pd
- immintrin/_mm256_broadcastsi128_si256
- immintrin/_mm256_broadcastss_ps
- immintrin/_mm256_broadcastw_epi16
- immintrin/_mm256_castpd_ps
- immintrin/_mm256_castpd_si256
- immintrin/_mm256_castpd128_pd256
- immintrin/_mm256_castpd256_pd128
- immintrin/_mm256_castps_pd
- immintrin/_mm256_castps_si256
- immintrin/_mm256_castps128_ps256
- immintrin/_mm256_castps256_ps128
- immintrin/_mm256_castsi128_si256
- immintrin/_mm256_castsi256_pd
- immintrin/_mm256_castsi256_ps
- immintrin/_mm256_castsi256_si128
- ammintrin/_mm256_cmov_si256
- immintrin/_mm256_cmp_pd
- immintrin/_mm256_cmp_ps
- immintrin/_mm256_cmpeq_epi16
- immintrin/_mm256_cmpeq_epi32
- immintrin/_mm256_cmpeq_epi64
- immintrin/_mm256_cmpeq_epi8
- immintrin/_mm256_cmpgt_epi16
- immintrin/_mm256_cmpgt_epi32
- immintrin/_mm256_cmpgt_epi64
- immintrin/_mm256_cmpgt_epi8
- immintrin/_mm256_cvtepi16_epi32
- immintrin/_mm256_cvtepi16_epi64
- immintrin/_mm256_cvtepi32_epi64
- immintrin/_mm256_cvtepi32_pd
- immintrin/_mm256_cvtepi32_ps
- immintrin/_mm256_cvtepi8_epi16
- immintrin/_mm256_cvtepi8_epi32
- immintrin/_mm256_cvtepi8_epi64
- immintrin/_mm256_cvtepu16_epi32
- immintrin/_mm256_cvtepu16_epi64
- immintrin/_mm256_cvtepu32_epi64
- immintrin/_mm256_cvtepu8_epi16
- immintrin/_mm256_cvtepu8_epi32
- immintrin/_mm256_cvtepu8_epi64
- immintrin/_mm256_cvtpd_epi32
- immintrin/_mm256_cvtpd_ps
- immintrin/_mm256_cvtph_ps
- immintrin/_mm256_cvtps_epi32
- immintrin/_mm256_cvtps_pd
- immintrin/_mm256_cvtps_ph
- immintrin/_mm256_cvttpd_epi32
- immintrin/_mm256_cvttps_epi32
- immintrin/_mm256_div_pd
- immintrin/_mm256_div_ps
- immintrin/_mm256_dp_ps
- immintrin/_mm256_extractf128_pd
- immintrin/_mm256_extractf128_ps
- immintrin/_mm256_extractf128_si256
- immintrin/_mm256_extracti128_si256
- immintrin/_mm256_fmadd_pd
- immintrin/_mm256_fmadd_ps
- immintrin/_mm256_fmaddsub_pd
- immintrin/_mm256_fmaddsub_ps
- immintrin/_mm256_fmsub_pd
- immintrin/_mm256_fmsub_ps
- immintrin/_mm256_fmsubadd_pd
- immintrin/_mm256_fmsubadd_ps
- immintrin/_mm256_fnmadd_pd
- immintrin/_mm256_fnmadd_ps
- immintrin/_mm256_fnmsub_pd
- immintrin/_mm256_fnmsub_ps
- ammintrin/_mm256_frcz_pd
- ammintrin/_mm256_frcz_ps
- immintrin/_mm256_hadd_epi16
- immintrin/_mm256_hadd_epi32
- immintrin/_mm256_hadd_pd
- immintrin/_mm256_hadd_ps
- immintrin/_mm256_hadds_epi16
- immintrin/_mm256_hsub_epi16
- immintrin/_mm256_hsub_epi32
- immintrin/_mm256_hsub_pd
- immintrin/_mm256_hsub_ps
- immintrin/_mm256_hsubs_epi16
- immintrin/_mm256_i32gather_epi32
- immintrin/_mm256_i32gather_epi64
- immintrin/_mm256_i32gather_pd
- immintrin/_mm256_i32gather_ps
- immintrin/_mm256_i64gather_epi32
- immintrin/_mm256_i64gather_epi64
- immintrin/_mm256_i64gather_pd
- immintrin/_mm256_i64gather_ps
- immintrin/_mm256_insertf128_pd
- immintrin/_mm256_insertf128_ps
- immintrin/_mm256_insertf128_si256
- immintrin/_mm256_inserti128_si256
- immintrin/_mm256_lddqu_si256
- immintrin/_mm256_load_pd
- immintrin/_mm256_load_ps
- immintrin/_mm256_load_si256
- immintrin/_mm256_loadu_pd
- immintrin/_mm256_loadu_ps
- immintrin/_mm256_loadu_si256
- ammintrin/_mm256_macc_pd
- ammintrin/_mm256_macc_ps
- immintrin/_mm256_madd_epi16
- ammintrin/_mm256_maddsub_pd
- ammintrin/_mm256_maddsub_ps
- immintrin/_mm256_maddubs_epi16
- immintrin/_mm256_mask_i32gather_epi32
- immintrin/_mm256_mask_i32gather_epi64
- immintrin/_mm256_mask_i32gather_pd
- immintrin/_mm256_mask_i32gather_ps
- immintrin/_mm256_mask_i64gather_epi32
- immintrin/_mm256_mask_i64gather_epi64
- immintrin/_mm256_mask_i64gather_pd
- immintrin/_mm256_mask_i64gather_ps
- immintrin/_mm256_maskload_epi32
- immintrin/_mm256_maskload_epi64
- immintrin/_mm256_maskload_pd
- immintrin/_mm256_maskload_ps
- immintrin/_mm256_maskstore_epi32
- immintrin/_mm256_maskstore_epi64
- immintrin/_mm256_maskstore_pd
- immintrin/_mm256_maskstore_ps
- immintrin/_mm256_max_epi16
- immintrin/_mm256_max_epi32
- immintrin/_mm256_max_epi8
- immintrin/_mm256_max_epu16
- immintrin/_mm256_max_epu32
- immintrin/_mm256_max_epu8
- immintrin/_mm256_max_pd
- immintrin/_mm256_max_ps
- immintrin/_mm256_min_epi16
- immintrin/_mm256_min_epi32
- immintrin/_mm256_min_epi8
- immintrin/_mm256_min_epu16
- immintrin/_mm256_min_epu32
- immintrin/_mm256_min_epu8
- immintrin/_mm256_min_pd
- immintrin/_mm256_min_ps
- immintrin/_mm256_movedup_pd
- immintrin/_mm256_movehdup_ps
- immintrin/_mm256_moveldup_ps
- immintrin/_mm256_movemask_epi8
- immintrin/_mm256_movemask_pd
- immintrin/_mm256_movemask_ps
- immintrin/_mm256_mpsadbw_epu8
- ammintrin/_mm256_msub_pd
- ammintrin/_mm256_msub_ps
- ammintrin/_mm256_msubadd_pd
- ammintrin/_mm256_msubadd_ps
- immintrin/_mm256_mul_epi32
- immintrin/_mm256_mul_epu32
- immintrin/_mm256_mul_pd
- immintrin/_mm256_mul_ps
- immintrin/_mm256_mulhi_epi16
- immintrin/_mm256_mulhi_epu16
- immintrin/_mm256_mulhrs_epi16
- immintrin/_mm256_mullo_epi16
- immintrin/_mm256_mullo_epi32
- ammintrin/_mm256_nmacc_pd
- ammintrin/_mm256_nmacc_ps
- ammintrin/_mm256_nmsub_pd
- ammintrin/_mm256_nmsub_ps
- immintrin/_mm256_or_pd
- immintrin/_mm256_or_ps
- immintrin/_mm256_or_si256
- immintrin/_mm256_packs_epi16
- immintrin/_mm256_packs_epi32
- immintrin/_mm256_packus_epi16
- immintrin/_mm256_packus_epi32
- immintrin/_mm256_permute_pd
- immintrin/_mm256_permute_ps
- ammintrin/_mm256_permute2_pd
- ammintrin/_mm256_permute2_ps
- immintrin/_mm256_permute2f128_pd
- immintrin/_mm256_permute2f128_ps
- immintrin/_mm256_permute2f128_si256
- immintrin/_mm256_permute2x128_si256
- immintrin/_mm256_permute4x64_epi64
- immintrin/_mm256_permute4x64_pd
- immintrin/_mm256_permutevar_pd
- immintrin/_mm256_permutevar_ps
- immintrin/_mm256_permutevar8x32_epi32
- immintrin/_mm256_permutevar8x32_ps
- immintrin/_mm256_rcp_ps
- immintrin/_mm256_round_pd
- immintrin/_mm256_round_ps
- immintrin/_mm256_rsqrt_ps
- immintrin/_mm256_sad_epu8
- immintrin/_mm256_set_epi16
- immintrin/_mm256_set_epi32
- immintrin/_mm256_set_epi64x
- immintrin/_mm256_set_epi8
- immintrin/_mm256_set_pd
- immintrin/_mm256_set_ps
- immintrin/_mm256_set1_epi16
- immintrin/_mm256_set1_epi32
- immintrin/_mm256_set1_epi64x
- immintrin/_mm256_set1_epi8
- immintrin/_mm256_set1_pd
- immintrin/_mm256_set1_ps
- immintrin/_mm256_setr_epi16
- immintrin/_mm256_setr_epi32
- immintrin/_mm256_setr_epi64x
- immintrin/_mm256_setr_epi8
- immintrin/_mm256_setr_pd
- immintrin/_mm256_setr_ps
- immintrin/_mm256_setzero_pd
- immintrin/_mm256_setzero_ps
- immintrin/_mm256_setzero_si256
- immintrin/_mm256_shuffle_epi32
- immintrin/_mm256_shuffle_epi8
- immintrin/_mm256_shuffle_pd
- immintrin/_mm256_shuffle_ps
- immintrin/_mm256_shufflehi_epi16
- immintrin/_mm256_shufflelo_epi16
- immintrin/_mm256_sign_epi16
- immintrin/_mm256_sign_epi32
- immintrin/_mm256_sign_epi8
- immintrin/_mm256_sll_epi16
- immintrin/_mm256_sll_epi32
- immintrin/_mm256_sll_epi64
- immintrin/_mm256_slli_epi16
- immintrin/_mm256_slli_epi32
- immintrin/_mm256_slli_epi64
- immintrin/_mm256_slli_si256
- immintrin/_mm256_sllv_epi32
- immintrin/_mm256_sllv_epi64
- immintrin/_mm256_sqrt_pd
- immintrin/_mm256_sqrt_ps
- immintrin/_mm256_sra_epi16
- immintrin/_mm256_sra_epi32
- immintrin/_mm256_srai_epi16
- immintrin/_mm256_srai_epi32
- immintrin/_mm256_srav_epi32
- immintrin/_mm256_srl_epi16
- immintrin/_mm256_srl_epi32
- immintrin/_mm256_srl_epi64
- immintrin/_mm256_srli_epi16
- immintrin/_mm256_srli_epi32
- immintrin/_mm256_srli_epi64
- immintrin/_mm256_srli_si256
- immintrin/_mm256_srlv_epi32
- immintrin/_mm256_srlv_epi64
- immintrin/_mm256_store_pd
- immintrin/_mm256_store_ps
- immintrin/_mm256_store_si256
- immintrin/_mm256_storeu_pd
- immintrin/_mm256_storeu_ps
- immintrin/_mm256_storeu_si256
- immintrin/_mm256_stream_load_si256
- immintrin/_mm256_stream_pd
- immintrin/_mm256_stream_ps
- immintrin/_mm256_stream_si256
- immintrin/_mm256_sub_epi16
- immintrin/_mm256_sub_epi32
- immintrin/_mm256_sub_epi64
- immintrin/_mm256_sub_epi8
- immintrin/_mm256_sub_pd
- immintrin/_mm256_sub_ps
- immintrin/_mm256_subs_epi16
- immintrin/_mm256_subs_epi8
- immintrin/_mm256_subs_epu16
- immintrin/_mm256_subs_epu8
- immintrin/_mm256_testc_pd
- immintrin/_mm256_testc_ps
- immintrin/_mm256_testc_si256
- immintrin/_mm256_testnzc_pd
- immintrin/_mm256_testnzc_ps
- immintrin/_mm256_testnzc_si256
- immintrin/_mm256_testz_pd
- immintrin/_mm256_testz_ps
- immintrin/_mm256_testz_si256
- immintrin/_mm256_unpackhi_epi16
- immintrin/_mm256_unpackhi_epi32
- immintrin/_mm256_unpackhi_epi64
- immintrin/_mm256_unpackhi_epi8
- immintrin/_mm256_unpackhi_pd
- immintrin/_mm256_unpackhi_ps
- immintrin/_mm256_unpacklo_epi16
- immintrin/_mm256_unpacklo_epi32
- immintrin/_mm256_unpacklo_epi64
- immintrin/_mm256_unpacklo_epi8
- immintrin/_mm256_unpacklo_pd
- immintrin/_mm256_unpacklo_ps
- immintrin/_mm256_xor_pd
- immintrin/_mm256_xor_ps
- immintrin/_mm256_xor_si256
- immintrin/_mm256_zeroall
- immintrin/_mm256_zeroupper
- immintrin/_mulx_u32
- immintrin/_mulx_u64
- intrin/__nvreg_restore_fence
- intrin/__nvreg_save_fence
- immintrin/_pdep_u32
- immintrin/_pdep_u64
- immintrin/_pext_u32
- immintrin/_pext_u64
- immintrin/_rdrand16_step
- immintrin/_rdrand32_step
- immintrin/_rdrand64_step
- immintrin/_rdseed16_step
- immintrin/_rdseed32_step
- immintrin/_rdseed64_step
- immintrin/_readfsbase_u32
- immintrin/_readfsbase_u64
- immintrin/_readgsbase_u32
- immintrin/_readgsbase_u64
- immintrin/_rorx_u32
- immintrin/_rorx_u64
- intrin/_rsm
- immintrin/_sarx_i32
- immintrin/_sarx_i64
- intrin/_sgdt
- immintrin/_shlx_u32
- immintrin/_shlx_u64
- immintrin/_shrx_u32
- immintrin/_shrx_u64
- ammintrin/__slwpcb
- intrin/_stac
- immintrin/_store_be_u16
- immintrin/_storebe_i16
- immintrin/_store_be_u32
- immintrin/_storebe_i32
- immintrin/_store_be_u64
- immintrin/_storebe_i64
- immintrin/_Store_HLERelease
- immintrin/_Store64_HLERelease
- immintrin/_StorePointer_HLERelease
- intrin/_subborrow_u16
- intrin/_subborrow_u32
- intrin/_subborrow_u64
- intrin/_subborrow_u8
- ammintrin/_t1mskc_u32
- ammintrin/_t1mskc_u64
- ammintrin/_tzcnt_u32
- ammintrin/_tzcnt_u64
- ammintrin/_tzmsk_u32
- ammintrin/_tzmsk_u64
- immintrin/_writefsbase_u32
- immintrin/_writefsbase_u64
- immintrin/_writegsbase_u32
- immintrin/_writegsbase_u64
- immintrin/_xabort
- immintrin/_xbegin
- immintrin/_xend
- immintrin/_xgetbv
- immintrin/_xrstor
- immintrin/_xrstor64
- immintrin/_xsave
- immintrin/_xsave64
- immintrin/_xsaveopt
- immintrin/_xsaveopt64
- immintrin/_xsetbv
- immintrin/_xtest
helpviewer_keywords:
- cl-exe compiler, intrinsics
- intrinsics, x64
- intrinsics, amd64
- _addcarry_u16 x64 intrinsic
- _addcarry_u32 x64 intrinsic
- _addcarry_u64 x64 intrinsic
- _addcarry_u8 x64 intrinsic
- _addcarryx_u32 x64 intrinsic
- _addcarryx_u64 x64 intrinsic
- _andn_u32 x64 intrinsic
- _andn_u64 x64 intrinsic
- _bextr_u32 x64 intrinsic
- _bextr_u64 x64 intrinsic
- _bextri_u32 x64 intrinsic
- _bextri_u64 x64 intrinsic
- _blcfill_u32 x64 intrinsic
- _blcfill_u64 x64 intrinsic
- _blci_u32 x64 intrinsic
- _blci_u64 x64 intrinsic
- _blcic_u32 x64 intrinsic
- _blcic_u64 x64 intrinsic
- _blcmsk_u32 x64 intrinsic
- _blcmsk_u64 x64 intrinsic
- _blcs_u32 x64 intrinsic
- _blcs_u64 x64 intrinsic
- _blsfill_u32 x64 intrinsic
- _blsfill_u64 x64 intrinsic
- _blsi_u32 x64 intrinsic
- _blsi_u64 x64 intrinsic
- _blsic_u32 x64 intrinsic
- _blsic_u64 x64 intrinsic
- _blsmsk_u32 x64 intrinsic
- _blsmsk_u64 x64 intrinsic
- _blsr_u32 x64 intrinsic
- _blsr_u64 x64 intrinsic
- _bzhi_u32 x64 intrinsic
- _bzhi_u64 x64 intrinsic
- _clac x64 intrinsic
- _fxrstor x64 intrinsic
- _fxrstor64 x64 intrinsic
- _fxsave x64 intrinsic
- _fxsave64 x64 intrinsic
- _invpcid x64 intrinsic
- _lgdt x64 intrinsic
- __llwpcb x64 intrinsic
- _load_be_u16 x64 intrinsic
- _loadbe_i16 x64 intrinsic
- _load_be_u32 x64 intrinsic
- _loadbe_i32 x64 intrinsic
- _load_be_u64 x64 intrinsic
- _loadbe_i64 x64 intrinsic
- __lwpins32 x64 intrinsic
- __lwpins64 x64 intrinsic
- __lwpval32 x64 intrinsic
- __lwpval64 x64 intrinsic
- _lzcnt_u32 x64 intrinsic
- _lzcnt_u64 x64 intrinsic
- _m_prefetch x64 intrinsic
- _m_prefetchw x64 intrinsic
- _mm_abs_epi16 x64 intrinsic
- _mm_abs_epi32 x64 intrinsic
- _mm_abs_epi8 x64 intrinsic
- _mm_add_epi16 x64 intrinsic
- _mm_add_epi32 x64 intrinsic
- _mm_add_epi64 x64 intrinsic
- _mm_add_epi8 x64 intrinsic
- _mm_add_pd x64 intrinsic
- _mm_add_ps x64 intrinsic
- _mm_add_sd x64 intrinsic
- _mm_add_ss x64 intrinsic
- _mm_adds_epi16 x64 intrinsic
- _mm_adds_epi8 x64 intrinsic
- _mm_adds_epu16 x64 intrinsic
- _mm_adds_epu8 x64 intrinsic
- _mm_addsub_pd x64 intrinsic
- _mm_addsub_ps x64 intrinsic
- _mm_aesdec_si128 x64 intrinsic
- _mm_aesdeclast_si128 x64 intrinsic
- _mm_aesenc_si128 x64 intrinsic
- _mm_aesenclast_si128 x64 intrinsic
- _mm_aesimc_si128 x64 intrinsic
- _mm_aeskeygenassist_si128 x64 intrinsic
- _mm_alignr_epi8 x64 intrinsic
- _mm_and_pd x64 intrinsic
- _mm_and_ps x64 intrinsic
- _mm_and_si128 x64 intrinsic
- _mm_andnot_pd x64 intrinsic
- _mm_andnot_ps x64 intrinsic
- _mm_andnot_si128 x64 intrinsic
- _mm_avg_epu16 x64 intrinsic
- _mm_avg_epu8 x64 intrinsic
- _mm_blend_epi16 x64 intrinsic
- _mm_blend_epi32 x64 intrinsic
- _mm_blend_pd x64 intrinsic
- _mm_blend_ps x64 intrinsic
- _mm_blendv_epi8 x64 intrinsic
- _mm_blendv_pd x64 intrinsic
- _mm_blendv_ps x64 intrinsic
- _mm_broadcast_ss x64 intrinsic
- _mm_broadcastb_epi8 x64 intrinsic
- _mm_broadcastd_epi32 x64 intrinsic
- _mm_broadcastq_epi64 x64 intrinsic
- _mm_broadcastsd_pd x64 intrinsic
- _mm_broadcastss_ps x64 intrinsic
- _mm_broadcastw_epi16 x64 intrinsic
- _mm_castpd_ps x64 intrinsic
- _mm_castpd_si128 x64 intrinsic
- _mm_castps_pd x64 intrinsic
- _mm_castps_si128 x64 intrinsic
- _mm_castsi128_pd x64 intrinsic
- _mm_castsi128_ps x64 intrinsic
- _mm_clflush x64 intrinsic
- _mm_clmulepi64_si128 x64 intrinsic
- _mm_cmov_si128 x64 intrinsic
- _mm_cmp_pd x64 intrinsic
- _mm_cmp_ps x64 intrinsic
- _mm_cmp_sd x64 intrinsic
- _mm_cmp_ss x64 intrinsic
- _mm_cmpeq_epi16 x64 intrinsic
- _mm_cmpeq_epi32 x64 intrinsic
- _mm_cmpeq_epi64 x64 intrinsic
- _mm_cmpeq_epi8 x64 intrinsic
- _mm_cmpeq_pd x64 intrinsic
- _mm_cmpeq_ps x64 intrinsic
- _mm_cmpeq_sd x64 intrinsic
- _mm_cmpeq_ss x64 intrinsic
- _mm_cmpestra x64 intrinsic
- _mm_cmpestrc x64 intrinsic
- _mm_cmpestri x64 intrinsic
- _mm_cmpestrm x64 intrinsic
- _mm_cmpestro x64 intrinsic
- _mm_cmpestrs x64 intrinsic
- _mm_cmpestrz x64 intrinsic
- _mm_cmpge_pd x64 intrinsic
- _mm_cmpge_ps x64 intrinsic
- _mm_cmpge_sd x64 intrinsic
- _mm_cmpge_ss x64 intrinsic
- _mm_cmpgt_epi16 x64 intrinsic
- _mm_cmpgt_epi32 x64 intrinsic
- _mm_cmpgt_epi64 x64 intrinsic
- _mm_cmpgt_epi8 x64 intrinsic
- _mm_cmpgt_pd x64 intrinsic
- _mm_cmpgt_ps x64 intrinsic
- _mm_cmpgt_sd x64 intrinsic
- _mm_cmpgt_ss x64 intrinsic
- _mm_cmpistra x64 intrinsic
- _mm_cmpistrc x64 intrinsic
- _mm_cmpistri x64 intrinsic
- _mm_cmpistrm x64 intrinsic
- _mm_cmpistro x64 intrinsic
- _mm_cmpistrs x64 intrinsic
- _mm_cmpistrz x64 intrinsic
- _mm_cmple_pd x64 intrinsic
- _mm_cmple_ps x64 intrinsic
- _mm_cmple_sd x64 intrinsic
- _mm_cmple_ss x64 intrinsic
- _mm_cmplt_epi16 x64 intrinsic
- _mm_cmplt_epi32 x64 intrinsic
- _mm_cmplt_epi8 x64 intrinsic
- _mm_cmplt_pd x64 intrinsic
- _mm_cmplt_ps x64 intrinsic
- _mm_cmplt_sd x64 intrinsic
- _mm_cmplt_ss x64 intrinsic
- _mm_cmpneq_pd x64 intrinsic
- _mm_cmpneq_ps x64 intrinsic
- _mm_cmpneq_sd x64 intrinsic
- _mm_cmpneq_ss x64 intrinsic
- _mm_cmpnge_pd x64 intrinsic
- _mm_cmpnge_ps x64 intrinsic
- _mm_cmpnge_sd x64 intrinsic
- _mm_cmpnge_ss x64 intrinsic
- _mm_cmpngt_pd x64 intrinsic
- _mm_cmpngt_ps x64 intrinsic
- _mm_cmpngt_sd x64 intrinsic
- _mm_cmpngt_ss x64 intrinsic
- _mm_cmpnle_pd x64 intrinsic
- _mm_cmpnle_ps x64 intrinsic
- _mm_cmpnle_sd x64 intrinsic
- _mm_cmpnle_ss x64 intrinsic
- _mm_cmpnlt_pd x64 intrinsic
- _mm_cmpnlt_ps x64 intrinsic
- _mm_cmpnlt_sd x64 intrinsic
- _mm_cmpnlt_ss x64 intrinsic
- _mm_cmpord_pd x64 intrinsic
- _mm_cmpord_ps x64 intrinsic
- _mm_cmpord_sd x64 intrinsic
- _mm_cmpord_ss x64 intrinsic
- _mm_cmpunord_pd x64 intrinsic
- _mm_cmpunord_ps x64 intrinsic
- _mm_cmpunord_sd x64 intrinsic
- _mm_cmpunord_ss x64 intrinsic
- _mm_com_epi16 x64 intrinsic
- _mm_com_epi32 x64 intrinsic
- _mm_com_epi64 x64 intrinsic
- _mm_com_epi8 x64 intrinsic
- _mm_com_epu16 x64 intrinsic
- _mm_com_epu32 x64 intrinsic
- _mm_com_epu64 x64 intrinsic
- _mm_com_epu8 x64 intrinsic
- _mm_comieq_sd x64 intrinsic
- _mm_comieq_ss x64 intrinsic
- _mm_comige_sd x64 intrinsic
- _mm_comige_ss x64 intrinsic
- _mm_comigt_sd x64 intrinsic
- _mm_comigt_ss x64 intrinsic
- _mm_comile_sd x64 intrinsic
- _mm_comile_ss x64 intrinsic
- _mm_comilt_sd x64 intrinsic
- _mm_comilt_ss x64 intrinsic
- _mm_comineq_sd x64 intrinsic
- _mm_comineq_ss x64 intrinsic
- _mm_crc32_u16 x64 intrinsic
- _mm_crc32_u32 x64 intrinsic
- _mm_crc32_u64 x64 intrinsic
- _mm_crc32_u8 x64 intrinsic
- _mm_cvt_si2ss x64 intrinsic
- _mm_cvt_ss2si x64 intrinsic
- _mm_cvtepi16_epi32 x64 intrinsic
- _mm_cvtepi16_epi64 x64 intrinsic
- _mm_cvtepi32_epi64 x64 intrinsic
- _mm_cvtepi32_pd x64 intrinsic
- _mm_cvtepi32_ps x64 intrinsic
- _mm_cvtepi8_epi16 x64 intrinsic
- _mm_cvtepi8_epi32 x64 intrinsic
- _mm_cvtepi8_epi64 x64 intrinsic
- _mm_cvtepu16_epi32 x64 intrinsic
- _mm_cvtepu16_epi64 x64 intrinsic
- _mm_cvtepu32_epi64 x64 intrinsic
- _mm_cvtepu8_epi16 x64 intrinsic
- _mm_cvtepu8_epi32 x64 intrinsic
- _mm_cvtepu8_epi64 x64 intrinsic
- _mm_cvtpd_epi32 x64 intrinsic
- _mm_cvtpd_ps x64 intrinsic
- _mm_cvtph_ps x64 intrinsic
- _mm_cvtps_epi32 x64 intrinsic
- _mm_cvtps_pd x64 intrinsic
- _mm_cvtps_ph x64 intrinsic
- _mm_cvtsd_f64 x64 intrinsic
- _mm_cvtsd_si32 x64 intrinsic
- _mm_cvtsd_si64 x64 intrinsic
- _mm_cvtsd_si64x x64 intrinsic
- _mm_cvtsd_ss x64 intrinsic
- _mm_cvtsi128_si32 x64 intrinsic
- _mm_cvtsi128_si64 x64 intrinsic
- _mm_cvtsi128_si64x x64 intrinsic
- _mm_cvtsi32_sd x64 intrinsic
- _mm_cvtsi32_si128 x64 intrinsic
- _mm_cvtsi64_sd x64 intrinsic
- _mm_cvtsi64_si128 x64 intrinsic
- _mm_cvtsi64_ss x64 intrinsic
- _mm_cvtsi64x_sd x64 intrinsic
- _mm_cvtsi64x_si128 x64 intrinsic
- _mm_cvtss_f32 x64 intrinsic
- _mm_cvtss_sd x64 intrinsic
- _mm_cvtss_si64 x64 intrinsic
- _mm_cvtt_ss2si x64 intrinsic
- _mm_cvttpd_epi32 x64 intrinsic
- _mm_cvttps_epi32 x64 intrinsic
- _mm_cvttsd_si32 x64 intrinsic
- _mm_cvttsd_si64 x64 intrinsic
- _mm_cvttsd_si64x x64 intrinsic
- _mm_cvttss_si64 x64 intrinsic
- _mm_div_pd x64 intrinsic
- _mm_div_ps x64 intrinsic
- _mm_div_sd x64 intrinsic
- _mm_div_ss x64 intrinsic
- _mm_dp_pd x64 intrinsic
- _mm_dp_ps x64 intrinsic
- _mm_extract_epi16 x64 intrinsic
- _mm_extract_epi32 x64 intrinsic
- _mm_extract_epi64 x64 intrinsic
- _mm_extract_epi8 x64 intrinsic
- _mm_extract_ps x64 intrinsic
- _mm_fmadd_pd x64 intrinsic
- _mm_fmadd_ps x64 intrinsic
- _mm_fmadd_sd x64 intrinsic
- _mm_fmadd_ss x64 intrinsic
- _mm_fmaddsub_pd x64 intrinsic
- _mm_fmaddsub_ps x64 intrinsic
- _mm_fmsub_pd x64 intrinsic
- _mm_fmsub_ps x64 intrinsic
- _mm_fmsub_sd x64 intrinsic
- _mm_fmsub_ss x64 intrinsic
- _mm_fmsubadd_pd x64 intrinsic
- _mm_fmsubadd_ps x64 intrinsic
- _mm_fnmadd_pd x64 intrinsic
- _mm_fnmadd_ps x64 intrinsic
- _mm_fnmadd_sd x64 intrinsic
- _mm_fnmadd_ss x64 intrinsic
- _mm_fnmsub_pd x64 intrinsic
- _mm_fnmsub_ps x64 intrinsic
- _mm_fnmsub_sd x64 intrinsic
- _mm_fnmsub_ss x64 intrinsic
- _mm_frcz_pd x64 intrinsic
- _mm_frcz_ps x64 intrinsic
- _mm_frcz_sd x64 intrinsic
- _mm_frcz_ss x64 intrinsic
- _mm_getcsr x64 intrinsic
- _mm_hadd_epi16 x64 intrinsic
- _mm_hadd_epi32 x64 intrinsic
- _mm_hadd_pd x64 intrinsic
- _mm_hadd_ps x64 intrinsic
- _mm_haddd_epi16 x64 intrinsic
- _mm_haddd_epi8 x64 intrinsic
- _mm_haddd_epu16 x64 intrinsic
- _mm_haddd_epu8 x64 intrinsic
- _mm_haddq_epi16 x64 intrinsic
- _mm_haddq_epi32 x64 intrinsic
- _mm_haddq_epi8 x64 intrinsic
- _mm_haddq_epu16 x64 intrinsic
- _mm_haddq_epu32 x64 intrinsic
- _mm_haddq_epu8 x64 intrinsic
- _mm_hadds_epi16 x64 intrinsic
- _mm_haddw_epi8 x64 intrinsic
- _mm_haddw_epu8 x64 intrinsic
- _mm_hsub_epi16 x64 intrinsic
- _mm_hsub_epi32 x64 intrinsic
- _mm_hsub_pd x64 intrinsic
- _mm_hsub_ps x64 intrinsic
- _mm_hsubd_epi16 x64 intrinsic
- _mm_hsubq_epi32 x64 intrinsic
- _mm_hsubs_epi16 x64 intrinsic
- _mm_hsubw_epi8 x64 intrinsic
- _mm_i32gather_epi32 x64 intrinsic
- _mm_i32gather_epi64 x64 intrinsic
- _mm_i32gather_pd x64 intrinsic
- _mm_i32gather_ps x64 intrinsic
- _mm_i64gather_epi32 x64 intrinsic
- _mm_i64gather_epi64 x64 intrinsic
- _mm_i64gather_pd x64 intrinsic
- _mm_i64gather_ps x64 intrinsic
- _mm_insert_epi16 x64 intrinsic
- _mm_insert_epi32 x64 intrinsic
- _mm_insert_epi64 x64 intrinsic
- _mm_insert_epi8 x64 intrinsic
- _mm_insert_ps x64 intrinsic
- _mm_lddqu_si128 x64 intrinsic
- _mm_lfence x64 intrinsic
- _mm_load_pd x64 intrinsic
- _mm_load_ps x64 intrinsic
- _mm_load_ps1 x64 intrinsic
- _mm_load_sd x64 intrinsic
- _mm_load_si128 x64 intrinsic
- _mm_load_ss x64 intrinsic
- _mm_load1_pd x64 intrinsic
- _mm_loaddup_pd x64 intrinsic
- _mm_loadh_pd x64 intrinsic
- _mm_loadh_pi x64 intrinsic
- _mm_loadl_epi64 x64 intrinsic
- _mm_loadl_pd x64 intrinsic
- _mm_loadl_pi x64 intrinsic
- _mm_loadr_pd x64 intrinsic
- _mm_loadr_ps x64 intrinsic
- _mm_loadu_pd x64 intrinsic
- _mm_loadu_ps x64 intrinsic
- _mm_loadu_si128 x64 intrinsic
- _mm_macc_epi16 x64 intrinsic
- _mm_macc_epi32 x64 intrinsic
- _mm_macc_pd x64 intrinsic
- _mm_macc_ps x64 intrinsic
- _mm_macc_sd x64 intrinsic
- _mm_macc_ss x64 intrinsic
- _mm_maccd_epi16 x64 intrinsic
- _mm_macchi_epi32 x64 intrinsic
- _mm_macclo_epi32 x64 intrinsic
- _mm_maccs_epi16 x64 intrinsic
- _mm_maccs_epi32 x64 intrinsic
- _mm_maccsd_epi16 x64 intrinsic
- _mm_maccshi_epi32 x64 intrinsic
- _mm_maccslo_epi32 x64 intrinsic
- _mm_madd_epi16 x64 intrinsic
- _mm_maddd_epi16 x64 intrinsic
- _mm_maddsd_epi16 x64 intrinsic
- _mm_maddsub_pd x64 intrinsic
- _mm_maddsub_ps x64 intrinsic
- _mm_maddubs_epi16 x64 intrinsic
- _mm_mask_i32gather_epi32 x64 intrinsic
- _mm_mask_i32gather_epi64 x64 intrinsic
- _mm_mask_i32gather_pd x64 intrinsic
- _mm_mask_i32gather_ps x64 intrinsic
- _mm_mask_i64gather_epi32 x64 intrinsic
- _mm_mask_i64gather_epi64 x64 intrinsic
- _mm_mask_i64gather_pd x64 intrinsic
- _mm_mask_i64gather_ps x64 intrinsic
- _mm_maskload_epi32 x64 intrinsic
- _mm_maskload_epi64 x64 intrinsic
- _mm_maskload_pd x64 intrinsic
- _mm_maskload_ps x64 intrinsic
- _mm_maskmoveu_si128 x64 intrinsic
- _mm_maskstore_epi32 x64 intrinsic
- _mm_maskstore_epi64 x64 intrinsic
- _mm_maskstore_pd x64 intrinsic
- _mm_maskstore_ps x64 intrinsic
- _mm_max_epi16 x64 intrinsic
- _mm_max_epi32 x64 intrinsic
- _mm_max_epi8 x64 intrinsic
- _mm_max_epu16 x64 intrinsic
- _mm_max_epu32 x64 intrinsic
- _mm_max_epu8 x64 intrinsic
- _mm_max_pd x64 intrinsic
- _mm_max_ps x64 intrinsic
- _mm_max_sd x64 intrinsic
- _mm_max_ss x64 intrinsic
- _mm_mfence x64 intrinsic
- _mm_min_epi16 x64 intrinsic
- _mm_min_epi32 x64 intrinsic
- _mm_min_epi8 x64 intrinsic
- _mm_min_epu16 x64 intrinsic
- _mm_min_epu32 x64 intrinsic
- _mm_min_epu8 x64 intrinsic
- _mm_min_pd x64 intrinsic
- _mm_min_ps x64 intrinsic
- _mm_min_sd x64 intrinsic
- _mm_min_ss x64 intrinsic
- _mm_minpos_epu16 x64 intrinsic
- _mm_monitor x64 intrinsic
- _mm_move_epi64 x64 intrinsic
- _mm_move_sd x64 intrinsic
- _mm_move_ss x64 intrinsic
- _mm_movedup_pd x64 intrinsic
- _mm_movehdup_ps x64 intrinsic
- _mm_movehl_ps x64 intrinsic
- _mm_moveldup_ps x64 intrinsic
- _mm_movelh_ps x64 intrinsic
- _mm_movemask_epi8 x64 intrinsic
- _mm_movemask_pd x64 intrinsic
- _mm_movemask_ps x64 intrinsic
- _mm_mpsadbw_epu8 x64 intrinsic
- _mm_msub_pd x64 intrinsic
- _mm_msub_ps x64 intrinsic
- _mm_msub_sd x64 intrinsic
- _mm_msub_ss x64 intrinsic
- _mm_msubadd_pd x64 intrinsic
- _mm_msubadd_ps x64 intrinsic
- _mm_mul_epi32 x64 intrinsic
- _mm_mul_epu32 x64 intrinsic
- _mm_mul_pd x64 intrinsic
- _mm_mul_ps x64 intrinsic
- _mm_mul_sd x64 intrinsic
- _mm_mul_ss x64 intrinsic
- _mm_mulhi_epi16 x64 intrinsic
- _mm_mulhi_epu16 x64 intrinsic
- _mm_mulhrs_epi16 x64 intrinsic
- _mm_mullo_epi16 x64 intrinsic
- _mm_mullo_epi32 x64 intrinsic
- _mm_mwait x64 intrinsic
- _mm_nmacc_pd x64 intrinsic
- _mm_nmacc_ps x64 intrinsic
- _mm_nmacc_sd x64 intrinsic
- _mm_nmacc_ss x64 intrinsic
- _mm_nmsub_pd x64 intrinsic
- _mm_nmsub_ps x64 intrinsic
- _mm_nmsub_sd x64 intrinsic
- _mm_nmsub_ss x64 intrinsic
- _mm_or_pd x64 intrinsic
- _mm_or_ps x64 intrinsic
- _mm_or_si128 x64 intrinsic
- _mm_packs_epi16 x64 intrinsic
- _mm_packs_epi32 x64 intrinsic
- _mm_packus_epi16 x64 intrinsic
- _mm_packus_epi32 x64 intrinsic
- _mm_pause x64 intrinsic
- _mm_perm_epi8 x64 intrinsic
- _mm_permute_pd x64 intrinsic
- _mm_permute_ps x64 intrinsic
- _mm_permute2_pd x64 intrinsic
- _mm_permute2_ps x64 intrinsic
- _mm_permutevar_pd x64 intrinsic
- _mm_permutevar_ps x64 intrinsic
- _mm_popcnt_u32 x64 intrinsic
- _mm_popcnt_u64 x64 intrinsic
- _mm_prefetch x64 intrinsic
- _mm_rcp_ps x64 intrinsic
- _mm_rcp_ss x64 intrinsic
- _mm_rot_epi16 x64 intrinsic
- _mm_rot_epi32 x64 intrinsic
- _mm_rot_epi64 x64 intrinsic
- _mm_rot_epi8 x64 intrinsic
- _mm_roti_epi16 x64 intrinsic
- _mm_roti_epi32 x64 intrinsic
- _mm_roti_epi64 x64 intrinsic
- _mm_roti_epi8 x64 intrinsic
- _mm_round_pd x64 intrinsic
- _mm_round_ps x64 intrinsic
- _mm_round_sd x64 intrinsic
- _mm_round_ss x64 intrinsic
- _mm_rsqrt_ps x64 intrinsic
- _mm_rsqrt_ss x64 intrinsic
- _mm_sad_epu8 x64 intrinsic
- _mm_set_epi16 x64 intrinsic
- _mm_set_epi32 x64 intrinsic
- _mm_set_epi64x x64 intrinsic
- _mm_set_epi8 x64 intrinsic
- _mm_set_pd x64 intrinsic
- _mm_set_ps x64 intrinsic
- _mm_set_ps1 x64 intrinsic
- _mm_set_sd x64 intrinsic
- _mm_set_ss x64 intrinsic
- _mm_set1_epi16 x64 intrinsic
- _mm_set1_epi32 x64 intrinsic
- _mm_set1_epi64x x64 intrinsic
- _mm_set1_epi8 x64 intrinsic
- _mm_set1_pd x64 intrinsic
- _mm_setcsr x64 intrinsic
- _mm_setl_epi64 x64 intrinsic
- _mm_setr_epi16 x64 intrinsic
- _mm_setr_epi32 x64 intrinsic
- _mm_setr_epi8 x64 intrinsic
- _mm_setr_pd x64 intrinsic
- _mm_setr_ps x64 intrinsic
- _mm_setzero_pd x64 intrinsic
- _mm_setzero_ps x64 intrinsic
- _mm_setzero_si128 x64 intrinsic
- _mm_sfence x64 intrinsic
- _mm_sha_epi16 x64 intrinsic
- _mm_sha_epi32 x64 intrinsic
- _mm_sha_epi64 x64 intrinsic
- _mm_sha_epi8 x64 intrinsic
- _mm_shl_epi16 x64 intrinsic
- _mm_shl_epi32 x64 intrinsic
- _mm_shl_epi64 x64 intrinsic
- _mm_shl_epi8 x64 intrinsic
- _mm_shuffle_epi32 x64 intrinsic
- _mm_shuffle_epi8 x64 intrinsic
- _mm_shuffle_pd x64 intrinsic
- _mm_shuffle_ps x64 intrinsic
- _mm_shufflehi_epi16 x64 intrinsic
- _mm_shufflelo_epi16 x64 intrinsic
- _mm_sign_epi16 x64 intrinsic
- _mm_sign_epi32 x64 intrinsic
- _mm_sign_epi8 x64 intrinsic
- _mm_sll_epi16 x64 intrinsic
- _mm_sll_epi32 x64 intrinsic
- _mm_sll_epi64 x64 intrinsic
- _mm_slli_epi16 x64 intrinsic
- _mm_slli_epi32 x64 intrinsic
- _mm_slli_epi64 x64 intrinsic
- _mm_slli_si128 x64 intrinsic
- _mm_sllv_epi32 x64 intrinsic
- _mm_sllv_epi64 x64 intrinsic
- _mm_sqrt_pd x64 intrinsic
- _mm_sqrt_ps x64 intrinsic
- _mm_sqrt_sd x64 intrinsic
- _mm_sqrt_ss x64 intrinsic
- _mm_sra_epi16 x64 intrinsic
- _mm_sra_epi32 x64 intrinsic
- _mm_srai_epi16 x64 intrinsic
- _mm_srai_epi32 x64 intrinsic
- _mm_srav_epi32 x64 intrinsic
- _mm_srl_epi16 x64 intrinsic
- _mm_srl_epi32 x64 intrinsic
- _mm_srl_epi64 x64 intrinsic
- _mm_srli_epi16 x64 intrinsic
- _mm_srli_epi32 x64 intrinsic
- _mm_srli_epi64 x64 intrinsic
- _mm_srli_si128 x64 intrinsic
- _mm_srlv_epi32 x64 intrinsic
- _mm_srlv_epi64 x64 intrinsic
- _mm_store_pd x64 intrinsic
- _mm_store_ps x64 intrinsic
- _mm_store_ps1 x64 intrinsic
- _mm_store_sd x64 intrinsic
- _mm_store_si128 x64 intrinsic
- _mm_store_ss x64 intrinsic
- _mm_store1_pd x64 intrinsic
- _mm_storeh_pd x64 intrinsic
- _mm_storeh_pi x64 intrinsic
- _mm_storel_epi64 x64 intrinsic
- _mm_storel_pd x64 intrinsic
- _mm_storel_pi x64 intrinsic
- _mm_storer_pd x64 intrinsic
- _mm_storer_ps x64 intrinsic
- _mm_storeu_pd x64 intrinsic
- _mm_storeu_ps x64 intrinsic
- _mm_storeu_si128 x64 intrinsic
- _mm_stream_load_si128 x64 intrinsic
- _mm_stream_pd x64 intrinsic
- _mm_stream_ps x64 intrinsic
- _mm_stream_si128 x64 intrinsic
- _mm_stream_si32 x64 intrinsic
- _mm_sub_epi16 x64 intrinsic
- _mm_sub_epi32 x64 intrinsic
- _mm_sub_epi64 x64 intrinsic
- _mm_sub_epi8 x64 intrinsic
- _mm_sub_pd x64 intrinsic
- _mm_sub_ps x64 intrinsic
- _mm_sub_sd x64 intrinsic
- _mm_sub_ss x64 intrinsic
- _mm_subs_epi16 x64 intrinsic
- _mm_subs_epi8 x64 intrinsic
- _mm_subs_epu16 x64 intrinsic
- _mm_subs_epu8 x64 intrinsic
- _mm_testc_pd x64 intrinsic
- _mm_testc_ps x64 intrinsic
- _mm_testc_si128 x64 intrinsic
- _mm_testnzc_pd x64 intrinsic
- _mm_testnzc_ps x64 intrinsic
- _mm_testnzc_si128 x64 intrinsic
- _mm_testz_pd x64 intrinsic
- _mm_testz_ps x64 intrinsic
- _mm_testz_si128 x64 intrinsic
- _mm_ucomieq_sd x64 intrinsic
- _mm_ucomieq_ss x64 intrinsic
- _mm_ucomige_sd x64 intrinsic
- _mm_ucomige_ss x64 intrinsic
- _mm_ucomigt_sd x64 intrinsic
- _mm_ucomigt_ss x64 intrinsic
- _mm_ucomile_sd x64 intrinsic
- _mm_ucomile_ss x64 intrinsic
- _mm_ucomilt_sd x64 intrinsic
- _mm_ucomilt_ss x64 intrinsic
- _mm_ucomineq_sd x64 intrinsic
- _mm_ucomineq_ss x64 intrinsic
- _mm_unpackhi_epi16 x64 intrinsic
- _mm_unpackhi_epi32 x64 intrinsic
- _mm_unpackhi_epi64 x64 intrinsic
- _mm_unpackhi_epi8 x64 intrinsic
- _mm_unpackhi_pd x64 intrinsic
- _mm_unpackhi_ps x64 intrinsic
- _mm_unpacklo_epi16 x64 intrinsic
- _mm_unpacklo_epi32 x64 intrinsic
- _mm_unpacklo_epi64 x64 intrinsic
- _mm_unpacklo_epi8 x64 intrinsic
- _mm_unpacklo_pd x64 intrinsic
- _mm_unpacklo_ps x64 intrinsic
- _mm_xor_pd x64 intrinsic
- _mm_xor_ps x64 intrinsic
- _mm_xor_si128 x64 intrinsic
- _mm256_abs_epi16 x64 intrinsic
- _mm256_abs_epi32 x64 intrinsic
- _mm256_abs_epi8 x64 intrinsic
- _mm256_add_epi16 x64 intrinsic
- _mm256_add_epi32 x64 intrinsic
- _mm256_add_epi64 x64 intrinsic
- _mm256_add_epi8 x64 intrinsic
- _mm256_add_pd x64 intrinsic
- _mm256_add_ps x64 intrinsic
- _mm256_adds_epi16 x64 intrinsic
- _mm256_adds_epi8 x64 intrinsic
- _mm256_adds_epu16 x64 intrinsic
- _mm256_adds_epu8 x64 intrinsic
- _mm256_addsub_pd x64 intrinsic
- _mm256_addsub_ps x64 intrinsic
- _mm256_alignr_epi8 x64 intrinsic
- _mm256_and_pd x64 intrinsic
- _mm256_and_ps x64 intrinsic
- _mm256_and_si256 x64 intrinsic
- _mm256_andnot_pd x64 intrinsic
- _mm256_andnot_ps x64 intrinsic
- _mm256_andnot_si256 x64 intrinsic
- _mm256_avg_epu16 x64 intrinsic
- _mm256_avg_epu8 x64 intrinsic
- _mm256_blend_epi16 x64 intrinsic
- _mm256_blend_epi32 x64 intrinsic
- _mm256_blend_pd x64 intrinsic
- _mm256_blend_ps x64 intrinsic
- _mm256_blendv_epi8 x64 intrinsic
- _mm256_blendv_pd x64 intrinsic
- _mm256_blendv_ps x64 intrinsic
- _mm256_broadcast_pd x64 intrinsic
- _mm256_broadcast_ps x64 intrinsic
- _mm256_broadcast_sd x64 intrinsic
- _mm256_broadcast_ss x64 intrinsic
- _mm256_broadcastb_epi8 x64 intrinsic
- _mm256_broadcastd_epi32 x64 intrinsic
- _mm256_broadcastq_epi64 x64 intrinsic
- _mm256_broadcastsd_pd x64 intrinsic
- _mm256_broadcastsi128_si256 x64 intrinsic
- _mm256_broadcastss_ps x64 intrinsic
- _mm256_broadcastw_epi16 x64 intrinsic
- _mm256_castpd_ps x64 intrinsic
- _mm256_castpd_si256 x64 intrinsic
- _mm256_castpd128_pd256 x64 intrinsic
- _mm256_castpd256_pd128 x64 intrinsic
- _mm256_castps_pd x64 intrinsic
- _mm256_castps_si256 x64 intrinsic
- _mm256_castps128_ps256 x64 intrinsic
- _mm256_castps256_ps128 x64 intrinsic
- _mm256_castsi128_si256 x64 intrinsic
- _mm256_castsi256_pd x64 intrinsic
- _mm256_castsi256_ps x64 intrinsic
- _mm256_castsi256_si128 x64 intrinsic
- _mm256_cmov_si256 x64 intrinsic
- _mm256_cmp_pd x64 intrinsic
- _mm256_cmp_ps x64 intrinsic
- _mm256_cmpeq_epi16 x64 intrinsic
- _mm256_cmpeq_epi32 x64 intrinsic
- _mm256_cmpeq_epi64 x64 intrinsic
- _mm256_cmpeq_epi8 x64 intrinsic
- _mm256_cmpgt_epi16 x64 intrinsic
- _mm256_cmpgt_epi32 x64 intrinsic
- _mm256_cmpgt_epi64 x64 intrinsic
- _mm256_cmpgt_epi8 x64 intrinsic
- _mm256_cvtepi16_epi32 x64 intrinsic
- _mm256_cvtepi16_epi64 x64 intrinsic
- _mm256_cvtepi32_epi64 x64 intrinsic
- _mm256_cvtepi32_pd x64 intrinsic
- _mm256_cvtepi32_ps x64 intrinsic
- _mm256_cvtepi8_epi16 x64 intrinsic
- _mm256_cvtepi8_epi32 x64 intrinsic
- _mm256_cvtepi8_epi64 x64 intrinsic
- _mm256_cvtepu16_epi32 x64 intrinsic
- _mm256_cvtepu16_epi64 x64 intrinsic
- _mm256_cvtepu32_epi64 x64 intrinsic
- _mm256_cvtepu8_epi16 x64 intrinsic
- _mm256_cvtepu8_epi32 x64 intrinsic
- _mm256_cvtepu8_epi64 x64 intrinsic
- _mm256_cvtpd_epi32 x64 intrinsic
- _mm256_cvtpd_ps x64 intrinsic
- _mm256_cvtph_ps x64 intrinsic
- _mm256_cvtps_epi32 x64 intrinsic
- _mm256_cvtps_pd x64 intrinsic
- _mm256_cvtps_ph x64 intrinsic
- _mm256_cvttpd_epi32 x64 intrinsic
- _mm256_cvttps_epi32 x64 intrinsic
- _mm256_div_pd x64 intrinsic
- _mm256_div_ps x64 intrinsic
- _mm256_dp_ps x64 intrinsic
- _mm256_extractf128_pd x64 intrinsic
- _mm256_extractf128_ps x64 intrinsic
- _mm256_extractf128_si256 x64 intrinsic
- _mm256_extracti128_si256 x64 intrinsic
- _mm256_fmadd_pd x64 intrinsic
- _mm256_fmadd_ps x64 intrinsic
- _mm256_fmaddsub_pd x64 intrinsic
- _mm256_fmaddsub_ps x64 intrinsic
- _mm256_fmsub_pd x64 intrinsic
- _mm256_fmsub_ps x64 intrinsic
- _mm256_fmsubadd_pd x64 intrinsic
- _mm256_fmsubadd_ps x64 intrinsic
- _mm256_fnmadd_pd x64 intrinsic
- _mm256_fnmadd_ps x64 intrinsic
- _mm256_fnmsub_pd x64 intrinsic
- _mm256_fnmsub_ps x64 intrinsic
- _mm256_frcz_pd x64 intrinsic
- _mm256_frcz_ps x64 intrinsic
- _mm256_hadd_epi16 x64 intrinsic
- _mm256_hadd_epi32 x64 intrinsic
- _mm256_hadd_pd x64 intrinsic
- _mm256_hadd_ps x64 intrinsic
- _mm256_hadds_epi16 x64 intrinsic
- _mm256_hsub_epi16 x64 intrinsic
- _mm256_hsub_epi32 x64 intrinsic
- _mm256_hsub_pd x64 intrinsic
- _mm256_hsub_ps x64 intrinsic
- _mm256_hsubs_epi16 x64 intrinsic
- _mm256_i32gather_epi32 x64 intrinsic
- _mm256_i32gather_epi64 x64 intrinsic
- _mm256_i32gather_pd x64 intrinsic
- _mm256_i32gather_ps x64 intrinsic
- _mm256_i64gather_epi32 x64 intrinsic
- _mm256_i64gather_epi64 x64 intrinsic
- _mm256_i64gather_pd x64 intrinsic
- _mm256_i64gather_ps x64 intrinsic
- _mm256_insertf128_pd x64 intrinsic
- _mm256_insertf128_ps x64 intrinsic
- _mm256_insertf128_si256 x64 intrinsic
- _mm256_inserti128_si256 x64 intrinsic
- _mm256_lddqu_si256 x64 intrinsic
- _mm256_load_pd x64 intrinsic
- _mm256_load_ps x64 intrinsic
- _mm256_load_si256 x64 intrinsic
- _mm256_loadu_pd x64 intrinsic
- _mm256_loadu_ps x64 intrinsic
- _mm256_loadu_si256 x64 intrinsic
- _mm256_macc_pd x64 intrinsic
- _mm256_macc_ps x64 intrinsic
- _mm256_madd_epi16 x64 intrinsic
- _mm256_maddsub_pd x64 intrinsic
- _mm256_maddsub_ps x64 intrinsic
- _mm256_maddubs_epi16 x64 intrinsic
- _mm256_mask_i32gather_epi32 x64 intrinsic
- _mm256_mask_i32gather_epi64 x64 intrinsic
- _mm256_mask_i32gather_pd x64 intrinsic
- _mm256_mask_i32gather_ps x64 intrinsic
- _mm256_mask_i64gather_epi32 x64 intrinsic
- _mm256_mask_i64gather_epi64 x64 intrinsic
- _mm256_mask_i64gather_pd x64 intrinsic
- _mm256_mask_i64gather_ps x64 intrinsic
- _mm256_maskload_epi32 x64 intrinsic
- _mm256_maskload_epi64 x64 intrinsic
- _mm256_maskload_pd x64 intrinsic
- _mm256_maskload_ps x64 intrinsic
- _mm256_maskstore_epi32 x64 intrinsic
- _mm256_maskstore_epi64 x64 intrinsic
- _mm256_maskstore_pd x64 intrinsic
- _mm256_maskstore_ps x64 intrinsic
- _mm256_max_epi16 x64 intrinsic
- _mm256_max_epi32 x64 intrinsic
- _mm256_max_epi8 x64 intrinsic
- _mm256_max_epu16 x64 intrinsic
- _mm256_max_epu32 x64 intrinsic
- _mm256_max_epu8 x64 intrinsic
- _mm256_max_pd x64 intrinsic
- _mm256_max_ps x64 intrinsic
- _mm256_min_epi16 x64 intrinsic
- _mm256_min_epi32 x64 intrinsic
- _mm256_min_epi8 x64 intrinsic
- _mm256_min_epu16 x64 intrinsic
- _mm256_min_epu32 x64 intrinsic
- _mm256_min_epu8 x64 intrinsic
- _mm256_min_pd x64 intrinsic
- _mm256_min_ps x64 intrinsic
- _mm256_movedup_pd x64 intrinsic
- _mm256_movehdup_ps x64 intrinsic
- _mm256_moveldup_ps x64 intrinsic
- _mm256_movemask_epi8 x64 intrinsic
- _mm256_movemask_pd x64 intrinsic
- _mm256_movemask_ps x64 intrinsic
- _mm256_mpsadbw_epu8 x64 intrinsic
- _mm256_msub_pd x64 intrinsic
- _mm256_msub_ps x64 intrinsic
- _mm256_msubadd_pd x64 intrinsic
- _mm256_msubadd_ps x64 intrinsic
- _mm256_mul_epi32 x64 intrinsic
- _mm256_mul_epu32 x64 intrinsic
- _mm256_mul_pd x64 intrinsic
- _mm256_mul_ps x64 intrinsic
- _mm256_mulhi_epi16 x64 intrinsic
- _mm256_mulhi_epu16 x64 intrinsic
- _mm256_mulhrs_epi16 x64 intrinsic
- _mm256_mullo_epi16 x64 intrinsic
- _mm256_mullo_epi32 x64 intrinsic
- _mm256_nmacc_pd x64 intrinsic
- _mm256_nmacc_ps x64 intrinsic
- _mm256_nmsub_pd x64 intrinsic
- _mm256_nmsub_ps x64 intrinsic
- _mm256_or_pd x64 intrinsic
- _mm256_or_ps x64 intrinsic
- _mm256_or_si256 x64 intrinsic
- _mm256_packs_epi16 x64 intrinsic
- _mm256_packs_epi32 x64 intrinsic
- _mm256_packus_epi16 x64 intrinsic
- _mm256_packus_epi32 x64 intrinsic
- _mm256_permute_pd x64 intrinsic
- _mm256_permute_ps x64 intrinsic
- _mm256_permute2_pd x64 intrinsic
- _mm256_permute2_ps x64 intrinsic
- _mm256_permute2f128_pd x64 intrinsic
- _mm256_permute2f128_ps x64 intrinsic
- _mm256_permute2f128_si256 x64 intrinsic
- _mm256_permute2x128_si256 x64 intrinsic
- _mm256_permute4x64_epi64 x64 intrinsic
- _mm256_permute4x64_pd x64 intrinsic
- _mm256_permutevar_pd x64 intrinsic
- _mm256_permutevar_ps x64 intrinsic
- _mm256_permutevar8x32_epi32 x64 intrinsic
- _mm256_permutevar8x32_ps x64 intrinsic
- _mm256_rcp_ps x64 intrinsic
- _mm256_round_pd x64 intrinsic
- _mm256_round_ps x64 intrinsic
- _mm256_rsqrt_ps x64 intrinsic
- _mm256_sad_epu8 x64 intrinsic
- _mm256_set_epi16 x64 intrinsic
- _mm256_set_epi32 x64 intrinsic
- _mm256_set_epi64x x64 intrinsic
- _mm256_set_epi8 x64 intrinsic
- _mm256_set_pd x64 intrinsic
- _mm256_set_ps x64 intrinsic
- _mm256_set1_epi16 x64 intrinsic
- _mm256_set1_epi32 x64 intrinsic
- _mm256_set1_epi64x x64 intrinsic
- _mm256_set1_epi8 x64 intrinsic
- _mm256_set1_pd x64 intrinsic
- _mm256_set1_ps x64 intrinsic
- _mm256_setr_epi16 x64 intrinsic
- _mm256_setr_epi32 x64 intrinsic
- _mm256_setr_epi64x x64 intrinsic
- _mm256_setr_epi8 x64 intrinsic
- _mm256_setr_pd x64 intrinsic
- _mm256_setr_ps x64 intrinsic
- _mm256_setzero_pd x64 intrinsic
- _mm256_setzero_ps x64 intrinsic
- _mm256_setzero_si256 x64 intrinsic
- _mm256_shuffle_epi32 x64 intrinsic
- _mm256_shuffle_epi8 x64 intrinsic
- _mm256_shuffle_pd x64 intrinsic
- _mm256_shuffle_ps x64 intrinsic
- _mm256_shufflehi_epi16 x64 intrinsic
- _mm256_shufflelo_epi16 x64 intrinsic
- _mm256_sign_epi16 x64 intrinsic
- _mm256_sign_epi32 x64 intrinsic
- _mm256_sign_epi8 x64 intrinsic
- _mm256_sll_epi16 x64 intrinsic
- _mm256_sll_epi32 x64 intrinsic
- _mm256_sll_epi64 x64 intrinsic
- _mm256_slli_epi16 x64 intrinsic
- _mm256_slli_epi32 x64 intrinsic
- _mm256_slli_epi64 x64 intrinsic
- _mm256_slli_si256 x64 intrinsic
- _mm256_sllv_epi32 x64 intrinsic
- _mm256_sllv_epi64 x64 intrinsic
- _mm256_sqrt_pd x64 intrinsic
- _mm256_sqrt_ps x64 intrinsic
- _mm256_sra_epi16 x64 intrinsic
- _mm256_sra_epi32 x64 intrinsic
- _mm256_srai_epi16 x64 intrinsic
- _mm256_srai_epi32 x64 intrinsic
- _mm256_srav_epi32 x64 intrinsic
- _mm256_srl_epi16 x64 intrinsic
- _mm256_srl_epi32 x64 intrinsic
- _mm256_srl_epi64 x64 intrinsic
- _mm256_srli_epi16 x64 intrinsic
- _mm256_srli_epi32 x64 intrinsic
- _mm256_srli_epi64 x64 intrinsic
- _mm256_srli_si256 x64 intrinsic
- _mm256_srlv_epi32 x64 intrinsic
- _mm256_srlv_epi64 x64 intrinsic
- _mm256_store_pd x64 intrinsic
- _mm256_store_ps x64 intrinsic
- _mm256_store_si256 x64 intrinsic
- _mm256_storeu_pd x64 intrinsic
- _mm256_storeu_ps x64 intrinsic
- _mm256_storeu_si256 x64 intrinsic
- _mm256_stream_load_si256 x64 intrinsic
- _mm256_stream_pd x64 intrinsic
- _mm256_stream_ps x64 intrinsic
- _mm256_stream_si256 x64 intrinsic
- _mm256_sub_epi16 x64 intrinsic
- _mm256_sub_epi32 x64 intrinsic
- _mm256_sub_epi64 x64 intrinsic
- _mm256_sub_epi8 x64 intrinsic
- _mm256_sub_pd x64 intrinsic
- _mm256_sub_ps x64 intrinsic
- _mm256_subs_epi16 x64 intrinsic
- _mm256_subs_epi8 x64 intrinsic
- _mm256_subs_epu16 x64 intrinsic
- _mm256_subs_epu8 x64 intrinsic
- _mm256_testc_pd x64 intrinsic
- _mm256_testc_ps x64 intrinsic
- _mm256_testc_si256 x64 intrinsic
- _mm256_testnzc_pd x64 intrinsic
- _mm256_testnzc_ps x64 intrinsic
- _mm256_testnzc_si256 x64 intrinsic
- _mm256_testz_pd x64 intrinsic
- _mm256_testz_ps x64 intrinsic
- _mm256_testz_si256 x64 intrinsic
- _mm256_unpackhi_epi16 x64 intrinsic
- _mm256_unpackhi_epi32 x64 intrinsic
- _mm256_unpackhi_epi64 x64 intrinsic
- _mm256_unpackhi_epi8 x64 intrinsic
- _mm256_unpackhi_pd x64 intrinsic
- _mm256_unpackhi_ps x64 intrinsic
- _mm256_unpacklo_epi16 x64 intrinsic
- _mm256_unpacklo_epi32 x64 intrinsic
- _mm256_unpacklo_epi64 x64 intrinsic
- _mm256_unpacklo_epi8 x64 intrinsic
- _mm256_unpacklo_pd x64 intrinsic
- _mm256_unpacklo_ps x64 intrinsic
- _mm256_xor_pd x64 intrinsic
- _mm256_xor_ps x64 intrinsic
- _mm256_xor_si256 x64 intrinsic
- _mm256_zeroall x64 intrinsic
- _mm256_zeroupper x64 intrinsic
- _mulx_u32 x64 intrinsic
- _mulx_u64 x64 intrinsic
- __nvreg_restore_fence x64 intrinsic
- __nvreg_save_fence x64 intrinsic
- _pdep_u32 x64 intrinsic
- _pdep_u64 x64 intrinsic
- _pext_u32 x64 intrinsic
- _pext_u64 x64 intrinsic
- _rdrand16_step x64 intrinsic
- _rdrand32_step x64 intrinsic
- _rdrand64_step x64 intrinsic
- _rdseed16_step x64 intrinsic
- _rdseed32_step x64 intrinsic
- _rdseed64_step x64 intrinsic
- _readfsbase_u32 x64 intrinsic
- _readfsbase_u64 x64 intrinsic
- _readgsbase_u32 x64 intrinsic
- _readgsbase_u64 x64 intrinsic
- _rorx_u32 x64 intrinsic
- _rorx_u64 x64 intrinsic
- _rsm x64 intrinsic
- _sarx_i32 x64 intrinsic
- _sarx_i64 x64 intrinsic
- _sgdt x64 intrinsic
- _shlx_u32 x64 intrinsic
- _shlx_u64 x64 intrinsic
- _shrx_u32 x64 intrinsic
- _shrx_u64 x64 intrinsic
- __slwpcb x64 intrinsic
- _stac x64 intrinsic
- _store_be_u16 x64 intrinsic
- _storebe_i16 x64 intrinsic
- _store_be_u32 x64 intrinsic
- _storebe_i32 x64 intrinsic
- _store_be_u64 x64 intrinsic
- _storebe_i64 x64 intrinsic
- _Store_HLERelease x64 intrinsic
- _Store64_HLERelease x64 intrinsic
- _StorePointer_HLERelease x64 intrinsic
- _subborrow_u16 x64 intrinsic
- _subborrow_u32 x64 intrinsic
- _subborrow_u64 x64 intrinsic
- _subborrow_u8 x64 intrinsic
- _t1mskc_u32 x64 intrinsic
- _t1mskc_u64 x64 intrinsic
- _tzcnt_u32 x64 intrinsic
- _tzcnt_u64 x64 intrinsic
- _tzmsk_u32 x64 intrinsic
- _tzmsk_u64 x64 intrinsic
- _writefsbase_u32 x64 intrinsic
- _writefsbase_u64 x64 intrinsic
- _writegsbase_u32 x64 intrinsic
- _writegsbase_u64 x64 intrinsic
- _xabort x64 intrinsic
- _xbegin x64 intrinsic
- _xend x64 intrinsic
- _xgetbv x64 intrinsic
- _xrstor x64 intrinsic
- _xrstor64 x64 intrinsic
- _xsave x64 intrinsic
- _xsave64 x64 intrinsic
- _xsaveopt x64 intrinsic
- _xsaveopt64 x64 intrinsic
- _xsetbv x64 intrinsic
- _xtest x64 intrinsic
ms.openlocfilehash: c9eb60143a883cae75b0c795b1ace9dbb5606191
ms.sourcegitcommit: 7a6116e48c3c11b97371b8ae4ecc23adce1f092d
ms.translationtype: MT
ms.contentlocale: pt-BR
ms.lasthandoff: 04/22/2020
ms.locfileid: "81754315"
---
# <a name="x64-amd64-intrinsics-list"></a>Lista de intrínsecos x64 (amd64)

Este documento lista intrínsecas que o compilador Microsoft C++ suporta quando o x64 (também chamado de amd64) é o alvo.

Para obter informações sobre intrínsecos individuais, consulte estes recursos, conforme apropriado para o processador de destino:

- O arquivo de cabeçalho. Muitos intrínsecos são documentados em comentários no arquivo de cabeçalho.

- [Guia Intel Intrínseca](https://software.intel.com/sites/landingpage/IntrinsicsGuide). Use a caixa de pesquisa para encontrar intrínsecas específicas.

- [Manuais de desenvolvedor de software de arquitetura Intel 64 e IA-32](https://software.intel.com/articles/intel-sdm)

- [Referência de programação do conjunto de instruções de arquitetura Intel](https://software.intel.com/isa-extensions)

- [Introdução às extensões vetoriais avançadas intel](https://software.intel.com/articles/introduction-to-intel-advanced-vector-extensions)

- [Guias de desenvolvedores da AMD, manuais & documentos ISA](https://developer.amd.com/resources/developer-guides-manuals/)

## <a name="x64-intrinsics"></a>intrínsecos x64

A tabela a seguir lista os intrínsecos disponíveis nos processadores x64. A coluna Tecnologia lista suporte com conjunto de instruções necessárias. Use o [__cpuid](cpuid-cpuidex.md) intrínseco para determinar o suporte definido por instruções no tempo de execução. Se duas entradas estiverem em uma linha, elas representam pontos de entrada diferentes para o mesmo intrínseco. Um [1] indica que o intrínseco só está disponível em processadores AMD. Um [2] indica que o intrínseco só está disponível em processadores AMD. A [3] indica que o protótipo é uma macro. O cabeçalho necessário para o protótipo de função está listado na coluna Cabeçalho. O cabeçalho intrin.h inclui immintrin.h e ammintrin.h para simplicidade.

|Nome do intrínseco|Tecnologia|Cabeçalho|Protótipo da função|
|--------------------|----------------|------------|------------------------|
|_addcarry_u16||intrin.h|char não assinado _addcarry_u16 (char não assinado, curto não \*assinado, curto não assinado, curto não assinado )|
|[_addcarry_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarry_u32)||intrin.h|char não assinado _addcarry_u32 (char não assinado, int não assinado, \*int não assinado, int não assinado)|
|[_addcarry_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarry_u64)||intrin.h|char _addcarry_u64 não assinado (char \_não assinado, \__int64 não \_ \*assinado, _int64 não assinado, _int64 não assinado)|
|_addcarry_u8||intrin.h|char não assinado _addcarry_u8 (char não assinado, char não \*assinado, char não assinado, char não assinado )|
|[_addcarryx_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarryx_u32)|ADX [2]|immintrin.h|char não assinado _addcarryx_u32 (char não assinado, int não assinado, \*int não assinado, int não assinado)|
|[_addcarryx_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_addcarryx_u64)|ADX [2]|immintrin.h|char _addcarryx_u64 não assinado (char \_não assinado, \__int64 não \_ \*assinado, _int64 não assinado, _int64 não assinado)|
|[__addgsbyte](addgsbyte-addgsword-addgsdword-addgsqword.md)||intrin.h|vazio __addgsbyte (char longo não assinado, não assinado)|
|[__addgsdword](addgsbyte-addgsword-addgsdword-addgsqword.md)||intrin.h|vazio __addgsdword (int longo não assinado, não assinado)|
|[__addgsqword](addgsbyte-addgsword-addgsdword-addgsqword.md)||intrin.h|vazio __addgsqword (_int64 longas \_não assinadas e não assinadas)|
|[__addgsword](addgsbyte-addgsword-addgsdword-addgsqword.md)||intrin.h|anular __addgsword (longo não assinado, curto não assinado)|
|[_AddressOfReturnAddress](addressofreturnaddress.md)||intrin.h|vazio \* _AddressOfReturnAddress (vazio)|
|_andn_u32|BMI [1]|ammintrin.h|int não assinado _andn_u32 (int não assinado, int não assinado)|
|_andn_u64|BMI [1]|ammintrin.h|_andn_u64 de __int64 não \_assinado (_int64 não assinado, _int64 não assinado) \_|
|[_bextr_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bextr_u32)|BMI|ammintrin.h, immintrin.h|int não assinado _bextr_u32 (int não assinado, int não assinado, int não assinado)|
|[_bextr_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bextr_u64)|BMI|ammintrin.h, immintrin.h|_bextr_u64 de __int64 não \_assinadas (_int64 não assinados, int não assinado, int não assinado)|
|_bextri_u32|ABM [1]|ammintrin.h|int não assinado _bextri_u32 (int não assinado, int não assinado)|
|_bextri_u64|ABM [1]|ammintrin.h|_bextri_u64 de __int64 não \_assinado (_int64 não assinado, int não assinado)|
|[_BitScanForward](bitscanforward-bitscanforward64.md)||intrin.h|char não assinado _BitScanForward\*(longo não assinado, sem assinatura longo)|
|[_BitScanForward64](bitscanforward-bitscanforward64.md)||intrin.h|char _BitScanForward64 não assinado\*(longo \_não assinado, _int64 não assinado)|
|[_BitScanReverse](bitscanreverse-bitscanreverse64.md)||intrin.h|char não assinado _BitScanReverse\*(longo não assinado, sem assinatura longo)|
|[_BitScanReverse64](bitscanreverse-bitscanreverse64.md)||intrin.h|char _BitScanReverse64 não assinado\*(longo \_não assinado, _int64 não assinado)|
|[_bittest](bittest-bittest64.md)||intrin.h|char sem assinatura _bittest \*(const longo, longo)|
|[_bittest64](bittest-bittest64.md)||intrin.h|char _bittest64 não\_assinado \*(_int64 const , \__int64)|
|[_bittestandcomplement](bittestandcomplement-bittestandcomplement64.md)||intrin.h|char não assinado \*_bittestandcomplement (longo, longo)|
|[_bittestandcomplement64](bittestandcomplement-bittestandcomplement64.md)||intrin.h|char _bittestandcomplement64 sem \* \_assinatura (_int64,\__int64)|
|[_bittestandreset](bittestandreset-bittestandreset64.md)||intrin.h|char não assinado \*_bittestandreset (longo, longo)|
|[_bittestandreset64](bittestandreset-bittestandreset64.md)||intrin.h|char _bittestandreset64 não\_ \*assinado \_(_int64, _int64)|
|[_bittestandset](bittestandset-bittestandset64.md)||intrin.h|char não assinado \*_bittestandset (longo, longo)|
|[_bittestandset64](bittestandset-bittestandset64.md)||intrin.h|char _bittestandset64 não\_ \*assinado \_(_int64, _int64)|
|_blcfill_u32|ABM [1]|ammintrin.h|unsigned int _blcfill_u32(unsigned int)|
|_blcfill_u64|ABM [1]|ammintrin.h|_blcfill_u64 de __int64 não \_assinado (_int64 não assinado)|
|_blci_u32|ABM [1]|ammintrin.h|unsigned int _blci_u32(unsigned int)|
|_blci_u64|ABM [1]|ammintrin.h|_blci_u64 de __int64 não \_assinado (_int64 não assinado)|
|_blcic_u32|ABM [1]|ammintrin.h|unsigned int _blcic_u32(unsigned int)|
|_blcic_u64|ABM [1]|ammintrin.h|_blcic_u64 __int64 não assinado \_(_int64 não assinado)|
|_blcmsk_u32|ABM [1]|ammintrin.h|unsigned int _blcmsk_u32(unsigned int)|
|_blcmsk_u64|ABM [1]|ammintrin.h|_blcmsk_u64 de __int64 não \_assinado (_int64 não assinado)|
|_blcs_u32|ABM [1]|ammintrin.h|unsigned int _blcs_u32(unsigned int)|
|_blcs_u64|ABM [1]|ammintrin.h|_blcs_u64 de __int64 não \_assinado (_int64 não assinado)|
|_blsfill_u32|ABM [1]|ammintrin.h|unsigned int _blsfill_u32(unsigned int)|
|_blsfill_u64|ABM [1]|ammintrin.h|_blsfill_u64 de __int64 não \_assinado (_int64 não assinado)|
|[_blsi_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsi_u32)|BMI|ammintrin.h, immintrin.h|unsigned int _blsi_u32(unsigned int)|
|[_blsi_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsi_u64)|BMI|ammintrin.h, immintrin.h|_blsi_u64 de __int64 não \_assinado (_int64 não assinado)|
|_blsic_u32|ABM [1]|ammintrin.h|unsigned int _blsic_u32(unsigned int)|
|_blsic_u64|ABM [1]|ammintrin.h|_blsic_u64 de __int64 não \_assinados (_int64 não assinados)|
|[_blsmsk_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsmsk_u32)|BMI|ammintrin.h, immintrin.h|unsigned int _blsmsk_u32(unsigned int)|
|[_blsmsk_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsmsk_u64)|BMI|ammintrin.h, immintrin.h|_blsmsk_u64 de __int64 não \_assinado (_int64 não assinado)|
|[_blsr_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsr_u32)|BMI|ammintrin.h, immintrin.h|unsigned int _blsr_u32(unsigned int)|
|[_blsr_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_blsr_u64)|BMI|ammintrin.h, immintrin.h|_blsr_u64 __int64 não assinado \_(_int64 não assinado)|
|[_bzhi_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bzhi_u32)|BMI [2]|immintrin.h|int não assinado _bzhi_u32 (int não assinado, int não assinado)|
|[_bzhi_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_bzhi_u64)|BMI [2]|immintrin.h|_bzhi_u64 __int64 não assinada \_(_int64 não assinado, int não assinado)|
|_clac|Smap|intrin.h|void _clac(void)|
|[__cpuid](cpuid-cpuidex.md)||intrin.h|vazio __cpuid (int, \*int)|
|[__cpuidex](cpuid-cpuidex.md)||intrin.h|vazio __cpuidex (int, \*int, int)|
|[__debugbreak](debugbreak.md)||intrin.h|void __debugbreak(void)|
|[_disable](disable.md)||intrin.h|vazio _disable (vazio)|
|[_div128](div128.md)||intrin.h| _div128 __int64\__int64, \_ \__int64, \_ \*_int64, _int64|
|[_div64](div64.md)||intrin.h| int \_div64(_int64,\_int, int*)|
|[__emul](emul-emulu.md)||intrin.h|__int64 [pascal/cdecl] \__emul(int, int)|
|[__emulu](emul-emulu.md)||intrin.h|__int64 não assinado [pascal/cdecl]\__emulu(int não assinado, int não assinado)|
|[_enable](enable.md)||intrin.h|vazio _enable (vazio)|
|[__fastfail](fastfail.md)||intrin.h|void __fastfail(unsigned int)|
|[__faststorefence](faststorefence.md)||intrin.h|void __faststorefence(void)|
|[_fxrstor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxrstor)|FXSR [2]|immintrin.h|vazio _fxrstor (const\*vazio)|
|[_fxrstor64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxrstor64)|FXSR [2]|immintrin.h|vazio _fxrstor64 (const\*vazio)|
|[_fxsave](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxsave)|FXSR [2]|immintrin.h|vazio _fxsave\*(vazio)|
|[_fxsave64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_fxsave64)|FXSR [2]|immintrin.h|vazio _fxsave64\*(vazio)|
|[__getcallerseflags](getcallerseflags.md)||intrin.h|(unsigned int __getcallerseflags())|
|[__halt](halt.md)||intrin.h|void __halt(void)|
|[__inbyte](inbyte.md)||intrin.h|char __inbyte não assinado (curto não assinado)|
|[__inbytestring](inbytestring.md)||intrin.h|vazio __inbytestring (char curto não \*assinado, não assinado, longo sem assinatura)|
|[__incgsbyte](incgsbyte-incgsword-incgsdword-incgsqword.md)||intrin.h|void __incgsbyte(unsigned long)|
|[__incgsdword](incgsbyte-incgsword-incgsdword-incgsqword.md)||intrin.h|void __incgsdword(unsigned long)|
|[__incgsqword](incgsbyte-incgsword-incgsdword-incgsqword.md)||intrin.h|void __incgsqword(unsigned long)|
|[__incgsword](incgsbyte-incgsword-incgsdword-incgsqword.md)||intrin.h|void __incgsword(unsigned long)|
|[__indword](indword.md)||intrin.h|__indword longo sem assinatura (curto não assinado)|
|[__indwordstring](indwordstring.md)||intrin.h|vazio __indwordstring (curto não assinado, longo \*não assinado, longo não assinado)|
|[__int2c](int2c.md)||intrin.h|void __int2c(void)|
|[_InterlockedAnd](interlockedand-intrinsic-functions.md)||intrin.h|longo_InterlockedAnd (longo \*volátil, longo)|
|[_InterlockedAnd_HLEAcquire](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedAnd_HLEAcquire (longo volátil, \*longo)|
|[_InterlockedAnd_HLERelease](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedAnd_HLERelease (longo volátil, \*longo)|
|[_InterlockedAnd_np](interlockedand-intrinsic-functions.md)||intrin.h|longo _InterlockedAnd_np \*(longo, longo)|
|[_InterlockedAnd16](interlockedand-intrinsic-functions.md)||intrin.h|_InterlockedAnd16 curto (curto volátil, \*curto)|
|[_InterlockedAnd16_np](interlockedand-intrinsic-functions.md)||intrin.h|_InterlockedAnd16_np curto \*(curto, curto)|
|[_InterlockedAnd64](interlockedand-intrinsic-functions.md)||intrin.h|_InterlockedAnd64\___int64(_int64 \* \_volátil , _int64)|
|[_InterlockedAnd64_HLEAcquire](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedAnd64_HLEAcquire\___int64(_int64 \* \_volátil , _int64)|
|[_InterlockedAnd64_HLERelease](interlockedand-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedAnd64_HLERelease __int64(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedAnd64_np](interlockedand-intrinsic-functions.md)||intrin.h|__int64 _InterlockedAnd64_np\_ \*_int64 \__int64|
|[_InterlockedAnd8](interlockedand-intrinsic-functions.md)||intrin.h|char _InterlockedAnd8 (char volátil, \*char)|
|[_InterlockedAnd8_np](interlockedand-intrinsic-functions.md)||intrin.h|char _InterlockedAnd8_np \*(char, char)|
|[_interlockedbittestandreset](interlockedbittestandreset-intrinsic-functions.md)||intrin.h|char não assinado \*_interlockedbittestandreset (longo, longo)|
|[_interlockedbittestandreset_HLEAcquire](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin.h|char não assinado \*_interlockedbittestandreset_HLEAcquire (longo, longo)|
|[_interlockedbittestandreset_HLERelease](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin.h|char não assinado \*_interlockedbittestandreset_HLERelease (longo, longo)|
|[_interlockedbittestandreset64](interlockedbittestandreset-intrinsic-functions.md)||intrin.h|char _interlockedbittestandreset64 não\_ \*assinado \_(_int64, _int64)|
|[_interlockedbittestandreset64_HLEAcquire](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin.h|char _interlockedbittestandreset64_HLEAcquire não\_ \*assinado(_int64, \__int64)|
|[_interlockedbittestandreset64_HLERelease](interlockedbittestandreset-intrinsic-functions.md)|HLE [2]|immintrin.h|char _interlockedbittestandreset64_HLERelease não\_ \*assinado(_int64, \__int64)|
|[_interlockedbittestandset](interlockedbittestandset-intrinsic-functions.md)||intrin.h|char não assinado \*_interlockedbittestandset (longo, longo)|
|[_interlockedbittestandset_HLEAcquire](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin.h|char não assinado \*_interlockedbittestandset_HLEAcquire (longo, longo)|
|[_interlockedbittestandset_HLERelease](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin.h|char não assinado \*_interlockedbittestandset_HLERelease (longo, longo)|
|[_interlockedbittestandset64](interlockedbittestandset-intrinsic-functions.md)||intrin.h|char _interlockedbittestandset64 não\_ \*assinado( _int64 , \__int64)|
|[_interlockedbittestandset64_HLEAcquire](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin.h|char _interlockedbittestandset64_HLEAcquire não\_ \*assinado(_int64, \__int64)|
|[_interlockedbittestandset64_HLERelease](interlockedbittestandset-intrinsic-functions.md)|HLE [2]|immintrin.h|char _interlockedbittestandset64_HLERelease não\_ \*assinado \_(_int64, _int64)|
|[_InterlockedCompareExchange](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|longo _InterlockedCompareExchange (longo volátil, \*longo, longo)|
|[_InterlockedCompareExchange_HLEAcquire](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedCompareExchange_HLEAcquire (longo volátil, \*longo, longo)|
|[_InterlockedCompareExchange_HLERelease](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedCompareExchange_HLERelease (longo volátil, \*longo, longo)|
|[_InterlockedCompareExchange_np](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|longo _InterlockedCompareExchange_np \*(longo, longo, longo)|
|[_InterlockedCompareExchange128](interlockedcompareexchange128.md)||intrin.h|char _InterlockedCompareExchange128 não\_assinado \* \_(_int64 \_volátil, _int64, _int64, \__int64)\*|
|[_InterlockedCompareExchange128_np](interlockedcompareexchange128.md)||intrin.h|char _InterlockedCompareExchange128 não\_assinado \* \_(_int64 \_volátil, _int64, _int64, \__int64)\*|
|[_InterlockedCompareExchange16](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|_InterlockedCompareExchange16 curto (curto volátil, \*curto, curto)|
|[_InterlockedCompareExchange16_np](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|_InterlockedCompareExchange16_np curto (curto volátil, \*curto, curto)|
|[_InterlockedCompareExchange64](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|_InterlockedCompareExchange64 __int64\__int64 \* \__int64, \__int64)|
|[_InterlockedCompareExchange64_HLEAcquire](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedCompareExchange64_HLEAcquire\___int64(_int64 \* \__int64 \__int64).|
|[_InterlockedCompareExchange64_HLERelease](interlockedcompareexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|\__InterlockedCompareExchange64_HLERelease __int64( \*_int64 \_volátil \_, _int64, _int64)|
|[_InterlockedCompareExchange64_np](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|_InterlockedCompareExchange64_np __int64\_ \*_int64 \__int64, \__int64|
|[_InterlockedCompareExchange8](interlockedcompareexchange-intrinsic-functions.md)||intrin.h|char _InterlockedCompareExchange8 (char volátil, \*char, char)|
|[_InterlockedCompareExchangePointer](interlockedcompareexchangepointer-intrinsic-functions.md)||intrin.h|vazio \*_InterlockedCompareExchangePointer \*(vazio \* \*volátil, \*vazio, vazio)|
|[_InterlockedCompareExchangePointer_HLEAcquire](interlockedcompareexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin.h|vazio *_InterlockedCompareExchangePointer_HLEAcquire \*(vazio \* \*volátil, \*vazio, vazio )|
|[_InterlockedCompareExchangePointer_HLERelease](interlockedcompareexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin.h|vazio *_InterlockedCompareExchangePointer_HLERelease \*(vazio \* \*volátil, \*vazio, vazio )|
|[_InterlockedCompareExchangePointer_np](interlockedcompareexchangepointer-intrinsic-functions.md)||intrin.h|vazio \*_InterlockedCompareExchangePointer_np \* \*(vazio, \* \*vazio, vazio)|
|[_InterlockedDecrement](interlockeddecrement-intrinsic-functions.md)||intrin.h|longo _InterlockedDecrement (longo volátil) \*|
|[_InterlockedDecrement16](interlockeddecrement-intrinsic-functions.md)||intrin.h|_InterlockedDecrement16 curto (curto volátil) \*|
|[_InterlockedDecrement64](interlockeddecrement-intrinsic-functions.md)||intrin.h|__int64 _InterlockedDecrement64(\_ \*_int64 volátil)|
|[_InterlockedExchange](interlockedexchange-intrinsic-functions.md)||intrin.h|longo _InterlockedExchange (longo volátil, \*longo)|
|[_InterlockedExchange_HLEAcquire](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedExchange_HLEAcquire (longo volátil, \*longo)|
|[_InterlockedExchange_HLERelease](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedExchange_HLERelease (longo volátil, \*longo)|
|[_InterlockedExchange16](interlockedexchange-intrinsic-functions.md)||intrin.h|_InterlockedExchange16 curto (curto volátil, \*curto)|
|[_InterlockedExchange64](interlockedexchange-intrinsic-functions.md)||intrin.h|__int64 _InterlockedExchange64\__int64 \* \__int64|
|[_InterlockedExchange64_HLEAcquire](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|__int64\__InterlockedExchange64_HLEAcquire(_int64 \* \_volátil , _int64)|
|[_InterlockedExchange64_HLERelease](interlockedexchange-intrinsic-functions.md)|HLE [2]|immintrin.h|__int64\__InterlockedExchange64_HLERelease(_int64 \* \_volátil , _int64)|
|[_InterlockedExchange8](interlockedexchange-intrinsic-functions.md)||intrin.h|char _InterlockedExchange8 (char volátil, \*char)|
|[_InterlockedExchangeAdd](interlockedexchangeadd-intrinsic-functions.md)||intrin.h|_InterlockedExchangeAdd longo (longo volátil, \*longo)|
|[_InterlockedExchangeAdd_HLEAcquire](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedExchangeAdd_HLEAcquire (longo volátil, \*longo)|
|[_InterlockedExchangeAdd_HLERelease](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedExchangeAdd_HLERelease (longo volátil, \*longo)|
|[_InterlockedExchangeAdd16](interlockedexchangeadd-intrinsic-functions.md)||intrin.h|_InterlockedExchangeAdd16 curto (curto volátil, \*curto)|
|[_InterlockedExchangeAdd64](interlockedexchangeadd-intrinsic-functions.md)||intrin.h|_InterlockedExchangeAdd64 __int64(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedExchangeAdd64_HLEAcquire](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedExchangeAdd64_HLEAcquire __int64(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedExchangeAdd64_HLERelease](interlockedexchangeadd-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedExchangeAdd64_HLERelease __int64\__int64 \* \__int64|
|[_InterlockedExchangeAdd8](interlockedexchangeadd-intrinsic-functions.md)||intrin.h|char _InterlockedExchangeAdd8 (char volátil, \*char)|
|[_InterlockedExchangePointer](interlockedexchangepointer-intrinsic-functions.md)||intrin.h|vazio \* _InterlockedExchangePointer \*(vazio \* \*volátil , vazio )|
|[_InterlockedExchangePointer_HLEAcquire](interlockedexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin.h|vazio \* _InterlockedExchangePointer_HLEAcquire \*(vazio \* \*volátil , vazio )|
|[_InterlockedExchangePointer_HLERelease](interlockedexchangepointer-intrinsic-functions.md)|HLE [2]|immintrin.h|vazio * _InterlockedExchangePointer_HLERelease \* \*(vazio \*volátil, vazio )|
|[_InterlockedIncrement](interlockedincrement-intrinsic-functions.md)||intrin.h|longo _InterlockedIncrement (longo volátil) \*|
|[_InterlockedIncrement16](interlockedincrement-intrinsic-functions.md)||intrin.h|_InterlockedIncrement16 curto (curto volátil) \*|
|[_InterlockedIncrement64](interlockedincrement-intrinsic-functions.md)||intrin.h|_InterlockedIncrement64\__int64 \*__int64|
|[_InterlockedOr](interlockedor-intrinsic-functions.md)||intrin.h|_InterlockedOr longo (longo volátil, \*longo)|
|[_InterlockedOr_HLEAcquire](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedOr_HLEAcquire (longo volátil, \*longo)|
|[_InterlockedOr_HLERelease](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin.h|longo _InterlockedOr_HLERelease (longo volátil, \*longo)|
|[_InterlockedOr_np](interlockedor-intrinsic-functions.md)||intrin.h|longo _InterlockedOr_np \*(longo, longo)|
|[_InterlockedOr16](interlockedor-intrinsic-functions.md)||intrin.h|_InterlockedOr16 curto (curto volátil, \*curto)|
|[_InterlockedOr16_np](interlockedor-intrinsic-functions.md)||intrin.h|_InterlockedOr16_np curto \*(curto, curto)|
|[_InterlockedOr64](interlockedor-intrinsic-functions.md)||intrin.h|__int64 _InterlockedOr64(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedOr64_HLEAcquire](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin.h|__int64\__InterlockedOr64_HLEAcquire( \*_int64 \_volátil , _int64)|
|[_InterlockedOr64_HLERelease](interlockedor-intrinsic-functions.md)|HLE [2]|immintrin.h|__int64 _InterlockedOr64_HLERelease(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedOr64_np](interlockedor-intrinsic-functions.md)||intrin.h|__int64 _InterlockedOr64_np\_ \* \__int64 _int64|
|[_InterlockedOr8](interlockedor-intrinsic-functions.md)||intrin.h|char _InterlockedOr8 (char volátil, \*char)|
|[_InterlockedOr8_np](interlockedor-intrinsic-functions.md)||intrin.h|char _InterlockedOr8_np \*(char , char)|
|[_InterlockedXor](interlockedxor-intrinsic-functions.md)||intrin.h|_InterlockedXor longo (longo volátil, \*longo)|
|[_InterlockedXor_HLEAcquire](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedXor_HLEAcquire longo (longo volátil, \*longo)|
|[_InterlockedXor_HLERelease](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedXor_HLERelease longo (longo volátil, \*longo)|
|[_InterlockedXor_np](interlockedxor-intrinsic-functions.md)||intrin.h|longo _InterlockedXor_np \*(longo, longo)|
|[_InterlockedXor16](interlockedxor-intrinsic-functions.md)||intrin.h|_InterlockedXor16 curto (curto volátil, \*curto)|
|[_InterlockedXor16_np](interlockedxor-intrinsic-functions.md)||intrin.h|_InterlockedXor16_np curto \*(curto, curto)|
|[_InterlockedXor64](interlockedxor-intrinsic-functions.md)||intrin.h|__int64 _InterlockedXor64(\_ \*_int64 \_volátil , _int64)|
|[_InterlockedXor64_HLEAcquire](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin.h|_InterlockedXor64_HLEAcquire\___int64(_int64 \* \_volátil, _int64)|
|[_InterlockedXor64_HLERelease](interlockedxor-intrinsic-functions.md)|HLE [2]|immintrin.h|__int64\__InterlockedXor64_HLERelease(_int64 \* \_volátil , _int64)|
|[_InterlockedXor64_np](interlockedxor-intrinsic-functions.md)||intrin.h|__int64 _InterlockedXor64_np\_ \*_int64 \__int64|
|[_InterlockedXor8](interlockedxor-intrinsic-functions.md)||intrin.h|char _InterlockedXor8 (char volátil, \*char)|
|[_InterlockedXor8_np](interlockedxor-intrinsic-functions.md)||intrin.h|char _InterlockedXor8_np \*(char , char)|
|[__invlpg](invlpg.md)||intrin.h|vazio __invlpg\*(vazio)|
|[_invpcid](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_invpcid)|INVPCID [2]|immintrin.h|vazio _invpcid (int não \*assinado, vazio)|
|[__inword](inword.md)||intrin.h|__inword curto não assinado (curto não assinado)|
|[__inwordstring](inwordstring.md)||intrin.h|vazio __inwordstring (curto não assinado, curto \*não assinado, longo não assinado)|
|_lgdt||intrin.h|vazio _lgdt\*(vazio)|
|[__lidt](lidt.md)||intrin.h|vazio __lidt\*(vazio)|
|[__ll_lshift](ll-lshift.md)||intrin.h|__int64 não assinado [pascal/cdecl] \_ \__ll_lshift(_int64 não assinado, int)|
|[__ll_rshift](ll-rshift.md)||intrin.h|__int64 [pascal/cdecl] \_\__ll_rshift (_int64, int)|
|__llwpcb|LWP [1]|ammintrin.h|vazio __llwpcb \*(vazio)|
|_load_be_u16<br /><br /> [_loadbe_i16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_loadbe_i16&expand=3071)|MOVBE|immintrin.h|_load_be_u16 curto não assinado\*(const vazio);<br /><br /> _loadbe_i16 curto (const\*vazio); [3]|
|_load_be_u32<br /><br /> [_loadbe_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_loadbe_i32&expand=3072)|MOVBE|immintrin.h|_load_be_u32 int não assinado\*(const vazio);<br /><br /> int _loadbe_i32 (const\*vazio); [3]|
|_load_be_u64<br /><br /> [_loadbe_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_loadbe_i64&expand=3073)|MOVBE|immintrin.h|_load_be_u64 de __int64 não\*assinada (const vazio);<br /><br /> \__int64 _loadbe_i64 (const\*vazio); [3]|
|__lwpins32|LWP [1]|ammintrin.h|char não assinado __lwpins32 (int não assinado, int não assinado, int não assinado)|
|__lwpins64|LWP [1]|ammintrin.h|char __lwpins64 não assinado \_(_int64 não assinado, int não assinado, int não assinado)|
|__lwpval32|LWP [1]|ammintrin.h|vazio __lwpval32 (int não assinado, int não assinado, int não assinado)|
|__lwpval64|LWP [1]|ammintrin.h|vazio __lwpval64 (_int64 não assinado, \_int não assinado, int não assinado)|
|[__lzcnt](lzcnt16-lzcnt-lzcnt64.md)|LZCNT|intrin.h|unsigned int __lzcnt(unsigned int)|
|[_lzcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_lzcnt_u32)|BMI|ammintrin.h, immintrin.h|unsigned int _lzcnt_u32(unsigned int)|
|[_lzcnt_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_lzcnt_u64)|BMI|ammintrin.h, immintrin.h|_lzcnt_u64 de __int64 não \_assinado (_int64 não assinado)|
|[__lzcnt16](lzcnt16-lzcnt-lzcnt64.md)|LZCNT|intrin.h|unsigned short __lzcnt16(unsigned short)|
|[__lzcnt64](lzcnt16-lzcnt-lzcnt64.md)|LZCNT|intrin.h|_lzcnt64 de \___int64 não \_assinado (_int64 não assinados)|
|_m_prefetch|3DNOW|intrin.h|vazio _m_prefetch\*(vazio)|
|_m_prefetchw|3DNOW|intrin.h|vazio _m_prefetchw\*(vazio)|
|[_mm_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi16)|SSSE3|intrin.h|\__m128i _mm_abs_epi16 __m128i|
|[_mm_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi32)|SSSE3|intrin.h|__m128i _m128i\__mm_abs_epi32|
|[_mm_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_abs_epi8)|SSSE3|intrin.h|_mm_abs_epi8 __m128i\_(_m128i).|
|[_mm_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi16)|SSE2|intrin.h|__m128i _mm_add_epi16\__m128i, \__m128i|
|[_mm_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi32)|SSE2|intrin.h|__m128i _mm_add_epi32\_(_m128i, \__m128i).|
|[_mm_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi64)|SSE2|intrin.h|__m128i _mm_add_epi64\__m128i \__m128i|
|[_mm_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_epi8)|SSE2|intrin.h|__m128i _mm_add_epi8\_(_m128i, \__m128i|
|[_mm_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_pd)|SSE2|intrin.h|_mm_add_pd __m128d\__m128d, \__m128d|
|[_mm_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_ps)|SSE|intrin.h|_mm_add_ps __m128\__m128, \__m128|
|[_mm_add_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_sd)|SSE2|intrin.h|_mm_add_sd __m128d\_(_m128d, \__m128d|
|[_mm_add_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_add_ss)|SSE|intrin.h|_mm_add_ss __m128\__m128, \__m128|
|[_mm_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epi16)|SSE2|intrin.h|__m128i _mm_adds_epi16\__m128i, \__m128i|
|[_mm_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epi8)|SSE2|intrin.h|__m128i _mm_adds_epi8\_(_m128i, \__m128i).|
|[_mm_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epu16)|SSE2|intrin.h|__m128i _mm_adds_epu16\__m128i \__m128i|
|[_mm_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_adds_epu8)|SSE2|intrin.h|__m128i _mm_adds_epu8\_(_m128i, \__m128i|
|[_mm_addsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_pd)|SSE3|intrin.h|__m128d _mm_addsub_pd\__m128d, \__m128d|
|[_mm_addsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_addsub_ps)|SSE3|intrin.h|__m128 _mm_addsub_ps\__m128, \__m128|
|[_mm_aesdec_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesdec_si128)|AESNI [2]|immintrin.h|_mm_aesdec_si128 __m128i\__m128i, \__m128i|
|[_mm_aesdeclast_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesdeclast_si128)|AESNI [2]|immintrin.h|__m128i _mm_aesdeclast_si128\_(_m128i, \__m128i).|
|[_mm_aesenc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesenc_si128)|AESNI [2]|immintrin.h|__m128i _mm_aesenc_si128\__m128i \__m128i|
|[_mm_aesenclast_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesenclast_si128)|AESNI [2]|immintrin.h|__m128i _mm_aesenclast_si128\__m128i, \__m128i|
|[_mm_aesimc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aesimc_si128)|AESNI [2]|immintrin.h|_mm_aesimc_si128 __m128i\_(_m128i)|
|[_mm_aeskeygenassist_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_aeskeygenassist_si128)|AESNI [2]|immintrin.h|__m128i _mm_aeskeygenassist_si128\_(_m128i, const int)|
|[_mm_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_alignr_epi8)|SSSE3|intrin.h|__m128i _mm_alignr_epi8(_m128i,\_ \__m128i, int)|
|[_mm_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_pd)|SSE2|intrin.h|_mm_and_pd __m128d(_m128d,\_ \__m128d).|
|[_mm_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_ps)|SSE|intrin.h|__m128 _mm_and_ps\__m128 \__m128.|
|[_mm_and_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_and_si128)|SSE2|intrin.h|_mm_and_si128 __m128i\__m128i, \__m128i|
|[_mm_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_pd)|SSE2|intrin.h|__m128d _mm_andnot_pd\__m128d, \__m128d|
|[_mm_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_ps)|SSE|intrin.h|__m128 _mm_andnot_ps\__m128, \__m128|
|[_mm_andnot_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_andnot_si128)|SSE2|intrin.h|__m128i _mm_andnot_si128\__m128i, \__m128i|
|[_mm_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_avg_epu16)|SSE2|intrin.h|__m128i _mm_avg_epu16\__m128i \__m128i|
|[_mm_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_avg_epu8)|SSE2|intrin.h|_mm_avg_epu8 __m128i\__m128i \__m128i|
|[_mm_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_epi16)|SSE41|intrin.h|__m128i _mm_blend_epi16\_(_m128i, \__m128i, const int)|
|[_mm_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_blend_epi32(_m128i,\_ \__m128i, const int)|
|[_mm_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_pd)|SSE41|intrin.h|__m128d _mm_blend_pd\_(_m128d, \__m128d, const int)|
|[_mm_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blend_ps)|SSE41|intrin.h|__m128 _mm_blend_ps\_(_m128, \__m128, const int)|
|[_mm_blendv_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_epi8)|SSE41|intrin.h|__m128i _mm_blendv_epi8\_ \_(_m128i, \__m128i, _m128i)|
|[_mm_blendv_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_pd)|SSE41|intrin.h|_m128d\_ \__m128d \__mm_blendv_pd _m128d __m128d|
|[_mm_blendv_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_blendv_ps)|SSE41|intrin.h|_mm_blendv_ps __m128\__m128, \_ \__m128, _m128)|
|[_mm_broadcast_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcast_ss)|AVX [2]|immintrin.h|_mm_broadcast_ss __m128 \*|
|[_mm_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastb_epi8)|AVX2 [2]|immintrin.h|__m128i _m128i\__mm_broadcastb_epi8|
|[_mm_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastd_epi32)|AVX2 [2]|immintrin.h|__m128i _m128i\__mm_broadcastd_epi32|
|[_mm_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastq_epi64)|AVX2 [2]|immintrin.h|_mm_broadcastq_epi64\__m128i __m128i|
|[_mm_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastsd_pd)|AVX2 [2]|immintrin.h|__m128d _m128d\__mm_broadcastsd_pd|
|[_mm_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastss_ps)|AVX2 [2]|immintrin.h|_mm_broadcastss_ps __m128\__m128|
|[_mm_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_broadcastw_epi16)|AVX2 [2]|immintrin.h|_mm_broadcastw_epi16 __m128i\_(_m128i)|
|[_mm_castpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castpd_ps)|SSSE3|intrin.h|__m128 _mm_castpd_ps\_(_m128d)|
|[_mm_castpd_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castpd_si128)|SSSE3|intrin.h|_mm_castpd_si128\__m128d __m128i|
|[_mm_castps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castps_pd)|SSSE3|intrin.h|__m128d\__m128 _mm_castps_pd|
|[_mm_castps_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castps_si128)|SSSE3|intrin.h|\__m128 _mm_castps_si128 __m128i|
|[_mm_castsi128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castsi128_pd)|SSSE3|intrin.h|__m128d\__m128i _mm_castsi128_pd|
|[_mm_castsi128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_castsi128_ps)|SSSE3|intrin.h|__m128 _m128i\__mm_castsi128_ps|
|[_mm_clflush](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_clflush)|SSE2|intrin.h|vazio _mm_clflush (const \*vazio)|
|[_mm_clmulepi64_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_clmulepi64_si128)|PCLMULQDQ [2]|immintrin.h|__m128i _mm_clmulepi64_si128\_(_m128i, \__m128i, const int)|
|_mm_cmov_si128|XOP [1]|ammintrin.h|__m128i _mm_cmov_si128\__mm_cmov_si128 \__m128i, \__m128i _m128i|
|[_mm_cmp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_pd)|AVX [2]|immintrin.h|__m128d _mm_cmp_pd(_m128d,\_ \__m128d, const int)|
|[_mm_cmp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ps)|AVX [2]|immintrin.h|_mm_cmp_ps __m128(_m128,\_ \__m128, const int)|
|[_mm_cmp_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_sd)|AVX [2]|immintrin.h|__m128d _mm_cmp_sd(_m128d,\_ \__m128d, const int)|
|[_mm_cmp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmp_ss)|AVX [2]|immintrin.h|__m128 _mm_cmp_ss(_m128,\_ \__m128, const int)|
|[_mm_cmpeq_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi16)|SSE2|intrin.h|_mm_cmpeq_epi16 __m128i\__m128i \__m128i|
|[_mm_cmpeq_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi32)|SSE2|intrin.h|_mm_cmpeq_epi32 __m128i\__m128i, \__m128i|
|[_mm_cmpeq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi64)|SSE41|intrin.h|__m128i _mm_cmpeq_epi64\_(_m128i, \__m128i).|
|[_mm_cmpeq_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_epi8)|SSE2|intrin.h|__m128i _mm_cmpeq_epi8\__m128i \__m128i|
|[_mm_cmpeq_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_pd)|SSE2|intrin.h|_mm_cmpeq_pd __m128d(_m128d,\_ \__m128d)|
|[_mm_cmpeq_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_ps)|SSE|intrin.h|__m128 _mm_cmpeq_ps\__m128 \__m128|
|[_mm_cmpeq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_sd)|SSE2|intrin.h|_mm_cmpeq_sd __m128d\_ \__m128d, _m128d|
|[_mm_cmpeq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpeq_ss)|SSE|intrin.h|__m128 _mm_cmpeq_ss\__m128, \__m128|
|[_mm_cmpestra](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestra)|SSE42|intrin.h|int _mm_cmpestra(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpestrc](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrc)|SSE42|intrin.h|int _mm_cmpestrc(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpestri](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestri)|SSE42|intrin.h|int _mm_cmpestri(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpestrm](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrm)|SSE42|intrin.h|__m128i _mm_cmpestrm(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpestro](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestro)|SSE42|intrin.h|int _mm_cmpestro(_m128i,\_int, \__m128i, int, const int)|
|[_mm_cmpestrs](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrs)|SSE42|intrin.h|int _mm_cmpestrs(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpestrz](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpestrz)|SSE42|intrin.h|int _mm_cmpestrz(\__m128i, \_int, _m128i, int, const int)|
|[_mm_cmpge_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_pd)|SSE2|intrin.h|__m128d _mm_cmpge_pd\__m128d \__m128d|
|[_mm_cmpge_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_ps)|SSE|intrin.h|__m128 _mm_cmpge_ps\__m128, \__m128|
|[_mm_cmpge_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_sd)|SSE2|intrin.h|__m128d _mm_cmpge_sd\__m128d, \__m128d|
|[_mm_cmpge_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpge_ss)|SSE|intrin.h|__m128 _mm_cmpge_ss\__m128, \__m128|
|[_mm_cmpgt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi16)|SSE2|intrin.h|__m128i _mm_cmpgt_epi16\__m128i \__m128i|
|[_mm_cmpgt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi32)|SSE2|intrin.h|_mm_cmpgt_epi32 __m128i\_(_m128i, \__m128i)|
|[_mm_cmpgt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi64)|SSE42|intrin.h|__m128i _mm_cmpgt_epi64\__m128i, \__m128i|
|[_mm_cmpgt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_epi8)|SSE2|intrin.h|_mm_cmpgt_epi8 __m128i\__m128i, \__m128i|
|[_mm_cmpgt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_pd)|SSE2|intrin.h|__m128d _mm_cmpgt_pd\_(_m128d, \__m128d|
|[_mm_cmpgt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_ps)|SSE|intrin.h|__m128 _mm_cmpgt_ps\__m128, \__m128|
|[_mm_cmpgt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_sd)|SSE2|intrin.h|__m128d _mm_cmpgt_sd\__m128d \__m128d|
|[_mm_cmpgt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpgt_ss)|SSE|intrin.h|__m128 _mm_cmpgt_ss\__m128, \__m128|
|[_mm_cmpistra](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistra)|SSE42|intrin.h|int _mm_cmpistra(_m128i,\_ \__m128i, const int)|
|[_mm_cmpistrc](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrc)|SSE42|intrin.h|int _mm_cmpistrc(_m128i,\_ \__m128i, const int)|
|[_mm_cmpistri](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistri)|SSE42|intrin.h|int _mm_cmpistri\_(_m128i, \__m128i, const int)|
|[_mm_cmpistrm](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrm)|SSE42|intrin.h|__m128i _mm_cmpistrm(_m128i,\_ \__m128i, const int)|
|[_mm_cmpistro](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistro)|SSE42|intrin.h|int _mm_cmpistro\_(_m128i, \__m128i, const int)|
|[_mm_cmpistrs](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrs)|SSE42|intrin.h|int _mm_cmpistrs\_(_m128i, \__m128i, const int)|
|[_mm_cmpistrz](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpistrz)|SSE42|intrin.h|int _mm_cmpistrz\_(_m128i, \__m128i, const int)|
|[_mm_cmple_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_pd)|SSE2|intrin.h|_mm_cmple_pd __m128d\_(_m128d, \__m128d|
|[_mm_cmple_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_ps)|SSE|intrin.h|__m128 _mm_cmple_ps\__m128 \__m128|
|[_mm_cmple_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_sd)|SSE2|intrin.h|__m128d _mm_cmple_sd\__m128d, \__m128d|
|[_mm_cmple_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmple_ss)|SSE|intrin.h|_mm_cmple_ss __m128(_m128,\_ \__m128).|
|[_mm_cmplt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi16)|SSE2|intrin.h|__m128i _mm_cmplt_epi16\__m128i, \__m128i|
|[_mm_cmplt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi32)|SSE2|intrin.h|__m128i _mm_cmplt_epi32\__m128i \__m128i|
|[_mm_cmplt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_epi8)|SSE2|intrin.h|__m128i _mm_cmplt_epi8\_(_m128i, \__m128i).|
|[_mm_cmplt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_pd)|SSE2|intrin.h|_mm_cmplt_pd __m128d(_m128d,\_ \__m128d).|
|[_mm_cmplt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_ps)|SSE|intrin.h|_mm_cmplt_ps __m128\__m128, \__m128|
|[_mm_cmplt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_sd)|SSE2|intrin.h|__m128d _mm_cmplt_sd\__m128d, \__m128d|
|[_mm_cmplt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmplt_ss)|SSE|intrin.h|__m128 _mm_cmplt_ss\__m128 \__m128|
|[_mm_cmpneq_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_pd)|SSE2|intrin.h|__m128d _mm_cmpneq_pd\__m128d, \__m128d|
|[_mm_cmpneq_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_ps)|SSE|intrin.h|_mm_cmpneq_ps __m128\__m128, \__m128|
|[_mm_cmpneq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_sd)|SSE2|intrin.h|_mm_cmpneq_sd __m128d\__m128d \__m128d|
|[_mm_cmpneq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpneq_ss)|SSE|intrin.h|_mm_cmpneq_ss __m128\__m128, \__m128|
|[_mm_cmpnge_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_pd)|SSE2|intrin.h|__m128d _mm_cmpnge_pd\__m128d \__m128d|
|[_mm_cmpnge_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_ps)|SSE|intrin.h|__m128 _mm_cmpnge_ps\__m128, \__m128|
|[_mm_cmpnge_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_sd)|SSE2|intrin.h|_mm_cmpnge_sd __m128d\__m128d, \__m128d|
|[_mm_cmpnge_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnge_ss)|SSE|intrin.h|_mm_cmpnge_ss __m128\__m128, \__m128|
|[_mm_cmpngt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_pd)|SSE2|intrin.h|__m128d _mm_cmpngt_pd\__m128d, \__m128d|
|[_mm_cmpngt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_ps)|SSE|intrin.h|_mm_cmpngt_ps\___m128(_m128 \__m128).|
|[_mm_cmpngt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_sd)|SSE2|intrin.h|_mm_cmpngt_sd __m128d\__m128d, \__m128d|
|[_mm_cmpngt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpngt_ss)|SSE|intrin.h|__m128 _mm_cmpngt_ss\__m128, \__m128|
|[_mm_cmpnle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_pd)|SSE2|intrin.h|_mm_cmpnle_pd __m128d\__m128d, \__m128d|
|[_mm_cmpnle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_ps)|SSE|intrin.h|__m128 _mm_cmpnle_ps\__mm_cmpnle_ps \__m128, _m128|
|[_mm_cmpnle_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_sd)|SSE2|intrin.h|__m128d _mm_cmpnle_sd\__m128d, \__m128d|
|[_mm_cmpnle_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnle_ss)|SSE|intrin.h|__m128 _mm_cmpnle_ss\__mm_cmpnle_ss \__m128, _m128|
|[_mm_cmpnlt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_pd)|SSE2|intrin.h|_mm_cmpnlt_pd __m128d\_(_m128d, \__m128d).|
|[_mm_cmpnlt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_ps)|SSE|intrin.h|__m128 _mm_cmpnlt_ps\__m128, \__m128|
|[_mm_cmpnlt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_sd)|SSE2|intrin.h|__m128d _mm_cmpnlt_sd\__m128d, \__m128d|
|[_mm_cmpnlt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpnlt_ss)|SSE|intrin.h|_mm_cmpnlt_ss __m128\__m128 \__m128|
|[_mm_cmpord_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_pd)|SSE2|intrin.h|__m128d _mm_cmpord_pd\__m128d, \__m128d|
|[_mm_cmpord_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_ps)|SSE|intrin.h|_mm_cmpord_ps __m128(_m128,\_ \__m128).|
|[_mm_cmpord_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_sd)|SSE2|intrin.h|__m128d _mm_cmpord_sd\__m128d, \__m128d|
|[_mm_cmpord_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpord_ss)|SSE|intrin.h|__m128 _mm_cmpord_ss\__m128, \__m128|
|[_mm_cmpunord_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_pd)|SSE2|intrin.h|_mm_cmpunord_pd __m128d(_m128d,\_ \__m128d|
|[_mm_cmpunord_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_ps)|SSE|intrin.h|__m128 _mm_cmpunord_ps\__m128, \__m128|
|[_mm_cmpunord_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_sd)|SSE2|intrin.h|__m128d _mm_cmpunord_sd\_(_m128d, \__m128d).|
|[_mm_cmpunord_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cmpunord_ss)|SSE|intrin.h|__m128 _mm_cmpunord_ss\__m128 \__m128|
|_mm_com_epi16|XOP [1]|ammintrin.h|__m128i _mm_com_epi16\__m128i, \__m128i, int)|
|_mm_com_epi32|XOP [1]|ammintrin.h|_mm_com_epi32 __m128i(\_ \__m128i, _m128i, int)|
|_mm_com_epi64|XOP [1]|ammintrin.h|_mm_com_epi32 __m128i(\_ \__m128i, _m128i, int)|
|_mm_com_epi8|XOP [1]|ammintrin.h|__m128i _mm_com_epi8\__m128i, \__m128i, int)|
|_mm_com_epu16|XOP [1]|ammintrin.h|_mm_com_epu16 __m128i\__m128i, \__m128i, int)|
|_mm_com_epu32|XOP [1]|ammintrin.h|__m128i _mm_com_epu32\_(_m128i, \__m128i, int)|
|_mm_com_epu64|XOP [1]|ammintrin.h|__m128i _mm_com_epu32\_(_m128i, \__m128i, int)|
|_mm_com_epu8|XOP [1]|ammintrin.h|__m128i _mm_com_epu8\__m128i, \__m128i, int)|
|[_mm_comieq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comieq_sd)|SSE2|intrin.h|int _mm_comieq_sd\_(_m128d, \__m128d)|
|[_mm_comieq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comieq_ss)|SSE|intrin.h|int _mm_comieq_ss\_(_m128, \__m128)|
|[_mm_comige_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comige_sd)|SSE2|intrin.h|int _mm_comige_sd\_(_m128d, \__m128d)|
|[_mm_comige_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comige_ss)|SSE|intrin.h|int _mm_comige_ss\_(_m128, \__m128)|
|[_mm_comigt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comigt_sd)|SSE2|intrin.h|int _mm_comigt_sd\_(_m128d, \__m128d)|
|[_mm_comigt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comigt_ss)|SSE|intrin.h|int _mm_comigt_ss\_(_m128, \__m128)|
|[_mm_comile_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comile_sd)|SSE2|intrin.h|int _mm_comile_sd\_(_m128d, \__m128d)|
|[_mm_comile_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comile_ss)|SSE|intrin.h|int _mm_comile_ss\_(_m128, \__m128)|
|[_mm_comilt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comilt_sd)|SSE2|intrin.h|int _mm_comilt_sd\_(_m128d, \__m128d)|
|[_mm_comilt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comilt_ss)|SSE|intrin.h|int _mm_comilt_ss\_(_m128, \__m128)|
|[_mm_comineq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comineq_sd)|SSE2|intrin.h|int _mm_comineq_sd(_m128d,\_ \__m128d)|
|[_mm_comineq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_comineq_ss)|SSE|intrin.h|int _mm_comineq_ss\_(_m128, \__m128)|
|[_mm_crc32_u16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u16)|SSE42|intrin.h|int não assinado _mm_crc32_u16 (int não assinado, curto não assinado)|
|[_mm_crc32_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u32)|SSE42|intrin.h|int não assinado _mm_crc32_u32 (int não assinado, int não assinado)|
|[_mm_crc32_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u64)|SSE42|intrin.h|_mm_crc32_u64 de __int64 não \_assinado (_int64 não assinado, _int64 não assinado) \_|
|[_mm_crc32_u8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_crc32_u8)|SSE42|intrin.h|int não assinado _mm_crc32_u8 (int não assinado, char não assinado)|
|[_mm_cvt_si2ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_si2ss)|SSE|intrin.h|__m128 _mm_cvt_si2ss(_m128,\_int)|
|[_mm_cvt_ss2si](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvt_ss2si)|SSE|intrin.h|int _mm_cvt_ss2si\_(_m128)|
|[_mm_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi16_epi32)|SSE41|intrin.h|__m128i _m128i\__mm_cvtepi16_epi32|
|[_mm_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi16_epi64)|SSE41|intrin.h|__m128i\__m128i _mm_cvtepi16_epi64|
|[_mm_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_epi64)|SSE41|intrin.h|__m128i _m128i\__mm_cvtepi32_epi64|
|[_mm_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_pd)|SSE2|intrin.h|__m128d _m128i\__mm_cvtepi32_pd|
|[_mm_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi32_ps)|SSE2|intrin.h|_mm_cvtepi32_ps\__m128i _mm_cvtepi32_ps __m128|
|[_mm_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi16)|SSE41|intrin.h|__m128i _mm_cvtepi8_epi16\_(_m128i)|
|[_mm_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi32)|SSE41|intrin.h|_mm_cvtepi8_epi32 __m128i\_(_m128i)|
|[_mm_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepi8_epi64)|SSE41|intrin.h|__m128i _mm_cvtepi8_epi64\_(_m128i)|
|[_mm_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu16_epi32)|SSE41|intrin.h|__m128i _m128i\__mm_cvtepu16_epi32|
|[_mm_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu16_epi64)|SSE41|intrin.h|\__m128i __m128i _mm_cvtepu16_epi64|
|[_mm_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu32_epi64)|SSE41|intrin.h|__m128i _m128i\__mm_cvtepu32_epi64|
|[_mm_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi16)|SSE41|intrin.h|_mm_cvtepu8_epi16 __m128i\_(_m128i)|
|[_mm_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi32)|SSE41|intrin.h|_mm_cvtepu8_epi32 __m128i\_(_m128i)|
|[_mm_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtepu8_epi64)|SSE41|intrin.h|_mm_cvtepu8_epi64 __m128i\_(_m128i)|
|[_mm_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_epi32)|SSE2|intrin.h|__m128i _mm_cvtpd_epi32\_(_m128d)|
|[_mm_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtpd_ps)|SSE2|intrin.h|\__m128d _mm_cvtpd_ps __m128|
|[_mm_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtph_ps)|F16C [2]|immintrin.h|__m128 _m128i\__mm_cvtph_ps|
|[_mm_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_epi32)|SSE2|intrin.h|__m128i _mm_cvtps_epi32\__m128|
|[_mm_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_pd)|SSE2|intrin.h|\__m128 _mm_cvtps_pd __m128d|
|[_mm_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtps_ph)|F16C [2]|immintrin.h|__m128i _mm_cvtps_ph(\__m128, const int)|
|[_mm_cvtsd_f64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_f64)|SSSE3|intrin.h|_mm_cvtsd_f64 dupla\_(_m128d)|
|[_mm_cvtsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_si32)|SSE2|intrin.h|int _mm_cvtsd_si32(_m128d)\_|
|[_mm_cvtsd_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_si64)|SSE2|intrin.h|_mm_cvtsd_si64\__m128d __int64|
|[_mm_cvtsd_si64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_si64x)|SSE2|intrin.h|_mm_cvtsd_si64x\__m128d __int64|
|[_mm_cvtsd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsd_ss)|SSE2|intrin.h|__m128 _mm_cvtsd_ss\__m128, \__m128d|
|[_mm_cvtsi128_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si32)|SSE2|intrin.h|int _mm_cvtsi128_si32\_(_m128i)|
|[_mm_cvtsi128_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si64)|SSE2|intrin.h|_mm_cvtsi128_si64\__m128i __int64|
|[_mm_cvtsi128_si64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi128_si64x)|SSE2|intrin.h|__int64 _m128i\__mm_cvtsi128_si64x|
|[_mm_cvtsi32_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_sd)|SSE2|intrin.h|__m128d _mm_cvtsi32_sd(_m128d,\_int)|
|[_mm_cvtsi32_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi32_si128)|SSE2|intrin.h|__m128i _mm_cvtsi32_si128(int)|
|[_mm_cvtsi64_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64_sd)|SSE2|intrin.h|__m128d _mm_cvtsi64_sd\_(_m128d, \__int64)|
|[_mm_cvtsi64_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64_si128)|SSE2|intrin.h|_mm_cvtsi64_si128 __m128i\_(_int64)|
|[_mm_cvtsi64_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64_ss)|SSE|intrin.h|__m128 _mm_cvtsi64_ss(_m128,\_ \__int64).|
|[_mm_cvtsi64x_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64x_sd)|SSE2|intrin.h|__m128d _mm_cvtsi64x_sd\_(_m128d, \__int64)|
|[_mm_cvtsi64x_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtsi64x_si128)|SSE2|intrin.h|_mm_cvtsi64x_si128\__int64 __m128i|
|[_mm_cvtsi64x_ss](mm-cvtsi64x-ss.md)|SSE2|intrin.h|__m128 _mm_cvtsi64x_ss\_(_m128, \__int64).|
|[_mm_cvtss_f32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_f32)|SSSE3|intrin.h|_mm_cvtss_f32 flutuante\_(_m128)|
|[_mm_cvtss_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_sd)|SSE2|intrin.h|__m128d _mm_cvtss_sd\__m128d, \__m128|
|[_mm_cvtss_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtss_si64)|SSE|intrin.h|_mm_cvtss_si64 __int64\__m128|
|[_mm_cvtss_si64x](mm-cvtss-si64x.md)|SSE2|intrin.h|_mm_cvtss_si64x __int64(_m128\_|
|[_mm_cvtt_ss2si](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvtt_ss2si)|SSE|intrin.h|int _mm_cvtt_ss2si(_m128)\_|
|[_mm_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttpd_epi32)|SSE2|intrin.h|_mm_cvttpd_epi32 __m128i\_(_m128d)|
|[_mm_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttps_epi32)|SSE2|intrin.h|__m128i _m128\__mm_cvttps_epi32|
|[_mm_cvttsd_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_si32)|SSE2|intrin.h|int _mm_cvttsd_si32\_(_m128d)|
|[_mm_cvttsd_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_si64)|SSE2|intrin.h|__int64 _m128d\__mm_cvttsd_si64|
|[_mm_cvttsd_si64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttsd_si64x)|SSE2|intrin.h|_mm_cvttsd_si64x\__m128d __int64|
|[_mm_cvttss_si64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_cvttss_si64)|SSE2|intrin.h|_mm_cvttss_si64 __int64\_(_m128)|
|[_mm_cvttss_si64x](mm-cvttss-si64x.md)|SSE2|intrin.h|__int64 _m128\__mm_cvttss_si64x|
|[_mm_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_pd)|SSE2|intrin.h|__m128d _mm_div_pd\__m128d, \__m128d|
|[_mm_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_ps)|SSE|intrin.h|__m128 _mm_div_ps\__m128 \__m128|
|[_mm_div_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_sd)|SSE2|intrin.h|__m128d _mm_div_sd\__m128d, \__m128d|
|[_mm_div_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_div_ss)|SSE|intrin.h|_mm_div_ss __m128\__m128, \__m128|
|[_mm_dp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dp_pd)|SSE41|intrin.h|__m128d _mm_dp_pd(_m128d,\_ \__m128d, const int)|
|[_mm_dp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_dp_ps)|SSE41|intrin.h|__m128 _mm_dp_ps(_m128,\_ \__m128, const int)|
|[_mm_extract_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi16)|SSE2|intrin.h|int _mm_extract_epi16(_m128i,\_int)|
|[_mm_extract_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi32)|SSE41|intrin.h|int _mm_extract_epi32\_(_m128i, const int)|
|[_mm_extract_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi64)|SSE41|intrin.h|__int64\__m128i _mm_extract_epi64|
|[_mm_extract_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_epi8)|SSE41|intrin.h|int _mm_extract_epi8\_(_m128i, const int)|
|[_mm_extract_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_extract_ps)|SSE41|intrin.h|int _mm_extract_ps\_(_m128, const int)|
|[_mm_extract_si64](mm-extract-si64-mm-extracti-si64.md)|SSE4a|intrin.h|__m128i _mm_extract_si64\___m128i \__m128i, _m128i|
|[_mm_extracti_si64](mm-extract-si64-mm-extracti-si64.md)|SSE4a|intrin.h|__m128i _mm_extracti_si64(\__m128i, int, int)|
|[_mm_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_pd)|FMA [2]|immintrin.h|_mm_fmadd_pd __m128d\_ \_(_m128d, \__m128d, _m128d).|
|[_mm_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_ps)|FMA [2]|immintrin.h|_mm_fmadd_ps __m128\_ \_(_m128, \__m128, _m128).|
|[_mm_fmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_sd)|FMA [2]|immintrin.h|__m128d _mm_fmadd_sd\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmadd_ss)|FMA [2]|immintrin.h|__m128 _mm_fmadd_ss\_ \_(_m128, \__m128, _m128).|
|[_mm_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmaddsub_pd)|FMA [2]|immintrin.h|__m128d _mm_fmaddsub_pd\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmaddsub_ps)|FMA [2]|immintrin.h|__m128 _mm_fmaddsub_ps\__m128, \_ \__m128, _m128)|
|[_mm_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_pd)|FMA [2]|immintrin.h|__m128d _mm_fmsub_pd\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_ps)|FMA [2]|immintrin.h|__m128 _mm_fmsub_ps\_ \_(_m128, \__m128, _m128)|
|[_mm_fmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_sd)|FMA [2]|immintrin.h|__m128d _mm_fmsub_sd\_ \_(_m128d, \__m128d, _m128d).|
|[_mm_fmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsub_ss)|FMA [2]|immintrin.h|__m128 _mm_fmsub_ss\_ \_(_m128, \__m128, _m128)|
|[_mm_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsubadd_pd)|FMA [2]|immintrin.h|__m128d _mm_fmsubadd_pd\_ \_(_m128d, \__m128d, _m128d).|
|[_mm_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fmsubadd_ps)|FMA [2]|immintrin.h|__m128 _mm_fmsubadd_ps\_ \_(_m128, \__m128, _m128)|
|[_mm_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_pd)|FMA [2]|immintrin.h|__m128d _mm_fnmadd_pd\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_ps)|FMA [2]|immintrin.h|__m128 _mm_fnmadd_ps\_ \_(_m128, \__m128, _m128)|
|[_mm_fnmadd_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_sd)|FMA [2]|immintrin.h|__m128d _mm_fnmadd_sd\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fnmadd_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmadd_ss)|FMA [2]|immintrin.h|_mm_fnmadd_ss __m128\_ \_(_m128, \__m128, _m128)|
|[_mm_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_pd)|FMA [2]|immintrin.h|__m128d _mm_fnmsub_pd\_ \_(_m128d, \__m128d, _m128d).|
|[_mm_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_ps)|FMA [2]|immintrin.h|_mm_fnmsub_ps __m128\_ \_(_m128, \__m128, _m128)|
|[_mm_fnmsub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_sd)|FMA [2]|immintrin.h|_mm_fnmsub_sd __m128d\_ \_(_m128d, \__m128d, _m128d)|
|[_mm_fnmsub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_fnmsub_ss)|FMA [2]|immintrin.h|__m128 _mm_fnmsub_ss\_ \_(_m128, \__m128, _m128)|
|_mm_frcz_pd|XOP [1]|ammintrin.h|__m128d _mm_frcz_pd\__m128d|
|_mm_frcz_ps|XOP [1]|ammintrin.h|\__m128 __m128 _mm_frcz_ps|
|_mm_frcz_sd|XOP [1]|ammintrin.h|__m128d _mm_frcz_sd\__m128d, \__m128d|
|_mm_frcz_ss|XOP [1]|ammintrin.h|__m128 _mm_frcz_ss\__m128 \__m128|
|[_mm_getcsr](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_getcsr)|SSE|intrin.h|unsigned int _mm_getcsr(void)|
|[_mm_hadd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_epi16)|SSSE3|intrin.h|_mm_hadd_epi16 __m128i\__m128i, \__m128i|
|[_mm_hadd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_epi32)|SSSE3|intrin.h|_mm_hadd_epi32 __m128i(_m128i,\_ \__m128i).|
|[_mm_hadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_pd)|SSE3|intrin.h|_mm_hadd_pd __m128d\__m128d, \__m128d|
|[_mm_hadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadd_ps)|SSE3|intrin.h|_mm_hadd_ps __m128\__m128, \__m128|
|_mm_haddd_epi16|XOP [1]|ammintrin.h|\__m128i __m128i _mm_haddd_epi16|
|_mm_haddd_epi8|XOP [1]|ammintrin.h|_mm_haddd_epi8\__m128i __m128i|
|_mm_haddd_epu16|XOP [1]|ammintrin.h|_mm_haddd_epu16 __m128i\_(_m128i)|
|_mm_haddd_epu8|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddd_epu8|
|_mm_haddq_epi16|XOP [1]|ammintrin.h|__m128i _mm_haddq_epi16\__m128i _mm_haddq_epi16|
|_mm_haddq_epi32|XOP [1]|ammintrin.h|_mm_haddq_epi32\__m128i __m128i|
|_mm_haddq_epi8|XOP [1]|ammintrin.h|_mm_haddq_epi8 __m128i\_(_m128i).|
|_mm_haddq_epu16|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddq_epu16|
|_mm_haddq_epu32|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddq_epu32|
|_mm_haddq_epu8|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddq_epu8|
|[_mm_hadds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hadds_epi16)|SSSE3|intrin.h|__m128i _mm_hadds_epi16\__m128i, \__m128i|
|_mm_haddw_epi8|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddw_epi8|
|_mm_haddw_epu8|XOP [1]|ammintrin.h|__m128i _m128i\__mm_haddw_epu8|
|[_mm_hsub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_epi16)|SSSE3|intrin.h|_mm_hsub_epi16 __m128i\__m128i, \__m128i|
|[_mm_hsub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_epi32)|SSSE3|intrin.h|__m128i _mm_hsub_epi32\__m128i \__m128i|
|[_mm_hsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_pd)|SSE3|intrin.h|__m128d _mm_hsub_pd\__m128d, \__m128d|
|[_mm_hsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsub_ps)|SSE3|intrin.h|__m128 _mm_hsub_ps\__m128, \__m128|
|_mm_hsubd_epi16|XOP [1]|ammintrin.h|_mm_hsubd_epi16 __m128i\__m128i|
|_mm_hsubq_epi32|XOP [1]|ammintrin.h|__m128i _m128i\__mm_hsubq_epi32|
|[_mm_hsubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_hsubs_epi16)|SSSE3|intrin.h|_mm_hsubs_epi16 __m128i\__m128i, \__m128i|
|_mm_hsubw_epi8|XOP [1]|ammintrin.h|__m128i _m128i\__mm_hsubw_epi8|
|[_mm_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_i32gather_epi32(int \*const, \__m128i, const int)|
|[_mm_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_epi64)|AVX2 [2]|immintrin.h|__m128i _mm_i32gather_epi64(\__int64 \* \_const , _m128i, const int)|
|[_mm_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_pd)|AVX2 [2]|immintrin.h|__m128d _mm_i32gather_pd \*(const \_duplo, _m128i, const int)|
|[_mm_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i32gather_ps)|AVX2 [2]|immintrin.h|__m128 _mm_i32gather_ps (float \* \_const , _m128i, const int)|
|[_mm_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_i64gather_epi32(int \*const, \__m128i, const int)|
|[_mm_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_epi64)|AVX2 [2]|immintrin.h|__m128i _mm_i64gather_epi64(\_const \*_int64, \__m128i, const int)|
|[_mm_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_pd)|AVX2 [2]|immintrin.h|__m128d _mm_i64gather_pd \*(const \_duplo, _m128i, const int)|
|[_mm_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_i64gather_ps)|AVX2 [2]|immintrin.h|__m128 _mm_i64gather_ps (float \* \_const , _m128i, const int)|
|[_mm_insert_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi16)|SSE2|intrin.h|__m128i _mm_insert_epi16(\__m128i, int, int)|
|[_mm_insert_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi32)|SSE41|intrin.h|__m128i _mm_insert_epi32(\__m128i, int, const int)|
|[_mm_insert_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi64)|SSE41|intrin.h|__m128i _mm_insert_epi64(_m128i,\_ \__int64, const int)|
|[_mm_insert_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_epi8)|SSE41|intrin.h|__m128i _mm_insert_epi8\_(_m128i, int, const int)|
|[_mm_insert_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_insert_ps)|SSE41|intrin.h|_mm_insert_ps __m128(\_ \__m128, _m128, const int)|
|[_mm_insert_si64](mm-insert-si64-mm-inserti-si64.md)|SSE4a|intrin.h|_mm_insert_si64 __m128i\__m128i, \__m128i|
|[_mm_inserti_si64](mm-insert-si64-mm-inserti-si64.md)|SSE4a|intrin.h|__m128i _mm_inserti_si64(\_ \__m128i, _m128i, int, int)|
|[_mm_lddqu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lddqu_si128)|SSE3|intrin.h|__m128i _m128i\_\*_mm_lddqu_si128|
|[_mm_lfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_lfence)|SSE2|intrin.h|void _mm_lfence(void)|
|[_mm_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_pd)|SSE2|intrin.h|_mm_load_pd __m128d\*|
|[_mm_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ps)|SSE|intrin.h|_mm_load_ps __m128\*|
|[_mm_load_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ps1)|SSE|intrin.h|_mm_load_ps1 __m128\*|
|[_mm_load_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_sd)|SSE2|intrin.h|_mm_load_sd __m128d\*|
|[_mm_load_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_si128)|SSE2|intrin.h|_mm_load_si128 __m128i\_\*(_m128i).|
|[_mm_load_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load_ss)|SSE|intrin.h|_mm_load_ss __m128\*|
|[_mm_load1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_load1_pd)|SSE2|intrin.h|_mm_load1_pd __m128d\*|
|[_mm_loaddup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loaddup_pd)|SSE3|intrin.h|_mm_loaddup_pd __m128d (const\*duplo)|
|[_mm_loadh_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadh_pd)|SSE2|intrin.h|__m128d _mm_loadh_pd(\__m128d, dupla\*)|
|[_mm_loadh_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadh_pi)|SSE|intrin.h|_mm_loadh_pi __m128\__m128 \_\*_m64|
|[_mm_loadl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_epi64)|SSE2|intrin.h|__m128i _mm_loadl_epi64\_\*_mm_loadl_epi64 (_m128i)|
|[_mm_loadl_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_pd)|SSE2|intrin.h|\__m128d\*__m128d _mm_loadl_pd|
|[_mm_loadl_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadl_pi)|SSE|intrin.h|__m128 _mm_loadl_pi\_ \__m128,\*_m64|
|[_mm_loadr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadr_pd)|SSE2|intrin.h|_mm_loadr_pd __m128d\*|
|[_mm_loadr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadr_ps)|SSE|intrin.h|_mm_loadr_ps __m128\*|
|[_mm_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_pd)|SSE2|intrin.h|_mm_loadu_pd __m128d\*|
|[_mm_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_ps)|SSE|intrin.h|_mm_loadu_ps __m128\*|
|[_mm_loadu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_loadu_si128)|SSE2|intrin.h|__m128i _mm_loadu_si128\_\*(_m128i)|
|_mm_macc_epi16|XOP [1]|ammintrin.h|_mm_macc_epi16 __m128i\__m128i, \_ \__m128i, _m128i|
|_mm_macc_epi32|XOP [1]|ammintrin.h|__m128i _mm_macc_epi32\__m128i, \_ \__m128i, _m128i|
|_mm_macc_pd|FMA4 [1]|ammintrin.h|__m128d _mm_macc_pd\__m128d, \_ \__m128d, _m128d|
|_mm_macc_ps|FMA4 [1]|ammintrin.h|__m128\__mm_macc_ps _m128, \_ \__m128, _m128|
|_mm_macc_sd|FMA4 [1]|ammintrin.h|__m128d _mm_macc_sd\__mm_macc_sd \__m128d, _m128d, \__m128d|
|_mm_macc_ss|FMA4 [1]|ammintrin.h|_mm_macc_ss __m128\__m128, \_ \__m128, _m128|
|_mm_maccd_epi16|XOP [1]|ammintrin.h|_mm_maccd_epi16 __m128i\__m128i, \_ \__m128i, _m128i|
|_mm_macchi_epi32|XOP [1]|ammintrin.h|__m128i _mm_macchi_epi32\__m128i, \_ \__m128i, _m128i).|
|_mm_macclo_epi32|XOP [1]|ammintrin.h|__m128i\__mm_macclo_epi32 _m128i, \_ \__m128i, _m128i|
|_mm_maccs_epi16|XOP [1]|ammintrin.h|__m128i\__mm_maccs_epi16 _m128i \__m128i, \__m128i _m128i|
|_mm_maccs_epi32|XOP [1]|ammintrin.h|__m128i _mm_maccs_epi32\__m128i, \_ \__m128i, _m128i|
|_mm_maccsd_epi16|XOP [1]|ammintrin.h|__m128i _mm_maccsd_epi16\__m128i, \_ \__m128i, _m128i|
|_mm_maccshi_epi32|XOP [1]|ammintrin.h|__m128i\__mm_maccshi_epi32 _m128i, \_ \__m128i, _m128i|
|_mm_maccslo_epi32|XOP [1]|ammintrin.h|__m128i _mm_maccslo_epi32(_m128i,\_ \_ \__m128i, _m128i).|
|[_mm_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_madd_epi16)|SSE2|intrin.h|_mm_madd_epi16 __m128i\__m128i, \__m128i|
|_mm_maddd_epi16|XOP [1]|ammintrin.h|_mm_maddd_epi16 __m128i\__m128i, \_ \__m128i, _m128i|
|_mm_maddsd_epi16|XOP [1]|ammintrin.h|__m128i _mm_maddsd_epi16\__m128i, \_ \__m128i, _m128i|
|_mm_maddsub_pd|FMA4 [1]|ammintrin.h|_mm_maddsub_pd __m128d\__m128d, \_ \__m128d, _m128d|
|_mm_maddsub_ps|FMA4 [1]|ammintrin.h|_mm_maddsub_ps __m128\__m128, \_ \__m128 _m128|
|[_mm_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maddubs_epi16)|SSSE3|intrin.h|__m128i _mm_maddubs_epi16\__m128i, \__m128i|
|[_mm_mask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_epi32)|AVX2 [2]|immintrin.h|__m128i\__mm_mask_i32gather_epi32( _m128i, int const \*, \__m128i, \__m128i, const int)|
|[_mm_mask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_epi64)|AVX2 [2]|immintrin.h|_mm_mask_i32gather_epi64\___m128i( \__m128i, \*_int64 \_const , _m128i, \__m128i, const int)|
|[_mm_mask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_pd)|AVX2 [2]|immintrin.h|\___m128d _mm_mask_i32gather_pd( _m128d, \*const duplo , \__m128i, \__m128d, const int)|
|[_mm_mask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i32gather_ps)|AVX2 [2]|immintrin.h|\___m128 _mm_mask_i32gather_ps( _m128, \*float \_const , _m128i, \__m128, const int)|
|[_mm_mask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_epi32)|AVX2 [2]|immintrin.h|__m128i\__mm_mask_i64gather_epi32( _m128i, int const \*, \__m128i, \__m128i, const int)|
|[_mm_mask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_epi64)|AVX2 [2]|immintrin.h|__m128i\__mm_mask_i64gather_epi64( \__m128i, \*_int64 \_const , _m128i, \__m128i, const int)|
|[_mm_mask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_pd)|AVX2 [2]|immintrin.h|\___m128d _mm_mask_i64gather_pd( _m128d, \*const duplo , \__m128i, \__m128d, const int)|
|[_mm_mask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_i64gather_ps)|AVX2 [2]|immintrin.h|\___m128 _mm_mask_i64gather_ps( _m128, \*float \_const , _m128i, \__m128, const int)|
|[_mm_maskload_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_maskload_epi32 (int \* \_const, _m128i)|
|[_mm_maskload_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_epi64)|AVX2 [2]|immintrin.h|__m128i _mm_maskload_epi64\__mm_maskload_epi64 \*_int64 \_(_m128i).|
|[_mm_maskload_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_pd)|AVX [2]|immintrin.h|__m128d _mm_maskload_pd \*(const \_duplo, _m128i)|
|[_mm_maskload_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskload_ps)|AVX [2]|immintrin.h|_m128i _mm_maskload_ps \* \_de __m128|
|[_mm_maskmoveu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskmoveu_si128)|SSE2|intrin.h|_mm_maskmoveu_si128 vazio\_(_m128i, \_\*_m128i, char )|
|[_mm_maskstore_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_epi32)|AVX2 [2]|immintrin.h|vazio \*_mm_maskstore_epi32(int \_, \__m128i, _m128i)|
|[_mm_maskstore_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_epi64)|AVX2 [2]|immintrin.h|vazio\__mm_maskstore_epi64(_int64 \* \_, \__m128i, _m128i)|
|[_mm_maskstore_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_pd)|AVX [2]|immintrin.h|vazio _mm_maskstore_pd \*(duplo \_ \_, _m128i, _m128d)|
|[_mm_maskstore_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskstore_ps)|AVX [2]|immintrin.h|vazio _mm_maskstore_ps \*(flutuar \_ \_, _m128i, _m128)|
|[_mm_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi16)|SSE2|intrin.h|__m128i _mm_max_epi16\_(_m128i, \__m128i)|
|[_mm_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi32)|SSE41|intrin.h|_mm_max_epi32 __m128i\__m128i, \__m128i|
|[_mm_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epi8)|SSE41|intrin.h|_mm_max_epi8 __m128i\_(_m128i, \__m128i).|
|[_mm_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu16)|SSE41|intrin.h|__m128i _mm_max_epu16\__m128i \__m128i|
|[_mm_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu32)|SSE41|intrin.h|__m128i _mm_max_epu32\__m128i, \__m128i|
|[_mm_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_epu8)|SSE2|intrin.h|__m128i _mm_max_epu8\__m128i, \__m128i|
|[_mm_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_pd)|SSE2|intrin.h|__m128d _mm_max_pd\__m128d \__m128d|
|[_mm_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_ps)|SSE|intrin.h|__m128 _mm_max_ps\__m128, \__m128|
|[_mm_max_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_sd)|SSE2|intrin.h|__m128d _mm_max_sd\__m128d, \__m128d|
|[_mm_max_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_max_ss)|SSE|intrin.h|__m128 _mm_max_ss\__m128 \__m128|
|[_mm_mfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mfence)|SSE2|intrin.h|void _mm_mfence(void)|
|[_mm_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi16)|SSE2|intrin.h|_mm_min_epi16 __m128i(_m128i,\_ \__m128i).|
|[_mm_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi32)|SSE41|intrin.h|__m128i _mm_min_epi32\__m128i, \__m128i|
|[_mm_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epi8)|SSE41|intrin.h|__m128i _mm_min_epi8\_(_m128i, \__m128i)|
|[_mm_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu16)|SSE41|intrin.h|__m128i _mm_min_epu16\__m128i, \__m128i|
|[_mm_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu32)|SSE41|intrin.h|__m128i _mm_min_epu32\__m128i, \__m128i|
|[_mm_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_epu8)|SSE2|intrin.h|__m128i _mm_min_epu8\__m128i, \__m128i|
|[_mm_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_pd)|SSE2|intrin.h|__m128d _mm_min_pd\__m128d, \__m128d|
|[_mm_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_ps)|SSE|intrin.h|__m128 _mm_min_ps\_(_m128, \__m128).|
|[_mm_min_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_sd)|SSE2|intrin.h|__m128d _mm_min_sd\__m128d, \__m128d|
|[_mm_min_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_ss)|SSE|intrin.h|_mm_min_ss __m128\__m128 \__m128|
|[_mm_minpos_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_minpos_epu16)|SSE41|intrin.h|\__m128i _mm_minpos_epu16 __m128i|
|[_mm_monitor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_monitor)|SSE3|intrin.h|vazio _mm_monitor (const\*vazio, int não assinado, int não assinado)|
|[_mm_move_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_epi64)|SSE2|intrin.h|__m128i _mm_move_epi64\_(_m128i)|
|[_mm_move_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_sd)|SSE2|intrin.h|__m128d _mm_move_sd\__m128d \__m128d|
|[_mm_move_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_move_ss)|SSE|intrin.h|_mm_move_ss __m128(_m128,\_ \__m128).|
|[_mm_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movedup_pd)|SSE3|intrin.h|__m128d _m128d\__mm_movedup_pd|
|[_mm_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movehdup_ps)|SSE3|intrin.h|_mm_movehdup_ps\__m128 __m128|
|[_mm_movehl_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movehl_ps)|SSE|intrin.h|_mm_movehl_ps __m128\_(_m128, \__m128).|
|[_mm_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_moveldup_ps)|SSE3|intrin.h|__m128 _m128\__mm_moveldup_ps|
|[_mm_movelh_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movelh_ps)|SSE|intrin.h|__m128 _mm_movelh_ps\_(_m128, \__m128).|
|[_mm_movemask_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_epi8)|SSE2|intrin.h|int _mm_movemask_epi8(_m128i)\_|
|[_mm_movemask_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_pd)|SSE2|intrin.h|int _mm_movemask_pd(_m128d)\_|
|[_mm_movemask_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_movemask_ps)|SSE|intrin.h|int _mm_movemask_ps\_(_m128)|
|[_mm_mpsadbw_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mpsadbw_epu8)|SSE41|intrin.h|__m128i _mm_mpsadbw_epu8(_m128i,\_ \__m128i, const int)|
|_mm_msub_pd|FMA4 [1]|ammintrin.h|_mm_msub_pd __m128d\__m128d, \_ \__m128d _m128d|
|_mm_msub_ps|FMA4 [1]|ammintrin.h|_mm_msub_ps __m128\__m128, \_ \__m128, _m128|
|_mm_msub_sd|FMA4 [1]|ammintrin.h|__m128d _mm_msub_sd\__m128d, \_ \__m128d, _m128d|
|_mm_msub_ss|FMA4 [1]|ammintrin.h|__m128 _mm_msub_ss\__mm_msub_ss \__m128, _m128, \__m128|
|_mm_msubadd_pd|FMA4 [1]|ammintrin.h|_mm_msubadd_pd __m128d\__m128d, \_ \__m128d, _m128d|
|_mm_msubadd_ps|FMA4 [1]|ammintrin.h|_mm_msubadd_ps __m128\__m128, \_ \__m128, _m128|
|[_mm_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_epi32)|SSE41|intrin.h|__m128i _mm_mul_epi32\__m128i \__m128i|
|[_mm_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_epu32)|SSE2|intrin.h|__m128i _mm_mul_epu32\_(_m128i, \__m128i).|
|[_mm_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_pd)|SSE2|intrin.h|__m128d _mm_mul_pd\__m128d \__m128d|
|[_mm_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_ps)|SSE|intrin.h|__m128 _mm_mul_ps\__m128 \__m128|
|[_mm_mul_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_sd)|SSE2|intrin.h|_mm_mul_sd __m128d(_m128d,\_ \__m128d)|
|[_mm_mul_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mul_ss)|SSE|intrin.h|__m128 _mm_mul_ss\__m128 \__m128|
|[_mm_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epi16)|SSE2|intrin.h|_mm_mulhi_epi16 __m128i\__m128i \__m128i|
|[_mm_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhi_epu16)|SSE2|intrin.h|_mm_mulhi_epu16 __m128i(_m128i,\_ \__m128i|
|[_mm_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mulhrs_epi16)|SSSE3|intrin.h|__m128i _mm_mulhrs_epi16\__m128i \__m128i|
|[_mm_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi16)|SSE2|intrin.h|_mm_mullo_epi16 __m128i\__m128i, \__m128i|
|[_mm_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mullo_epi32)|SSE41|intrin.h|__m128i _mm_mullo_epi32\__m128i \__m128i|
|[_mm_mwait](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mwait)|SSE3|intrin.h|vazio _mm_mwait (int não assinado, int não assinado)|
|_mm_nmacc_pd|FMA4 [1]|ammintrin.h|__m128d\__mm_nmacc_pd _m128d, \_ \__m128d, _m128d|
|_mm_nmacc_ps|FMA4 [1]|ammintrin.h|__m128 _mm_nmacc_ps\__m128, \_ \__m128, _m128|
|_mm_nmacc_sd|FMA4 [1]|ammintrin.h|__m128d\__mm_nmacc_sd _m128d \__m128d, \__m128d|
|_mm_nmacc_ss|FMA4 [1]|ammintrin.h|__m128 _mm_nmacc_ss\__m128, \_ \__m128, _m128|
|_mm_nmsub_pd|FMA4 [1]|ammintrin.h|_mm_nmsub_pd __m128d\__m128d, \_ \__m128d _m128d|
|_mm_nmsub_ps|FMA4 [1]|ammintrin.h|__m128\__mm_nmsub_ps _m128, \_ \__m128 _m128|
|_mm_nmsub_sd|FMA4 [1]|ammintrin.h|__m128d _mm_nmsub_sd\__m128d, \_ \__m128d, _m128d|
|_mm_nmsub_ss|FMA4 [1]|ammintrin.h|__m128\__mm_nmsub_ss _m128, \_ \__m128, _m128|
|[_mm_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_pd)|SSE2|intrin.h|__m128d _mm_or_pd\__mm_or_pd \__m128d _m128d|
|[_mm_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_ps)|SSE|intrin.h|__m128 _mm_or_ps\__m128, \__m128|
|[_mm_or_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_or_si128)|SSE2|intrin.h|_mm_or_si128 __m128i\__m128i, \__m128i|
|[_mm_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_epi16)|SSE2|intrin.h|_mm_packs_epi16 __m128i\__m128i, \__m128i|
|[_mm_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packs_epi32)|SSE2|intrin.h|_mm_packs_epi32 __m128i\__m128i, \__m128i|
|[_mm_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packus_epi16)|SSE2|intrin.h|__m128i _mm_packus_epi16\__m128i \__m128i|
|[_mm_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_packus_epi32)|SSE41|intrin.h|__m128i _mm_packus_epi32\__m128i, \__m128i|
|[_mm_pause](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_pause)|SSE2|intrin.h|void _mm_pause(void)|
|_mm_perm_epi8|XOP [1]|ammintrin.h|_mm_perm_epi8 __m128i\__m128i, \_ \__m128i _m128i|
|[_mm_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permute_pd)|AVX [2]|immintrin.h|__m128d _mm_permute_pd\__m128d, int|
|[_mm_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permute_ps)|AVX [2]|immintrin.h|__m128 _m128\__mm_permute_ps|
|_mm_permute2_pd|XOP [1]|ammintrin.h|__m128d _mm_permute2_pd(_m128d,\_ \_ \__m128d, _m128i, int)|
|_mm_permute2_ps|XOP [1]|ammintrin.h|__m128 _mm_permute2_ps\__m128, \_ \__m128, _m128i, int)|
|[_mm_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutevar_pd)|AVX [2]|immintrin.h|__m128d _mm_permutevar_pd\__m128d \__m128i|
|[_mm_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_permutevar_ps)|AVX [2]|immintrin.h|_mm_permutevar_ps __m128\__m128, \__m128i|
|[_mm_popcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_u32)|POPCNT|intrin.h|int _mm_popcnt_u32(unsigned int)|
|[_mm_popcnt_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_popcnt_u64)|POPCNT|intrin.h|_mm_popcnt_u64 __int64 (_int64 não assinado) \_|
|[_mm_prefetch](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_prefetch)|SSE|intrin.h|vazio _mm_prefetch\*(char , int)|
|[_mm_rcp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp_ps)|SSE|intrin.h|\__m128 _mm_rcp_ps __m128|
|[_mm_rcp_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rcp_ss)|SSE|intrin.h|__m128 _m128\__mm_rcp_ss|
|_mm_rot_epi16|XOP [1]|ammintrin.h|__m128i _mm_rot_epi16\__m128i, \__m128i|
|_mm_rot_epi32|XOP [1]|ammintrin.h|_mm_rot_epi32 __m128i\__m128i, \__m128i|
|_mm_rot_epi64|XOP [1]|ammintrin.h|__m128i _mm_rot_epi64\__m128i, \__m128i|
|_mm_rot_epi8|XOP [1]|ammintrin.h|__m128i _mm_rot_epi8\__m128i, \__m128i|
|_mm_roti_epi16|XOP [1]|ammintrin.h|__m128i _mm_rot_epi16(\__m128i, int)|
|_mm_roti_epi32|XOP [1]|ammintrin.h|__m128i _m128i\__mm_rot_epi32|
|_mm_roti_epi64|XOP [1]|ammintrin.h|\__m128i _mm_rot_epi64 __m128i|
|_mm_roti_epi8|XOP [1]|ammintrin.h|__m128i\__m128i _mm_rot_epi8|
|[_mm_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_pd)|SSE41|intrin.h|_mm_round_pd __m128d(_m128d,\_const int)|
|[_mm_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_ps)|SSE41|intrin.h|_mm_round_ps __m128(\__m128, const int)|
|[_mm_round_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_sd)|SSE41|intrin.h|_mm_round_sd __m128d(_m128d,\_ \__m128d, const int)|
|[_mm_round_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_round_ss)|SSE41|intrin.h|__m128 _mm_round_ss(_m128,\_ \__m128, const int)|
|[_mm_rsqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt_ps)|SSE|intrin.h|__m128 _mm_rsqrt_ps\_(_m128)|
|[_mm_rsqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_rsqrt_ss)|SSE|intrin.h|_mm_rsqrt_ss\__m128 __m128|
|[_mm_sad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sad_epu8)|SSE2|intrin.h|__m128i _mm_sad_epu8\__m128i, \__m128i|
|[_mm_set_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi16)|SSE2|intrin.h|__m128i _mm_set_epi16 (curto, curto, curto, curto, curto, curto, curto, curto, curto)|
|[_mm_set_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi32)|SSE2|intrin.h|__m128i _mm_set_epi32(int, int, int, int)|
|[_mm_set_epi64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi64x)|SSE2|intrin.h|__m128i _mm_set_epi64x\__int64, \__int64|
|[_mm_set_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_epi8)|SSE2|intrin.h|__m128i _mm_set_epi8 (char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char)|
|[_mm_set_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_pd)|SSE2|intrin.h|_mm_set_pd __m128d (duplo, duplo)|
|[_mm_set_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ps)|SSE|intrin.h|__m128 _mm_set_ps (flutuar, flutuar, flutuar, flutuar)|
|[_mm_set_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ps1)|SSE|intrin.h|__m128 _mm_set_ps1(float)|
|[_mm_set_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_sd)|SSE2|intrin.h|__m128d _mm_set_sd(double)|
|[_mm_set_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set_ss)|SSE|intrin.h|__m128 _mm_set_ss(float)|
|[_mm_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi16)|SSE2|intrin.h|__m128i _mm_set1_epi16(short)|
|[_mm_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi32)|SSE2|intrin.h|__m128i _mm_set1_epi32(int)|
|[_mm_set1_epi64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi64x)|SSE2|intrin.h|__m128i _mm_set1_epi64x\__int64|
|[_mm_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_epi8)|SSE2|intrin.h|__m128i _mm_set1_epi8(char)|
|[_mm_set1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_set1_pd)|SSE2|intrin.h|__m128d _mm_set1_pd(double)|
|[_mm_setcsr](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setcsr)|SSE|intrin.h|void _mm_setcsr(unsigned int)|
|_mm_setl_epi64|SSE2|intrin.h|__m128i _mm_setl_epi64\_(_m128i)|
|[_mm_setr_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi16)|SSE2|intrin.h|__m128i _mm_setr_epi16 (curto, curto, curto, curto, curto, curto, curto, curto, curto)|
|[_mm_setr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi32)|SSE2|intrin.h|__m128i _mm_setr_epi32(int, int, int, int)|
|[_mm_setr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_epi8)|SSE2|intrin.h|__m128i _mm_setr_epi8 (char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char)|
|[_mm_setr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_pd)|SSE2|intrin.h|__m128d _mm_setr_pd (duplo, duplo)|
|[_mm_setr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setr_ps)|SSE|intrin.h|__m128 _mm_setr_ps (flutuar, flutuar, flutuar, flutuar)|
|[_mm_setzero_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_pd)|SSE2|intrin.h|__m128d _mm_setzero_pd(void)|
|[_mm_setzero_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_ps)|SSE|intrin.h|__m128 _mm_setzero_ps(void)|
|[_mm_setzero_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_setzero_si128)|SSE2|intrin.h|__m128i _mm_setzero_si128(void)|
|[_mm_sfence](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sfence)|SSE|intrin.h|void _mm_sfence(void)|
|_mm_sha_epi16|XOP [1]|ammintrin.h|__m128i _mm_sha_epi16\__m128i, \__m128i|
|_mm_sha_epi32|XOP [1]|ammintrin.h|__m128i _mm_sha_epi32\__m128i \__m128i|
|_mm_sha_epi64|XOP [1]|ammintrin.h|__m128i _mm_sha_epi64\__m128i \__m128i|
|_mm_sha_epi8|XOP [1]|ammintrin.h|__m128i _mm_sha_epi8\_(_m128i, \__m128i).|
|_mm_shl_epi16|XOP [1]|ammintrin.h|__m128i _mm_shl_epi16\__m128i, \__m128i|
|_mm_shl_epi32|XOP [1]|ammintrin.h|__m128i _mm_shl_epi32\__m128i, \__m128i|
|_mm_shl_epi64|XOP [1]|ammintrin.h|__m128i _mm_shl_epi64\__m128i, \__m128i|
|_mm_shl_epi8|XOP [1]|ammintrin.h|_mm_shl_epi8 __m128i\__m128i, \__m128i|
|[_mm_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi32)|SSE2|intrin.h|__m128i _mm_shuffle_epi32(_m128i,\_int)|
|[_mm_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_epi8)|SSSE3|intrin.h|_mm_shuffle_epi8 __m128i(_m128i,\_ \__m128i).|
|[_mm_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_pd)|SSE2|intrin.h|__m128d _mm_shuffle_pd\__m128d, \__m128d, int)|
|[_mm_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shuffle_ps)|SSE|intrin.h|_mm_shuffle_ps __m128(_m128,\_ \__m128, int não assinado)|
|[_mm_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflehi_epi16)|SSE2|intrin.h|\__m128i __m128i _mm_shufflehi_epi16|
|[_mm_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_shufflelo_epi16)|SSE2|intrin.h|__m128i _mm_shufflelo_epi16(\__m128i, int)|
|[_mm_sign_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi16)|SSSE3|intrin.h|_mm_sign_epi16 __m128i\_(_m128i, \__m128i).|
|[_mm_sign_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi32)|SSSE3|intrin.h|__m128i _mm_sign_epi32\__m128i, \__m128i|
|[_mm_sign_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sign_epi8)|SSSE3|intrin.h|__m128i _mm_sign_epi8\__m128i, \__m128i|
|[_mm_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi16)|SSE2|intrin.h|__m128i _mm_sll_epi16\__m128i, \__m128i|
|[_mm_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi32)|SSE2|intrin.h|__m128i _mm_sll_epi32\_(_m128i, \__m128i|
|[_mm_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sll_epi64)|SSE2|intrin.h|__m128i _mm_sll_epi64\__m128i, \__m128i|
|[_mm_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi16)|SSE2|intrin.h|__m128i _mm_slli_epi16(_m128i).\_|
|[_mm_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi32)|SSE2|intrin.h|_mm_slli_epi32 __m128i(\__m128i, int)|
|[_mm_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_epi64)|SSE2|intrin.h|_mm_slli_epi64 __m128i(_m128i,\_int)|
|[_mm_slli_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_slli_si128)|SSE2|intrin.h|__m128i _mm_slli_si128(_m128i,\_int)|
|[_mm_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sllv_epi32)|AVX2 [2]|immintrin.h|_mm_sllv_epi32 __m128i(_m128i,\_ \__m128i).|
|[_mm_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sllv_epi64)|AVX2 [2]|immintrin.h|__m128i _mm_sllv_epi64\_(_m128i, \__m128i).|
|[_mm_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_pd)|SSE2|intrin.h|_mm_sqrt_pd\__m128d __m128d|
|[_mm_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_ps)|SSE|intrin.h|\__m128 _mm_sqrt_ps __m128|
|[_mm_sqrt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_sd)|SSE2|intrin.h|__m128d _mm_sqrt_sd\__m128d, \__m128d|
|[_mm_sqrt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sqrt_ss)|SSE|intrin.h|__m128\__m128 _mm_sqrt_ss|
|[_mm_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_epi16)|SSE2|intrin.h|__m128i _mm_sra_epi16\__m128i, \__m128i|
|[_mm_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sra_epi32)|SSE2|intrin.h|_mm_sra_epi32 __m128i\__m128i, \__m128i|
|[_mm_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_epi16)|SSE2|intrin.h|_mm_srai_epi16 __m128i(\__m128i, int)|
|[_mm_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srai_epi32)|SSE2|intrin.h|_mm_srai_epi32 __m128i(_m128i,\_int)|
|[_mm_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srav_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_srav_epi32\__m128i, \__m128i|
|[_mm_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi16)|SSE2|intrin.h|__m128i _mm_srl_epi16\__m128i, \__m128i|
|[_mm_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi32)|SSE2|intrin.h|__m128i _mm_srl_epi32\__m128i, \__m128i|
|[_mm_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srl_epi64)|SSE2|intrin.h|__m128i _mm_srl_epi64\__m128i, \__m128i|
|[_mm_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi16)|SSE2|intrin.h|__m128i _mm_srli_epi16\_(_m128i, int)|
|[_mm_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi32)|SSE2|intrin.h|__m128i _mm_srli_epi32(_m128i,\_int)|
|[_mm_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_epi64)|SSE2|intrin.h|__m128i _m128i\__mm_srli_epi64|
|[_mm_srli_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srli_si128)|SSE2|intrin.h|__m128i _mm_srli_si128(_m128i,\_int)|
|[_mm_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srlv_epi32)|AVX2 [2]|immintrin.h|__m128i _mm_srlv_epi32\__m128i, \__m128i|
|[_mm_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_srlv_epi64)|AVX2 [2]|immintrin.h|__m128i _mm_srlv_epi64\__m128i \__m128i|
|[_mm_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_pd)|SSE2|intrin.h|vazio _mm_store_pd\*(duplo , \__m128d)|
|[_mm_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ps)|SSE|intrin.h|vazio _mm_store_ps\*(flutuar, \__m128)|
|[_mm_store_ps1](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ps1)|SSE|intrin.h|_mm_store_ps1 vazio\*(flutuar, \__m128)|
|[_mm_store_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_sd)|SSE2|intrin.h|_mm_store_sd vazio\*(duplo , \__m128d)|
|[_mm_store_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_si128)|SSE2|intrin.h|vazio _mm_store_si128(_m128i,\_\* \__m128i)|
|[_mm_store_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store_ss)|SSE|intrin.h|_mm_store_ss vazio\*(flutuar, \__m128)|
|[_mm_store1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_store1_pd)|SSE2|intrin.h|_mm_store1_pd vazio\*(duplo , \__m128d)|
|[_mm_storeh_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeh_pd)|SSE2|intrin.h|vazio _mm_storeh_pd\*(duplo , \__m128d)|
|[_mm_storeh_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeh_pi)|SSE|intrin.h|_mm_storeh_pi vazios(_m64,\_\* \__m128)|
|[_mm_storel_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_epi64)|SSE2|intrin.h|vazio _mm_storel_epi64(_m128i,\_\* \__m128i)|
|[_mm_storel_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_pd)|SSE2|intrin.h|_mm_storel_pd anular\*(duplo, \__m128d)|
|[_mm_storel_pi](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storel_pi)|SSE|intrin.h|vazio _mm_storel_pi(_m64,\_\* \__m128)|
|[_mm_storer_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storer_pd)|SSE2|intrin.h|_mm_storer_pd anular\*(duplo, \__m128d)|
|[_mm_storer_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storer_ps)|SSE|intrin.h|vazio _mm_storer_ps\*(flutuar, \__m128)|
|[_mm_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_pd)|SSE2|intrin.h|_mm_storeu_pd anular\*(duplo , \__m128d)|
|[_mm_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_ps)|SSE|intrin.h|_mm_storeu_ps anular\*(flutuar, \__m128)|
|[_mm_storeu_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_storeu_si128)|SSE2|intrin.h|\__mm_storeu_si128(_m128i,\* \__m128i)|
|[_mm_stream_load_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_load_si128)|SSE41|intrin.h|_mm_stream_load_si128 __m128i\_\*(_m128i).|
|[_mm_stream_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_pd)|SSE2|intrin.h|_mm_stream_pd vazio\*(duplo , \__m128d)|
|[_mm_stream_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_ps)|SSE|intrin.h|_mm_stream_ps vazio\*(flutuar, \__m128)|
|[_mm_stream_sd](mm-stream-sd.md)|SSE4a|intrin.h|_mm_stream_sd anular\*(duplo , \__m128d)|
|[_mm_stream_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_si128)|SSE2|intrin.h|_mm_stream_si128 vazios\* \_(_m128i,\__m128i)|
|[_mm_stream_si32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_stream_si32)|SSE2|intrin.h|vazio _mm_stream_si32 (int,\*int)|
|[_mm_stream_si64x](mm-stream-si64x.md)|SSE2|intrin.h|_mm_stream_si64x vazios(_int64,\_ \* \__int64)|
|[_mm_stream_ss](mm-stream-ss.md)|SSE4a|intrin.h|_mm_stream_ss vazio\*(flutuar, \__m128)|
|[_mm_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi16)|SSE2|intrin.h|__m128i _mm_sub_epi16\_(_m128i, \__m128i).|
|[_mm_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi32)|SSE2|intrin.h|_mm_sub_epi32 __m128i\__m128i, \__m128i|
|[_mm_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi64)|SSE2|intrin.h|__m128i _mm_sub_epi64(_m128i,\_ \__m128i).|
|[_mm_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_epi8)|SSE2|intrin.h|__m128i _mm_sub_epi8\__m128i, \__m128i|
|[_mm_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_pd)|SSE2|intrin.h|_mm_sub_pd __m128d(_m128d,\_ \__m128d).|
|[_mm_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_ps)|SSE|intrin.h|__m128 _mm_sub_ps\_(_m128, \__m128).|
|[_mm_sub_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_sd)|SSE2|intrin.h|__m128d _mm_sub_sd\__m128d, \__m128d|
|[_mm_sub_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_sub_ss)|SSE|intrin.h|__m128 _mm_sub_ss\__m128 \__m128|
|[_mm_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epi16)|SSE2|intrin.h|__m128i _mm_subs_epi16\__m128i, \__m128i|
|[_mm_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epi8)|SSE2|intrin.h|_mm_subs_epi8 __m128i\__m128i \__m128i|
|[_mm_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epu16)|SSE2|intrin.h|__m128i _mm_subs_epu16\_(_m128i, \__m128i).|
|[_mm_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_subs_epu8)|SSE2|intrin.h|__m128i _mm_subs_epu8\__m128i, \__m128i|
|[_mm_testc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_pd)|AVX [2]|immintrin.h|int _mm_testc_pd\_(_m128d, \__m128d)|
|[_mm_testc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_ps)|AVX [2]|immintrin.h|int _mm_testc_ps\_(_m128, \__m128)|
|[_mm_testc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testc_si128)|SSE41|intrin.h|int _mm_testc_si128\_(_m128i, \__m128i)|
|[_mm_testnzc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_pd)|AVX [2]|immintrin.h|int _mm_testnzc_pd\_(_m128d, \__m128d)|
|[_mm_testnzc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_ps)|AVX [2]|immintrin.h|int _mm_testnzc_ps\_(_m128, \__m128)|
|[_mm_testnzc_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testnzc_si128)|SSE41|intrin.h|int _mm_testnzc_si128\_(_m128i, \__m128i)|
|[_mm_testz_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_pd)|AVX [2]|immintrin.h|int _mm_testz_pd\_(_m128d, \__m128d)|
|[_mm_testz_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_ps)|AVX [2]|immintrin.h|int _mm_testz_ps\_(_m128, \__m128)|
|[_mm_testz_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_testz_si128)|SSE41|intrin.h|int _mm_testz_si128\_(_m128i, \__m128i)|
|[_mm_ucomieq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomieq_sd)|SSE2|intrin.h|int _mm_ucomieq_sd\_(_m128d, \__m128d)|
|[_mm_ucomieq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomieq_ss)|SSE|intrin.h|int _mm_ucomieq_ss\_(_m128, \__m128)|
|[_mm_ucomige_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomige_sd)|SSE2|intrin.h|int _mm_ucomige_sd\_(_m128d, \__m128d)|
|[_mm_ucomige_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomige_ss)|SSE|intrin.h|int _mm_ucomige_ss\_(_m128, \__m128)|
|[_mm_ucomigt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomigt_sd)|SSE2|intrin.h|int _mm_ucomigt_sd\_(_m128d, \__m128d)|
|[_mm_ucomigt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomigt_ss)|SSE|intrin.h|int _mm_ucomigt_ss\_(_m128, \__m128)|
|[_mm_ucomile_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomile_sd)|SSE2|intrin.h|int _mm_ucomile_sd\_(_m128d, \__m128d)|
|[_mm_ucomile_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomile_ss)|SSE|intrin.h|int _mm_ucomile_ss\_(_m128, \__m128)|
|[_mm_ucomilt_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomilt_sd)|SSE2|intrin.h|int _mm_ucomilt_sd\_(_m128d, \__m128d)|
|[_mm_ucomilt_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomilt_ss)|SSE|intrin.h|int _mm_ucomilt_ss\_(_m128, \__m128)|
|[_mm_ucomineq_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomineq_sd)|SSE2|intrin.h|int _mm_ucomineq_sd\_(_m128d, \__m128d)|
|[_mm_ucomineq_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_ucomineq_ss)|SSE|intrin.h|int _mm_ucomineq_ss\_(_m128, \__m128)|
|[_mm_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi16)|SSE2|intrin.h|__m128i _mm_unpackhi_epi16\__m128i, \__m128i|
|[_mm_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi32)|SSE2|intrin.h|_mm_unpackhi_epi32 __m128i\__m128i, \__m128i|
|[_mm_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi64)|SSE2|intrin.h|_mm_unpackhi_epi64 __m128i\_(_m128i, \__m128i).|
|[_mm_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_epi8)|SSE2|intrin.h|_mm_unpackhi_epi8 __m128i\__m128i, \__m128i|
|[_mm_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_pd)|SSE2|intrin.h|__m128d _mm_unpackhi_pd\__m128d, \__m128d|
|[_mm_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpackhi_ps)|SSE|intrin.h|__m128 _mm_unpackhi_ps\__m128, \__m128|
|[_mm_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi16)|SSE2|intrin.h|__m128i _mm_unpacklo_epi16\__m128i, \__m128i|
|[_mm_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi32)|SSE2|intrin.h|__m128i _mm_unpacklo_epi32\__m128i \__m128i|
|[_mm_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi64)|SSE2|intrin.h|_mm_unpacklo_epi64 __m128i(_m128i,\_ \__m128i|
|[_mm_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_epi8)|SSE2|intrin.h|__m128i _mm_unpacklo_epi8\__m128i \__m128i|
|[_mm_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_pd)|SSE2|intrin.h|_mm_unpacklo_pd __m128d\__m128d, \__m128d|
|[_mm_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_unpacklo_ps)|SSE|intrin.h|__m128 _mm_unpacklo_ps\__m128 \__m128|
|[_mm_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_pd)|SSE2|intrin.h|__m128d _mm_xor_pd\__m128d, \__m128d|
|[_mm_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_ps)|SSE|intrin.h|_mm_xor_ps __m128\__m128, \__m128|
|[_mm_xor_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_xor_si128)|SSE2|intrin.h|__m128i _mm_xor_si128\__m128i, \__m128i|
|[_mm256_abs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi16)|AVX2 [2]|immintrin.h|_mm256_abs_epi16\__m256i __m256i|
|[_mm256_abs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi32)|AVX2 [2]|immintrin.h|_mm256_abs_epi32 _m256i\___m256i|
|[_mm256_abs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_abs_epi8)|AVX2 [2]|immintrin.h|_mm256_abs_epi8 __m256i\_(_m256i)|
|[_mm256_add_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_add_epi16\_(_m256i, \__m256i).|
|[_mm256_add_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_add_epi32\_(_m256i, \__m256i).|
|[_mm256_add_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi64)|AVX2 [2]|immintrin.h|_mm256_add_epi64 __m256i\_(_m256i, \__m256i).|
|[_mm256_add_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_epi8)|AVX2 [2]|immintrin.h|_mm256_add_epi8 __m256i\__m256i, \__m256i|
|[_mm256_add_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_pd)|AVX [2]|immintrin.h|__m256d _mm256_add_pd\_(_m256d, \__m256d).|
|[_mm256_add_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_add_ps)|AVX [2]|immintrin.h|_mm256_add_ps __m256\__m256, \__m256|
|[_mm256_adds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_adds_epi16\__m256i, \__m256i|
|[_mm256_adds_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epi8)|AVX2 [2]|immintrin.h|_mm256_adds_epi8\___m256i(_m256i \__m256i).|
|[_mm256_adds_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epu16)|AVX2 [2]|immintrin.h|__m256i _mm256_adds_epu16\__m256i \__m256i|
|[_mm256_adds_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_adds_epu8)|AVX2 [2]|immintrin.h|__m256i _mm256_adds_epu8\__m256i, \__m256i|
|[_mm256_addsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_addsub_pd)|AVX [2]|immintrin.h|__m256d _mm256_addsub_pd\_(_m256d _m256d). \_|
|[_mm256_addsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_addsub_ps)|AVX [2]|immintrin.h|__m256 _mm256_addsub_ps\__m256, \__m256|
|[_mm256_alignr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_alignr_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_alignr_epi8(_m256i,\_ \__m256i, const int)|
|[_mm256_and_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_pd)|AVX [2]|immintrin.h|_mm256_and_pd __m256d\__m256d \__m256d|
|[_mm256_and_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_ps)|AVX [2]|immintrin.h|__m256 _mm256_and_ps\__m256, \__m256|
|[_mm256_and_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_and_si256)|AVX2 [2]|immintrin.h|__m256i _mm256_and_si256\__m256i \__m256i|
|[_mm256_andnot_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_pd)|AVX [2]|immintrin.h|__m256d _mm256_andnot_pd\__m256d, \__m256d|
|[_mm256_andnot_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_ps)|AVX [2]|immintrin.h|__m256 _mm256_andnot_ps\__m256, \__m256|
|[_mm256_andnot_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_andnot_si256)|AVX2 [2]|immintrin.h|_mm256_andnot_si256 __m256i\__m256i \__m256i|
|[_mm256_avg_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_avg_epu16)|AVX2 [2]|immintrin.h|_mm256_avg_epu16 __m256i(_m256i,\_ \__m256i).|
|[_mm256_avg_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_avg_epu8)|AVX2 [2]|immintrin.h|__m256i _mm256_avg_epu8\_(_m256i, \__m256i|
|[_mm256_blend_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_epi16)|AVX2 [2]|immintrin.h|_mm256_blend_epi16 __m256i(_m256i,\_ \__m256i, const int)|
|[_mm256_blend_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_epi32)|AVX2 [2]|immintrin.h|_mm256_blend_epi32 __m256i(_m256i,\_ \__m256i, const int)|
|[_mm256_blend_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_pd)|AVX [2]|immintrin.h|__m256d _mm256_blend_pd(\_ \__m256d, _m256d, const int)|
|[_mm256_blend_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blend_ps)|AVX [2]|immintrin.h|__m256 _mm256_blend_ps(_m256,\_ \__m256, const int)|
|[_mm256_blendv_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_blendv_epi8\__m256i \__m256i \__m256i|
|[_mm256_blendv_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_pd)|AVX [2]|immintrin.h|_mm256_blendv_pd __m256d\__m256d, \_ \__m256d, _m256d|
|[_mm256_blendv_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_blendv_ps)|AVX [2]|immintrin.h|__m256 _mm256_blendv_ps\__m256 \__m256, \__m256, _m256|
|[_mm256_broadcast_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_pd)|AVX [2]|immintrin.h|__m256d\__m128d \*_mm256_broadcast_pd|
|[_mm256_broadcast_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_ps)|AVX [2]|immintrin.h|\__m128 \*_mm256_broadcast_ps __m256|
|[_mm256_broadcast_sd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_sd)|AVX [2]|immintrin.h|__m256d _mm256_broadcast_sd (const \*duplo)|
|[_mm256_broadcast_ss](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcast_ss)|AVX [2]|immintrin.h|__m256 _mm256_broadcast_ss(float \*const)|
|[_mm256_broadcastb_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastb_epi8)|AVX2 [2]|immintrin.h|_mm256_broadcastb_epi8 _m128i\___m256i|
|[_mm256_broadcastd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastd_epi32)|AVX2 [2]|immintrin.h|\__m128i __m256i _mm256_broadcastd_epi32|
|[_mm256_broadcastq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastq_epi64)|AVX2 [2]|immintrin.h|__m256i _m128i\__mm256_broadcastq_epi64|
|[_mm256_broadcastsd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastsd_pd)|AVX2 [2]|immintrin.h|__m256d _m128d\__mm256_broadcastsd_pd|
|[_mm256_broadcastsi128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastsi128_si256)|AVX2 [2]|immintrin.h|\__m128i __m256i _mm256_broadcastsi128_si256|
|[_mm256_broadcastss_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastss_ps)|AVX2 [2]|immintrin.h|__m256 _m128\__mm256_broadcastss_ps|
|[_mm256_broadcastw_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_broadcastw_epi16)|AVX2 [2]|immintrin.h|\__m128i _mm256_broadcastw_epi16 __m256i|
|[_mm256_castpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd_ps)|AVX [2]|immintrin.h|_mm256_castpd_ps\__m256d __m256|
|[_mm256_castpd_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd_si256)|AVX [2]|immintrin.h|_mm256_castpd_si256\__m256d __m256i|
|[_mm256_castpd128_pd256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd128_pd256)|AVX [2]|immintrin.h|_mm256_castpd128_pd256\__m128d __m256d|
|[_mm256_castpd256_pd128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castpd256_pd128)|AVX [2]|immintrin.h|__m128d _m256d\__mm256_castpd256_pd128|
|[_mm256_castps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps_pd)|AVX [2]|immintrin.h|__m256d _m256\__mm256_castps_pd|
|[_mm256_castps_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps_si256)|AVX [2]|immintrin.h|_mm256_castps_si256\__m256 __m256i|
|[_mm256_castps128_ps256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps128_ps256)|AVX [2]|immintrin.h|_mm256_castps128_ps256 __m256(_m128)\_|
|[_mm256_castps256_ps128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castps256_ps128)|AVX [2]|immintrin.h|_mm256_castps256_ps128 __m128\_(_m256)|
|[_mm256_castsi128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi128_si256)|AVX [2]|immintrin.h|_mm256_castsi128_si256\__m128i __m256i|
|[_mm256_castsi256_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_pd)|AVX [2]|immintrin.h|__m256d _m256i\__mm256_castsi256_pd|
|[_mm256_castsi256_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_ps)|AVX [2]|immintrin.h|\__m256i _mm256_castsi256_ps __m256|
|[_mm256_castsi256_si128](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_castsi256_si128)|AVX [2]|immintrin.h|__m128i _mm256_castsi256_si128\__m256i|
|_mm256_cmov_si256|XOP [1]|ammintrin.h|__m256i _mm256_cmov_si256\__m256i, \_ \__m256i, _m256i|
|[_mm256_cmp_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_pd)|AVX [2]|immintrin.h|__m256d _mm256_cmp_pd(_m256d,\_ \__m256d, const int)|
|[_mm256_cmp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmp_ps)|AVX [2]|immintrin.h|_mm256_cmp_ps __m256(_m256,\_ \__m256, const int)|
|[_mm256_cmpeq_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_cmpeq_epi16\__m256i \__m256i|
|[_mm256_cmpeq_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_cmpeq_epi32\_(_m256i, \__m256i).|
|[_mm256_cmpeq_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_cmpeq_epi64\__m256i, \__m256i|
|[_mm256_cmpeq_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpeq_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_cmpeq_epi8\_(_m256i, \__m256i).|
|[_mm256_cmpgt_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi16)|AVX2 [2]|immintrin.h|_mm256_cmpgt_epi16 __m256i\__m256i, \__m256i|
|[_mm256_cmpgt_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_cmpgt_epi32\__m256i \__m256i|
|[_mm256_cmpgt_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi64)|AVX2 [2]|immintrin.h|_mm256_cmpgt_epi64 __m256i\_(_m256i, \__m256i).|
|[_mm256_cmpgt_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cmpgt_epi8)|AVX2 [2]|immintrin.h|_mm256_cmpgt_epi8 __m256i\__m256i, \__m256i|
|[_mm256_cvtepi16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi16_epi32)|AVX2 [2]|immintrin.h|__m256i _m128i\__mm256_cvtepi16_epi32|
|[_mm256_cvtepi16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi16_epi64)|AVX2 [2]|immintrin.h|__m256i _m128i\__mm256_cvtepi16_epi64|
|[_mm256_cvtepi32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_epi64)|AVX2 [2]|immintrin.h|\__m128i _mm256_cvtepi32_epi64 __m256i|
|[_mm256_cvtepi32_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_pd)|AVX [2]|immintrin.h|_mm256_cvtepi32_pd __m256d\_(_m128i|
|[_mm256_cvtepi32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi32_ps)|AVX [2]|immintrin.h|__m256 _m256i\__mm256_cvtepi32_ps|
|[_mm256_cvtepi8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi16)|AVX2 [2]|immintrin.h|_mm256_cvtepi8_epi16 __m256i\_(_m128i)|
|[_mm256_cvtepi8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi32)|AVX2 [2]|immintrin.h|\__m128i _mm256_cvtepi8_epi32 __m256i|
|[_mm256_cvtepi8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepi8_epi64)|AVX2 [2]|immintrin.h|__m256i _m128i\__mm256_cvtepi8_epi64|
|[_mm256_cvtepu16_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu16_epi32)|AVX2 [2]|immintrin.h|\__m128i __m256i _mm256_cvtepu16_epi32|
|[_mm256_cvtepu16_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu16_epi64)|AVX2 [2]|immintrin.h|_mm256_cvtepu16_epi64 _m128i\___m256i|
|[_mm256_cvtepu32_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu32_epi64)|AVX2 [2]|immintrin.h|\__m128i __m256i _mm256_cvtepu32_epi64|
|[_mm256_cvtepu8_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi16)|AVX2 [2]|immintrin.h|_mm256_cvtepu8_epi16\__m128i __m256i|
|[_mm256_cvtepu8_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_cvtepu8_epi32(_m128i).\_|
|[_mm256_cvtepu8_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtepu8_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_cvtepu8_epi64\_(_m128i).|
|[_mm256_cvtpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_epi32)|AVX [2]|immintrin.h|__m128i _mm256_cvtpd_epi32\_(_m256d)|
|[_mm256_cvtpd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtpd_ps)|AVX [2]|immintrin.h|_mm256_cvtpd_ps\__m256d __m128|
|[_mm256_cvtph_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtph_ps)|F16C [2]|immintrin.h|__m256 _m128i\__mm256_cvtph_ps|
|[_mm256_cvtps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_epi32)|AVX [2]|immintrin.h|__m256i _mm256_cvtps_epi32\_(_m256)|
|[_mm256_cvtps_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_pd)|AVX [2]|immintrin.h|_mm256_cvtps_pd __m256d(_m128\_|
|[_mm256_cvtps_ph](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvtps_ph)|F16C [2]|immintrin.h|__m128i _mm256_cvtps_ph(_m256,\_const int)|
|[_mm256_cvttpd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttpd_epi32)|AVX [2]|immintrin.h|\__m256d _mm256_cvttpd_epi32 __m128i|
|[_mm256_cvttps_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_cvttps_epi32)|AVX [2]|immintrin.h|__m256i _m256\__mm256_cvttps_epi32|
|[_mm256_div_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_div_pd)|AVX [2]|immintrin.h|__m256d _mm256_div_pd\__m256d \__m256d|
|[_mm256_div_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_div_ps)|AVX [2]|immintrin.h|__m256 _mm256_div_ps\__m256, \__m256|
|[_mm256_dp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_dp_ps)|AVX [2]|immintrin.h|_mm256_dp_ps __m256(_m256,\_ \__m256, const int)|
|[_mm256_extractf128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_pd)|AVX [2]|immintrin.h|_mm256_extractf128_pd __m128d(\__m256d, const int)|
|[_mm256_extractf128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_ps)|AVX [2]|immintrin.h|__m128 _mm256_extractf128_ps(_m256,\_const int)|
|[_mm256_extractf128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extractf128_si256)|AVX [2]|immintrin.h|__m128i _mm256_extractf128_si256(_m256i,\_const int)|
|[_mm256_extracti128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_extracti128_si256)|AVX2 [2]|immintrin.h|__m128i _mm256_extracti128_si256(_m256i,\_int)|
|[_mm256_fmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmadd_pd)|FMA [2]|immintrin.h|__m256d _mm256_fmadd_pd\_ \_(_m256d, \__m256d, _m256d).|
|[_mm256_fmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmadd_ps)|FMA [2]|immintrin.h|__m256 _mm256_fmadd_ps\_ \_(_m256, \__m256, _m256)|
|[_mm256_fmaddsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmaddsub_pd)|FMA [2]|immintrin.h|__m256d _mm256_fmaddsub_pd\_ \_(_m256d, \__m256d, _m256d).|
|[_mm256_fmaddsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmaddsub_ps)|FMA [2]|immintrin.h|_mm256_fmaddsub_ps __m256\_ \_(_m256, \__m256, _m256)|
|[_mm256_fmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsub_pd)|FMA [2]|immintrin.h|_mm256_fmsub_pd __m256d\_ \_(_m256d, \__m256d, _m256d).|
|[_mm256_fmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsub_ps)|FMA [2]|immintrin.h|__m256 _mm256_fmsub_ps\_ \_(_m256, \__m256, _m256)|
|[_mm256_fmsubadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsubadd_pd)|FMA [2]|immintrin.h|__m256d _mm256_fmsubadd_pd\_ \_(_m256d, \__m256d, _m256d).|
|[_mm256_fmsubadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fmsubadd_ps)|FMA [2]|immintrin.h|__m256 _mm256_fmsubadd_ps\_ \_(_m256, \__m256, _m256)|
|[_mm256_fnmadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmadd_pd)|FMA [2]|immintrin.h|__m256d _mm256_fnmadd_pd\_ \_(_m256d, \__m256d, _m256d).|
|[_mm256_fnmadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmadd_ps)|FMA [2]|immintrin.h|__m256 _mm256_fnmadd_ps\_ \_(_m256, \__m256, _m256)|
|[_mm256_fnmsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmsub_pd)|FMA [2]|immintrin.h|__m256d _mm256_fnmsub_pd\_ \_(_m256d, \__m256d, _m256d)|
|[_mm256_fnmsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_fnmsub_ps)|FMA [2]|immintrin.h|__m256 _mm256_fnmsub_ps\_ \_(_m256, \__m256, _m256).|
|_mm256_frcz_pd|XOP [1]|ammintrin.h|_mm256_frcz_pd\__m256d __m256d|
|_mm256_frcz_ps|XOP [1]|ammintrin.h|_mm256_frcz_ps __m256(_m256)\_|
|[_mm256_hadd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_hadd_epi16\__m256i \__m256i|
|[_mm256_hadd_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_epi32)|AVX2 [2]|immintrin.h|_mm256_hadd_epi32 __m256i\__m256i, \__m256i|
|[_mm256_hadd_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_pd)|AVX [2]|immintrin.h|__m256d _mm256_hadd_pd\_(_m256d, \__m256d|
|[_mm256_hadd_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadd_ps)|AVX [2]|immintrin.h|__m256 _mm256_hadd_ps\__m256, \__m256|
|[_mm256_hadds_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hadds_epi16)|AVX2 [2]|immintrin.h|_mm256_hadds_epi16 __m256i\__m256i, \__m256i|
|[_mm256_hsub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_hsub_epi16\__m256i, \__m256i|
|[_mm256_hsub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_hsub_epi32\__m256i \__m256i|
|[_mm256_hsub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_pd)|AVX [2]|immintrin.h|__m256d _mm256_hsub_pd\__m256d, \__m256d|
|[_mm256_hsub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsub_ps)|AVX [2]|immintrin.h|__m256 _mm256_hsub_ps\__m256 \__mm256_hsub_ps _mm256_hsub_ps _m256|
|[_mm256_hsubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_hsubs_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_hsubs_epi16\__mm256_hsubs_epi16 \__m256i, _m256i|
|[_mm256_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_i32gather_epi32 (int \* \_const , _m256i, const int)|
|[_mm256_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_i32gather_epi64(\__int64 \* \_const , _m128i, const int)|
|[_mm256_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_pd)|AVX2 [2]|immintrin.h|__m256d _mm256_i32gather_pd \*(const \_duplo, _m128i, const int)|
|[_mm256_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i32gather_ps)|AVX2 [2]|immintrin.h|__m256 _mm256_i32gather_ps (float \* \_const , _m256i, const int)|
|[_mm256_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_i64gather_epi32 (int \* \_const, _m256i, const int)|
|[_mm256_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_i64gather_epi64(\__int64 \* \_const , _m256i, const int)|
|[_mm256_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_pd)|AVX2 [2]|immintrin.h|__m256d _mm256_i64gather_pd \*(const \_duplo, _m256i, const int)|
|[_mm256_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_i64gather_ps)|AVX2 [2]|immintrin.h|__m128 _mm256_i64gather_ps (float \* \_const , _m256i, const int)|
|[_mm256_insertf128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_pd)|AVX [2]|immintrin.h|__m256d _mm256_insertf128_pd\__m256d, \__m128d, int)|
|[_mm256_insertf128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_ps)|AVX [2]|immintrin.h|__m256 _mm256_insertf128_ps\__m256, \__m128, int)|
|[_mm256_insertf128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_insertf128_si256)|AVX [2]|immintrin.h|__m256i _mm256_insertf128_si256(_m256i,\_ \__m128i, int)|
|[_mm256_inserti128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_inserti128_si256)|AVX2 [2]|immintrin.h|_mm256_inserti128_si256 __m256i(\_ \__m256i, _m128i, int)|
|[_mm256_lddqu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_lddqu_si256)|AVX [2]|immintrin.h|__m256i _mm256_lddqu_si256\_ \*_m256i|
|[_mm256_load_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_pd)|AVX [2]|immintrin.h|__m256d _mm256_load_pd (const \*duplo)|
|[_mm256_load_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_ps)|AVX [2]|immintrin.h|__m256 _mm256_load_ps(float \*const)|
|[_mm256_load_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_load_si256)|AVX [2]|immintrin.h|__m256i _mm256_load_si256\_ \*(_m256i)|
|[_mm256_loadu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_pd)|AVX [2]|immintrin.h|_mm256_loadu_pd __m256d \*|
|[_mm256_loadu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_ps)|AVX [2]|immintrin.h|__m256 _mm256_loadu_ps(float \*const)|
|[_mm256_loadu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_loadu_si256)|AVX [2]|immintrin.h|__m256i _mm256_loadu_si256\_ \*_m256i|
|_mm256_macc_pd|FMA4 [1]|ammintrin.h|__m256d\__mm_macc_pd _mm_macc_pd \__m256d, _m256d \__m256d|
|_mm256_macc_ps|FMA4 [1]|ammintrin.h|__m256\__mm_macc_ps _m256, \_ \__m256, _m256|
|[_mm256_madd_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_madd_epi16)|AVX2 [2]|immintrin.h|_mm256_madd_epi16 __m256i\__m256i, \__m256i|
|_mm256_maddsub_pd|FMA4 [1]|ammintrin.h|_mm_maddsub_pd __m256d\__m256d, \_ \__m256d, _m256d|
|_mm256_maddsub_ps|FMA4 [1]|ammintrin.h|__m256 _mm_maddsub_ps\__m256 \__m256, \__m256|
|[_mm256_maddubs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maddubs_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_maddubs_epi16\_(_m256i, \__m256i).|
|[_mm256_mask_i32gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_epi32)|AVX2 [2]|immintrin.h|__m256i\__mm256_mask_i32gather_epi32( _m256i, int const \*, \__m256i, \__m256i, const int)|
|[_mm256_mask_i32gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_epi64)|AVX2 [2]|immintrin.h|__m256i\__mm256_mask_i32gather_epi64( \__m256i, \\_int64 \_const \_*, _m128i, _m256i, const int)|
|[_mm256_mask_i32gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_pd)|AVX2 [2]|immintrin.h|\___m256d _mm256_mask_i32gather_pd( _m256d, \*const duplo , \__m128i, \__m256d, const int)|
|[_mm256_mask_i32gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i32gather_ps)|AVX2 [2]|immintrin.h|\___m256 _mm256_mask_i32gather_ps( _m256, \*float \_const , _m256i, \__m256, const int)|
|[_mm256_mask_i64gather_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_epi32)|AVX2 [2]|immintrin.h|__m128i\__mm256_mask_i64gather_epi32( _m128i, int const \*, \__m256i, \__m128i, const int)|
|[_mm256_mask_i64gather_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_epi64)|AVX2 [2]|immintrin.h|__m256i\__mm256_mask_i64gather_epi64( \__m256i, \*_int64 \_const , _m256i, \__m256i, const int)|
|[_mm256_mask_i64gather_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_pd)|AVX2 [2]|immintrin.h|\___m256d _mm256_mask_i64gather_pd( _m256d, \*const duplo , \__m256i, \__m256d, const int)|
|[_mm256_mask_i64gather_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mask_i64gather_ps)|AVX2 [2]|immintrin.h|\___m128 _mm256_mask_i64gather_ps( _m128, \*float \_const , _m256i, \__m128, const int)|
|[_mm256_maskload_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_epi32)|AVX2 [2]|immintrin.h|_mm256_maskload_epi32 __m256i (int \* \_const, _m256i)|
|[_mm256_maskload_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_epi64)|AVX2 [2]|immintrin.h|_mm256_maskload_epi64 __m256i\__int64 \*(_m256i). \_|
|[_mm256_maskload_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_pd)|AVX [2]|immintrin.h|__m256d _mm256_maskload_pd \*(const \_duplo, _m256i)|
|[_mm256_maskload_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskload_ps)|AVX [2]|immintrin.h|_mm256_maskload_ps __m256 \*(const \_flutuante, _m256i)|
|[_mm256_maskstore_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_epi32)|AVX2 [2]|immintrin.h|vazio \*_mm256_maskstore_epi32(int \_, \__m256i, _m256i)|
|[_mm256_maskstore_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_epi64)|AVX2 [2]|immintrin.h|_mm256_maskstore_epi64 _mm256_maskstore_epi64\_ \*vazios(_int64, \__m256i, \__m256i)|
|[_mm256_maskstore_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_pd)|AVX [2]|immintrin.h|_mm256_maskstore_pd vazio \*(duplo \_ \_, _m256i, _m256d)|
|[_mm256_maskstore_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_maskstore_ps)|AVX [2]|immintrin.h|_mm256_maskstore_ps vazio \* \_(flutuar, \__m256i, _m256)|
|[_mm256_max_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_max_epi16\__m256i, \__m256i|
|[_mm256_max_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi32)|AVX2 [2]|immintrin.h|_mm256_max_epi32 __m256i\__m256i, \__m256i|
|[_mm256_max_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_max_epi8\__m256i \__m256i|
|[_mm256_max_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu16)|AVX2 [2]|immintrin.h|__m256i _mm256_max_epu16\__mm256_max_epu16 \__m256i, _m256i|
|[_mm256_max_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu32)|AVX2 [2]|immintrin.h|__m256i _mm256_max_epu32\__m256i, \__m256i|
|[_mm256_max_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_epu8)|AVX2 [2]|immintrin.h|_mm256_max_epu8 __m256i\__m256i, \__m256i|
|[_mm256_max_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_pd)|AVX [2]|immintrin.h|_mm256_max_pd __m256d(_m256d,\_ \__m256d|
|[_mm256_max_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_max_ps)|AVX [2]|immintrin.h|__m256 _mm256_max_ps\__m256, \__m256|
|[_mm256_min_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi16)|AVX2 [2]|immintrin.h|_mm256_min_epi16 __m256i\__m256i, \__m256i|
|[_mm256_min_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi32)|AVX2 [2]|immintrin.h|_mm256_min_epi32 __m256i(_m256i,\_ \__m256i).|
|[_mm256_min_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_min_epi8\__m256i, \__m256i|
|[_mm256_min_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu16)|AVX2 [2]|immintrin.h|_mm256_min_epu16 __m256i\_(_m256i, \__m256i).|
|[_mm256_min_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu32)|AVX2 [2]|immintrin.h|__m256i _mm256_min_epu32\__m256i, \__m256i|
|[_mm256_min_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_epu8)|AVX2 [2]|immintrin.h|_mm256_min_epu8 __m256i(_m256i,\_ \__m256i).|
|[_mm256_min_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_pd)|AVX [2]|immintrin.h|_mm256_min_pd __m256d\__m256d, \__m256d|
|[_mm256_min_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_min_ps)|AVX [2]|immintrin.h|__m256 _mm256_min_ps\__m256 \__m256|
|[_mm256_movedup_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movedup_pd)|AVX [2]|immintrin.h|__m256d _m256d\__mm256_movedup_pd|
|[_mm256_movehdup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movehdup_ps)|AVX [2]|immintrin.h|\__m256 __m256 _mm256_movehdup_ps|
|[_mm256_moveldup_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_moveldup_ps)|AVX [2]|immintrin.h|\__m256 _mm256_moveldup_ps __m256|
|[_mm256_movemask_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_epi8)|AVX2 [2]|immintrin.h|int _mm256_movemask_epi8(_m256i)\_|
|[_mm256_movemask_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_pd)|AVX [2]|immintrin.h|int _mm256_movemask_pd(_m256d)\_|
|[_mm256_movemask_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_movemask_ps)|AVX [2]|immintrin.h|int _mm256_movemask_ps\_(_m256)|
|[_mm256_mpsadbw_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mpsadbw_epu8)|AVX2 [2]|immintrin.h|__m256i _mm256_mpsadbw_epu8(_m256i,\_ \__m256i, const int)|
|_mm256_msub_pd|FMA4 [1]|ammintrin.h|__m256d _mm_msub_pd\__m256d, \_ \__m256d, _m256d|
|_mm256_msub_ps|FMA4 [1]|ammintrin.h|__m256 _mm_msub_ps\__m256, \_ \__m256, _m256|
|_mm256_msubadd_pd|FMA4 [1]|ammintrin.h|_mm_msubadd_pd __m256d\__m256d, \_ \__m256d _m256d|
|_mm256_msubadd_ps|FMA4 [1]|ammintrin.h|__m256 _mm_msubadd_ps\__m256, \_ \__m256, _m256|
|[_mm256_mul_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_mul_epi32\__m256i \__m256i|
|[_mm256_mul_epu32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_epu32)|AVX2 [2]|immintrin.h|__m256i _mm256_mul_epu32\_(_m256i, \__m256i).|
|[_mm256_mul_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_pd)|AVX [2]|immintrin.h|__m256d _mm256_mul_pd\__m256d \__m256d|
|[_mm256_mul_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mul_ps)|AVX [2]|immintrin.h|__m256 _mm256_mul_ps\__m256, \__m256|
|[_mm256_mulhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhi_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_mulhi_epi16\__m256i, \__m256i|
|[_mm256_mulhi_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhi_epu16)|AVX2 [2]|immintrin.h|_mm256_mulhi_epu16 __m256i\__m256i, \__m256i|
|[_mm256_mulhrs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mulhrs_epi16)|AVX2 [2]|immintrin.h|_mm256_mulhrs_epi16 __m256i\__m256i, \__m256i|
|[_mm256_mullo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mullo_epi16)|AVX2 [2]|immintrin.h|_mm256_mullo_epi16 __m256i\__m256i, \__m256i|
|[_mm256_mullo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_mullo_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_mullo_epi32\__m256i, \__m256i|
|_mm256_nmacc_pd|FMA4 [1]|ammintrin.h|__m256d _mm_nmacc_pd\__m256d, \_ \__m256d, _m256d|
|_mm256_nmacc_ps|FMA4 [1]|ammintrin.h|_mm_nmacc_ps __m256\__m256, \_ \__m256, _m256|
|_mm256_nmsub_pd|FMA4 [1]|ammintrin.h|__m256d _mm_nmsub_pd\__m256d, \_ \__m256d, _m256d|
|_mm256_nmsub_ps|FMA4 [1]|ammintrin.h|__m256 _mm_nmsub_ps\__m256, \_ \__m256 _m256|
|[_mm256_or_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_pd)|AVX [2]|immintrin.h|__m256d _mm256_or_pd\__m256d, \__m256d|
|[_mm256_or_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_ps)|AVX [2]|immintrin.h|__m256 _mm256_or_ps\__m256, \__m256|
|[_mm256_or_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_or_si256)|AVX2 [2]|immintrin.h|_mm256_or_si256 __m256i\__m256i, \__m256i|
|[_mm256_packs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packs_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_packs_epi16\_(_m256i, \__m256i).|
|[_mm256_packs_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packs_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_packs_epi32\_ \__m256i _m256i|
|[_mm256_packus_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packus_epi16)|AVX2 [2]|immintrin.h|_mm256_packus_epi16 __m256i\__m256i, \__m256i|
|[_mm256_packus_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_packus_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_packus_epi32\_(_m256i, \__m256i).|
|[_mm256_permute_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute_pd)|AVX [2]|immintrin.h|__m256d _mm256_permute_pd(_m256d,\_int)|
|[_mm256_permute_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute_ps)|AVX [2]|immintrin.h|__m256\__m256 _mm256_permute_ps|
|_mm256_permute2_pd|XOP [1]|ammintrin.h|__m256d _mm256_permute2_pd\__m256d, \_ \__m256d, _m256i, int)|
|_mm256_permute2_ps|XOP [1]|ammintrin.h|__m256 _mm256_permute2_ps\__m256, \_ \__m256, _m256i, int)|
|[_mm256_permute2f128_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_pd)|AVX [2]|immintrin.h|__m256d _mm256_permute2f128_pd\__m256d, \__m256d, int)|
|[_mm256_permute2f128_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_ps)|AVX [2]|immintrin.h|__m256 _mm256_permute2f128_ps\__m256, \__m256, int)|
|[_mm256_permute2f128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2f128_si256)|AVX [2]|immintrin.h|_mm256_permute2f128_si256 __m256i(_m256i,\_ \__m256i, int)|
|[_mm256_permute2x128_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute2x128_si256)|AVX2 [2]|immintrin.h|__m256i _mm256_permute2x128_si256(_m256i,\_ \__m256i, const int)|
|[_mm256_permute4x64_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute4x64_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_permute4x64_epi64\_(_m256i, const int)|
|[_mm256_permute4x64_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permute4x64_pd)|AVX2 [2]|immintrin.h|__m256d _mm256_permute4x64_pd(\__m256d, const int)|
|[_mm256_permutevar_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar_pd)|AVX [2]|immintrin.h|__m256d _mm256_permutevar_pd\__m256d, \__m256i|
|[_mm256_permutevar_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar_ps)|AVX [2]|immintrin.h|_mm256_permutevar_ps __m256(_m256,\_ \__m256i|
|[_mm256_permutevar8x32_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar8x32_epi32)|AVX2 [2]|immintrin.h|_mm256_permutevar8x32_epi32 __m256i(_m256i,\_ \__m256i|
|[_mm256_permutevar8x32_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_permutevar8x32_ps)|AVX2 [2]|immintrin.h|_mm256_permutevar8x32_ps __m256\_(_m256, \__m256i)|
|[_mm256_rcp_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rcp_ps)|AVX [2]|immintrin.h|_mm256_rcp_ps __m256\_(_m256)|
|[_mm256_round_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_round_pd)|AVX [2]|immintrin.h|__m256d\__m256d _mm256_round_pd|
|[_mm256_round_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_round_ps)|AVX [2]|immintrin.h|__m256 _mm256_round_ps\_(_m256, int)|
|[_mm256_rsqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_rsqrt_ps)|AVX [2]|immintrin.h|\__m256 __m256 _mm256_rsqrt_ps|
|[_mm256_sad_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sad_epu8)|AVX2 [2]|immintrin.h|_mm256_sad_epu8 __m256i\__m256i, \__m256i|
|[_mm256_set_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi16)|AVX [2]|immintrin.h|(__m256i _mm256_set_epi16(short|
|[_mm256_set_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi32)|AVX [2]|immintrin.h|__m256i _mm256_set_epi32(int, int, int, int, int, int, int, int, int)|
|[_mm256_set_epi64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi64x)|AVX [2]|immintrin.h|__m256i _mm256_set_epi64x (longa, longa, longa, longa)|
|[_mm256_set_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_epi8)|AVX [2]|immintrin.h|__m256i _mm256_set_epi8 (char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char, char|
|[_mm256_set_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_pd)|AVX [2]|immintrin.h|__m256d _mm256_set_pd (dupla, dupla, dupla, dupla)|
|[_mm256_set_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set_ps)|AVX [2]|immintrin.h|__m256 _mm256_set_ps (flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar)|
|[_mm256_set1_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi16)|AVX [2]|immintrin.h|__m256i _mm256_set1_epi16(short)|
|[_mm256_set1_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi32)|AVX [2]|immintrin.h|__m256i _mm256_set1_epi32(int)|
|[_mm256_set1_epi64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi64x)|AVX [2]|immintrin.h|__m256i _mm256_set1_epi64x(long long)|
|[_mm256_set1_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_epi8)|AVX [2]|immintrin.h|__m256i _mm256_set1_epi8(char)|
|[_mm256_set1_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_pd)|AVX [2]|immintrin.h|__m256d _mm256_set1_pd(double)|
|[_mm256_set1_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_set1_ps)|AVX [2]|immintrin.h|__m256 _mm256_set1_ps(float)|
|[_mm256_setr_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi16)|AVX [2]|immintrin.h|(__m256i _mm256_setr_epi16(short|
|[_mm256_setr_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi32)|AVX [2]|immintrin.h|__m256i _mm256_setr_epi32(int, int, int, int, int, int, int, int, int)|
|[_mm256_setr_epi64x](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi64x)|AVX [2]|immintrin.h|__m256i _mm256_setr_epi64x (longa, longa, longa, longa)|
|[_mm256_setr_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_epi8)|AVX [2]|immintrin.h|(__m256i _mm256_setr_epi8(char|
|[_mm256_setr_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_pd)|AVX [2]|immintrin.h|__m256d _mm256_setr_pd (duplo, duplo, duplo, duplo)|
|[_mm256_setr_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setr_ps)|AVX [2]|immintrin.h|__m256 _mm256_setr_ps (flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar, flutuar)|
|[_mm256_setzero_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_pd)|AVX [2]|immintrin.h|__m256d _mm256_setzero_pd(void)|
|[_mm256_setzero_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_ps)|AVX [2]|immintrin.h|__m256 _mm256_setzero_ps(void)|
|[_mm256_setzero_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_setzero_si256)|AVX [2]|immintrin.h|__m256i _mm256_setzero_si256(void)|
|[_mm256_shuffle_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_shuffle_epi32(\__m256i, const int)|
|[_mm256_shuffle_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_shuffle_epi8\__m256i, \__m256i|
|[_mm256_shuffle_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_pd)|AVX [2]|immintrin.h|_mm256_shuffle_pd __m256d(_m256d,\_ \__m256d, const int)|
|[_mm256_shuffle_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shuffle_ps)|AVX [2]|immintrin.h|__m256 _mm256_shuffle_ps(_m256,\_ \__m256, const int)|
|[_mm256_shufflehi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shufflehi_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_shufflehi_epi16(_m256i,\_const int)|
|[_mm256_shufflelo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_shufflelo_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_shufflelo_epi16(\__m256i, const int)|
|[_mm256_sign_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_sign_epi16\__m256i, \__m256i|
|[_mm256_sign_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_sign_epi32\__m256i, \__m256i|
|[_mm256_sign_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sign_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_sign_epi8\___m256i \__m256i, _m256i|
|[_mm256_sll_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_sll_epi16\__m256i, \__m128i|
|[_mm256_sll_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi32)|AVX2 [2]|immintrin.h|_mm256_sll_epi32 __m256i\__m256i \__m128i|
|[_mm256_sll_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sll_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_sll_epi64\__m256i, \__m128i|
|[_mm256_slli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi16)|AVX2 [2]|immintrin.h|__m256i _m256i\__mm256_slli_epi16|
|[_mm256_slli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi32)|AVX2 [2]|immintrin.h|__m256i _m256i\__mm256_slli_epi32|
|[_mm256_slli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_epi64)|AVX2 [2]|immintrin.h|__m256i\__m256i _mm256_slli_epi64|
|[_mm256_slli_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_slli_si256)|AVX2 [2]|immintrin.h|_mm256_slli_si256 __m256i(_m256i,\_int)|
|[_mm256_sllv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sllv_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_sllv_epi32\_(_m256i, \__m256i).|
|[_mm256_sllv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sllv_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_sllv_epi64\__m256i \__m256i|
|[_mm256_sqrt_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sqrt_pd)|AVX [2]|immintrin.h|_mm256_sqrt_pd __m256d\_(_m256d|
|[_mm256_sqrt_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sqrt_ps)|AVX [2]|immintrin.h|__m256 _mm256_sqrt_ps\_(_m256)|
|[_mm256_sra_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sra_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_sra_epi16\__m256i, \__m128i|
|[_mm256_sra_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sra_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_sra_epi32\_(_m256i, \__m128i).|
|[_mm256_srai_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srai_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_srai_epi16(_m256i,\_int)|
|[_mm256_srai_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srai_epi32)|AVX2 [2]|immintrin.h|__m256i\__m256i _mm256_srai_epi32|
|[_mm256_srav_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srav_epi32)|AVX2 [2]|immintrin.h|_mm256_srav_epi32 __m256i\__m256i \__m256i|
|[_mm256_srl_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_srl_epi16\__m256i, \__m128i|
|[_mm256_srl_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_srl_epi32\_(_m256i, \__m128i|
|[_mm256_srl_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srl_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_srl_epi64\__m256i \__m128i|
|[_mm256_srli_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_srli_epi16(\__m256i, int)|
|[_mm256_srli_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_srli_epi32(_m256i,\_int)|
|[_mm256_srli_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_srli_epi64\__m256i|
|[_mm256_srli_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srli_si256)|AVX2 [2]|immintrin.h|__m256i _mm256_srli_si256(_m256i).\_|
|[_mm256_srlv_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srlv_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_srlv_epi32\__m256i, \__m256i|
|[_mm256_srlv_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_srlv_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_srlv_epi64\__m256i, \__m256i|
|[_mm256_store_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_pd)|AVX [2]|immintrin.h|_mm256_store_pd anular \*(duplo , \__m256d)|
|[_mm256_store_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_ps)|AVX [2]|immintrin.h|vazio _mm256_store_ps \*(flutuar, \__m256)|
|[_mm256_store_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_store_si256)|AVX [2]|immintrin.h|_mm256_store_si256 vazios(_m256i,\_ \* \__m256i)|
|[_mm256_storeu_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_pd)|AVX [2]|immintrin.h|vazio _mm256_storeu_pd \*(duplo , \__m256d)|
|[_mm256_storeu_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_ps)|AVX [2]|immintrin.h|_mm256_storeu_ps vazio \*(flutuar, \__m256)|
|[_mm256_storeu_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_storeu_si256)|AVX [2]|immintrin.h|_mm256_storeu_si256 vazios(_m256i,\_ \* \__m256i)|
|[_mm256_stream_load_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_load_si256)|AVX2 [2]|immintrin.h|__m256i\__m256i \*_mm256_stream_load_si256|
|[_mm256_stream_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_pd)|AVX [2]|immintrin.h|__mm256_stream_pd anular \*(duplo , \__m256d)|
|[_mm256_stream_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_ps)|AVX [2]|immintrin.h|vazio _mm256_stream_ps \*(flutuar, \__m256)|
|[_mm256_stream_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_stream_si256)|AVX [2]|immintrin.h|__mm256_stream_si256 vazio\_ \*(_m256i, \__m256i)|
|[_mm256_sub_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi16)|AVX2 [2]|immintrin.h|_mm256_sub_epi16 __m256i\_(_m256i), \__m256i|
|[_mm256_sub_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_sub_epi32\__mm256_sub_epi32 \__m256i _m256i|
|[_mm256_sub_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi64)|AVX2 [2]|immintrin.h|_mm256_sub_epi64 __m256i\_(_m256i, \__m256i).|
|[_mm256_sub_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_sub_epi8\__m256i \__m256i|
|[_mm256_sub_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_pd)|AVX [2]|immintrin.h|_mm256_sub_pd __m256d\__m256d, \__m256d|
|[_mm256_sub_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_sub_ps)|AVX [2]|immintrin.h|_mm256_sub_ps _mm256_sub_ps\___m256 \__m256 _m256|
|[_mm256_subs_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_subs_epi16\__m256i, \__m256i|
|[_mm256_subs_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_subs_epi8\__m256i, \__m256i|
|[_mm256_subs_epu16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epu16)|AVX2 [2]|immintrin.h|__m256i _mm256_subs_epu16\__m256i, \__m256i|
|[_mm256_subs_epu8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_subs_epu8)|AVX2 [2]|immintrin.h|__m256i _mm256_subs_epu8\__m256i, \__m256i|
|[_mm256_testc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_pd)|AVX [2]|immintrin.h|int _mm256_testc_pd\_(_m256d, \__m256d)|
|[_mm256_testc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_ps)|AVX [2]|immintrin.h|int _mm256_testc_ps\_(_m256, \__m256)|
|[_mm256_testc_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testc_si256)|AVX [2]|immintrin.h|int _mm256_testc_si256\_(_m256i, \__m256i)|
|[_mm256_testnzc_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_pd)|AVX [2]|immintrin.h|int _mm256_testnzc_pd\_(_m256d, \__m256d)|
|[_mm256_testnzc_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_ps)|AVX [2]|immintrin.h|int _mm256_testnzc_ps\_(_m256, \__m256)|
|[_mm256_testnzc_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testnzc_si256)|AVX [2]|immintrin.h|int _mm256_testnzc_si256\_(_m256i, \__m256i)|
|[_mm256_testz_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_pd)|AVX [2]|immintrin.h|int _mm256_testz_pd\_(_m256d, \__m256d)|
|[_mm256_testz_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_ps)|AVX [2]|immintrin.h|int _mm256_testz_ps\_(_m256, \__m256)|
|[_mm256_testz_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_testz_si256)|AVX [2]|immintrin.h|int _mm256_testz_si256\_(_m256i, \__m256i)|
|[_mm256_unpackhi_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_unpackhi_epi16\__m256i \__m256i|
|[_mm256_unpackhi_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_unpackhi_epi32\__m256i \__m256i|
|[_mm256_unpackhi_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi64)|AVX2 [2]|immintrin.h|_mm256_unpackhi_epi64 __m256i(_m256i,\_ \__m256i)|
|[_mm256_unpackhi_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_epi8)|AVX2 [2]|immintrin.h|__m256i _mm256_unpackhi_epi8\__m256i, \__m256i|
|[_mm256_unpackhi_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_pd)|AVX [2]|immintrin.h|__m256d _mm256_unpackhi_pd\_(_m256d, \__m256d).|
|[_mm256_unpackhi_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpackhi_ps)|AVX [2]|immintrin.h|__m256 _mm256_unpackhi_ps\__m256 \__m256|
|[_mm256_unpacklo_epi16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi16)|AVX2 [2]|immintrin.h|__m256i _mm256_unpacklo_epi16\__m256i, \__m256i|
|[_mm256_unpacklo_epi32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi32)|AVX2 [2]|immintrin.h|__m256i _mm256_unpacklo_epi32\__m256i \__m256i|
|[_mm256_unpacklo_epi64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi64)|AVX2 [2]|immintrin.h|__m256i _mm256_unpacklo_epi64\__m256i, \__m256i|
|[_mm256_unpacklo_epi8](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_epi8)|AVX2 [2]|immintrin.h|_mm256_unpacklo_epi8 __m256i\__m256i \__m256i|
|[_mm256_unpacklo_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_pd)|AVX [2]|immintrin.h|__m256d _mm256_unpacklo_pd\__m256d, \__m256d|
|[_mm256_unpacklo_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_unpacklo_ps)|AVX [2]|immintrin.h|_mm256_unpacklo_ps __m256\__m256 \__m256|
|[_mm256_xor_pd](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_pd)|AVX [2]|immintrin.h|__m256d _mm256_xor_pd\__m256d, \__m256d|
|[_mm256_xor_ps](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_ps)|AVX [2]|immintrin.h|__m256 _mm256_xor_ps\__m256 \__m256|
|[_mm256_xor_si256](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_xor_si256)|AVX2 [2]|immintrin.h|__m256i _mm256_xor_si256\__m256i, \__m256i|
|[_mm256_zeroall](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_zeroall)|AVX [2]|immintrin.h|void _mm256_zeroall(void)|
|[_mm256_zeroupper](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_zeroupper)|AVX [2]|immintrin.h|void _mm256_zeroupper(void)|
|[__movsb](movsb.md)||intrin.h|VOID __movsb (char \*não assinado, \*char const não assinado, size_t)|
|[__movsd](movsd.md)||intrin.h|VOID __movsd (long \*não assinado, \*const longo não assinado, size_t)|
|[__movsq](movsq.md)||intrin.h|VOID __movsq \_(_int64 \*não \_assinado, \*const _int64 não assinado, size_t)|
|[__movsw](movsw.md)||intrin.h|VOID __movsw (short \*não assinado, \*const curto não assinado, size_t)|
|[_mul128](mul128.md)||intrin.h|__int64 _mul128\_ \__int64, \__int64, _int64 \*|
|[__mulh](mulh.md)||intrin.h|__int64 \__mulh\_(_int64, \__int64|
|_mulx_u32|BMI [2]|immintrin.h|int não assinado _mulx_u32 (int não assinado, int\*não assinado, int não assinado)|
|_mulx_u64|BMI [2]|immintrin.h|_mulx_u64 de __int64 não \_assinado (_int64 não assinado, _int64 não assinado, \__int64 \_\*não assinado)|
|[__nop](nop.md)||intrin.h|void __nop(void)|
|__nvreg_restore_fence||intrin.h|void __nvreg_restore_fence(void)|
|__nvreg_save_fence||intrin.h|void __nvreg_save_fence(void)|
|[__outbyte](outbyte.md)||intrin.h|vazio __outbyte (char curto não assinado, não assinado)|
|[__outbytestring](outbytestring.md)||intrin.h|vazio __outbytestring (char curto não \*assinado, não assinado, longo sem assinatura)|
|[__outdword](outdword.md)||intrin.h|vazio __outdword (curto não assinado, longo não assinado)|
|[__outdwordstring](outdwordstring.md)||intrin.h|vazio __outdwordstring (curto não assinado, longo \*não assinado, longo não assinado)|
|[__outword](outword.md)||intrin.h|vazio __outword (curto não assinado, curto não assinado)|
|[__outwordstring](outwordstring.md)||intrin.h|vazio __outwordstring (curto não assinado, curto \*não assinado, longo não assinado)|
|[_pdep_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pdep_u32)|BMI [2]|immintrin.h|int não assinado _pdep_u32 (int não assinado, int não assinado)|
|[_pdep_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pdep_u64)|BMI [2]|immintrin.h|_pdep_u64 de __int64 não \_assinado (_int64 não assinado, _int64 não assinado) \_|
|[_pext_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pext_u32)|BMI [2]|immintrin.h|int não assinado _pext_u32 (int não assinado, int não assinado)|
|[_pext_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_pext_u64)|BMI [2]|immintrin.h|__int64 _pext_u64 não assinado \_(_int64 \_não assinado, _int64 não assinado)|
|[__popcnt](popcnt16-popcnt-popcnt64.md)|POPCNT|intrin.h|unsigned int __popcnt(unsigned int)|
|[__popcnt16](popcnt16-popcnt-popcnt64.md)|POPCNT|intrin.h|unsigned short __popcnt16(unsigned short)|
|[__popcnt64](popcnt16-popcnt-popcnt64.md)|POPCNT|intrin.h|_popcnt64 __int64 \_não assinado \_(_int64 não assinado)|
|[_rdrand16_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdrand16_step)|RDRAND [2]|immintrin.h|int _rdrand16_step (curto \*não assinado)|
|[_rdrand32_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdrand32_step)|RDRAND [2]|immintrin.h|int _rdrand32_step (int \*não assinado)|
|[_rdrand64_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdrand64_step)|RDRAND [2]|immintrin.h|int _rdrand64_step \_(_int64 \*não assinado)|
|[_rdseed16_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdseed16_step)|RDSEED [2]|immintrin.h|int _rdseed16_step (curto \*não assinado)|
|[_rdseed32_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdseed32_step)|RDSEED [2]|immintrin.h|int _rdseed32_step (int \*não assinado)|
|[_rdseed64_step](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_rdseed64_step)|RDSEED [2]|immintrin.h|int _rdseed64_step \_(_int64 \*não assinado)|
|[__rdtsc](rdtsc.md)||intrin.h|_rdtsc __int64 \_não assinados (vazio)|
|[__rdtscp](rdtscp.md)|RDTSCP|intrin.h|_rdtscp de \___int64 não assinados (int\*não assinado)|
|[_ReadBarrier](readbarrier.md)||intrin.h|void _ReadBarrier(void)|
|[__readcr0](readcr0.md)||intrin.h|_readcr0 __int64 \_não assinados (vazio)|
|[__readcr2](readcr2.md)||intrin.h|_readcr2 __int64 \_não assinados (vazio)|
|[__readcr3](readcr3.md)||intrin.h|__int64 \_não assinado _readcr3 (vazio)|
|[__readcr4](readcr4.md)||intrin.h|_readcr4 __int64 \_não assinados (vazio)|
|[__readcr8](readcr8.md)||intrin.h|_readcr8 __int64 \_não assinados (vazio)|
|[__readdr](readdr.md)||intrin.h|_readdr de \___int64 não assinados (não assinados)|
|[__readeflags](readeflags.md)||intrin.h|_readeflags de \___int64 não assinados (vazio)|
|[_readfsbase_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_readfsbase_u32)|FSGSBASE [2]|immintrin.h|unsigned int _readfsbase_u32(void)|
|[_readfsbase_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_readfsbase_u64)|FSGSBASE [2]|immintrin.h|unsigned __int64 _readfsbase_u64(void)|
|[_readgsbase_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_readgsbase_u32)|FSGSBASE [2]|immintrin.h|unsigned int _readgsbase_u32(void)|
|[_readgsbase_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_readgsbase_u64)|FSGSBASE [2]|immintrin.h|unsigned __int64 _readgsbase_u64(void)|
|[__readgsbyte](readgsbyte-readgsdword-readgsqword-readgsword.md)||intrin.h|char não assinado __readgsbyte (longo não assinado)|
|[__readgsdword](readgsbyte-readgsdword-readgsqword-readgsword.md)||intrin.h|__readgsdword longo não assinado (longo não assinado)|
|[__readgsqword](readgsbyte-readgsdword-readgsqword-readgsword.md)||intrin.h|_readgsqword de \___int64 não assinado (não assinado longo)|
|[__readgsword](readgsbyte-readgsdword-readgsqword-readgsword.md)||intrin.h|__readgsword curto não assinado (longo não assinado)|
|[__readmsr](readmsr.md)||intrin.h|_readmsr de \___int64 não assinado (não assinado longo)|
|[__readpmc](readpmc.md)||intrin.h|_readpmc de \___int64 não assinado (não assinado longo)|
|[_ReadWriteBarrier](readwritebarrier.md)||intrin.h|void _ReadWriteBarrier(void)|
|[_ReturnAddress](returnaddress.md)||intrin.h|vazio \* _ReturnAddress (vazio)|
|_rorx_u32|BMI [2]|immintrin.h|int não assinado _rorx_u32 (int não assinado, const int não assinado)|
|_rorx_u64|BMI [2]|immintrin.h|_rorx_u64 de __int64 não \_assinado (_int64 não assinados, const int não assinado)|
|[_rotl16](rotl8-rotl16.md)||intrin.h|_rotl16 curto não assinado (char curto não assinado, não assinado)|
|[_rotl8](rotl8-rotl16.md)||intrin.h|char não assinado _rotl8 (char não assinado, char não assinado)|
|[_rotr16](rotr8-rotr16.md)||intrin.h|_rotr16 curto não assinado (char curto não assinado, não assinado)|
|[_rotr8](rotr8-rotr16.md)||intrin.h|char não assinado _rotr8 (char não assinado, char não assinado)|
|_rsm||intrin.h|void _rsm(void)|
|_sarx_i32|BMI [2]|immintrin.h|int _sarx_i32(int, int não assinado)|
|_sarx_i64|BMI [2]|immintrin.h|_sarx_i64 __int64(_int64,\_int não assinado)|
|[__segmentlimit](segmentlimit.md)||intrin.h|__segmentlimit longo sem assinatura (longo não assinado)|
|_sgdt||intrin.h|vazio _sgdt\*(vazio)|
|[__shiftleft128](shiftleft128.md)||intrin.h|_shiftleft128 de \___int64 não \_assinado (_int64 não assinado, _int64 não assinado, \_char não assinado)|
|[__shiftright128](shiftright128.md)||intrin.h|_shiftright128 de \___int64 não \_assinado (_int64 não assinado, _int64 não assinado, \_char não assinado)|
|_shlx_u32|BMI [2]|immintrin.h|int não assinado _shlx_u32 (int não assinado, int não assinado)|
|_shlx_u64|BMI [2]|immintrin.h|_shlx_u64 de __int64 não \_assinado (_int64 não assinado, int não assinado)|
|_shrx_u32|BMI [2]|immintrin.h|int não assinado _shrx_u32 (int não assinado, int não assinado)|
|_shrx_u64|BMI [2]|immintrin.h|_shrx_u64 de __int64 não \_assinado (_int64 não assinado, int não assinado)|
|[__sidt](sidt.md)||intrin.h|vazio __sidt\*(vazio)|
|__slwpcb|LWP [1]|ammintrin.h|vazio \*__slwpcb (vazio)|
|_stac|Smap|intrin.h|void _stac(void)|
|_store_be_u16<br /><br /> [_storebe_i16](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_storebe_i16&expand=5141)|MOVBE|immintrin.h|anular _store_be_u16 \*(vazio, sem assinatura);<br /><br /> vazio _storebe_i16 \*(vazio, curto); [3]|
|_store_be_u32<br /><br /> [_storebe_i32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_storebe_i32&expand=5142)|MOVBE|immintrin.h|vazio _store_be_u32 \*(vazio, int não assinado);<br /><br /> vazio _storebe_i32 \*(vazio, int); [3]|
|_store_be_u64<br /><br /> [_storebe_i64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_storebe_i64&expand=5143)|MOVBE|immintrin.h|vazio _store_be_u64 \*(vazio, \__int64 não assinado);<br /><br /> vazio _storebe_i64 \*(vazio , \__int64); [3]|
|_Store_HLERelease|HLE [2]|immintrin.h|vazio _Store_HLERelease (longo volátil, \*longo)|
|_Store64_HLERelease|HLE [2]|immintrin.h|_Store64_HLERelease vazio\_(_int64 \_volátil, \*_int64)|
|_StorePointer_HLERelease|HLE [2]|immintrin.h|vazio _StorePointer_HLERelease \* (vazio \* \*volátil, vazio)|
|[__stosb](stosb.md)||intrin.h|vazio __stosb (char \*não assinado, char não assinado, size_t)|
|[__stosd](stosd.md)||intrin.h|vazio __stosd (longo \*não assinado, sem assinatura longo, size_t)|
|[__stosq](stosq.md)||intrin.h|__stosq vazio \_(_int64 \*não \_assinado, _int64 não assinado, size_t)|
|[__stosw](stosw.md)||intrin.h|vazio __stosw (curto \*não assinado, curto não assinado, size_t)|
|_subborrow_u16||intrin.h|char não assinado _subborrow_u16 (char não assinado, curto não \*assinado, curto não assinado, curto não assinado )|
|[_subborrow_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_subborrow_u32)||intrin.h|char não assinado _subborrow_u32 (char não assinado, int não assinado, \*int não assinado, int não assinado)|
|[_subborrow_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_subborrow_u64)||intrin.h|char _subborrow_u64 não assinado (char \_não assinado, \__int64 não \_ \*assinado, _int64 não assinado, _int64 não assinado)|
|_subborrow_u8||intrin.h|char não assinado _subborrow_u8 (char não assinado, char não \*assinado, char não assinado, char não assinado )|
|[__svm_clgi](svm-clgi.md)||intrin.h|void __svm_clgi(void)|
|[__svm_invlpga](svm-invlpga.md)||intrin.h|vazio __svm_invlpga\*(vazio, int)|
|[__svm_skinit](svm-skinit.md)||intrin.h|void __svm_skinit(int)|
|[__svm_stgi](svm-stgi.md)||intrin.h|void __svm_stgi(void)|
|[__svm_vmload](svm-vmload.md)||intrin.h|void __svm_vmload(size_t)|
|[__svm_vmrun](svm-vmrun.md)||intrin.h|void __svm_vmrun(size_t)|
|[__svm_vmsave](svm-vmsave.md)||intrin.h|void __svm_vmsave(size_t)|
|_t1mskc_u32|ABM [1]|ammintrin.h|unsigned int _t1mskc_u32(unsigned int)|
|_t1mskc_u64|ABM [1]|ammintrin.h|_t1mskc_u64 de __int64 não \_assinado (_int64 não assinado)|
|[_tzcnt_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_tzcnt_u32)|BMI|ammintrin.h, immintrin.h|unsigned int _tzcnt_u32(unsigned int)|
|[_tzcnt_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_tzcnt_u64)|BMI|ammintrin.h, immintrin.h|_tzcnt_u64 de __int64 não \_assinado (_int64 não assinado)|
|_tzmsk_u32|ABM [1]|ammintrin.h|unsigned int _tzmsk_u32(unsigned int)|
|_tzmsk_u64|ABM [1]|ammintrin.h|_tzmsk_u64 de __int64 não \_assinado (_int64 não assinado)|
|[__ud2](ud2.md)||intrin.h|void __ud2(void)|
|[_udiv128](udiv128.md)||intrin.h|_udiv128 de __int64 não \_assinado (_int64 não \_assinado, _int64 \_ \*não assinado, \__int64 não assinado, _int64 não assinado)|
|[_udiv64](udiv64.md)||intrin.h|int \_udiv64 não assinado \_(_int64 não assinado, int não assinado, int não assinado*)|
|[__ull_rshift](ull-rshift.md)||intrin.h|__int64 não assinados \_[pascal/cdecl] \__ull_rshift(_int64 não assinado, int)|
|[_umul128](umul128.md)||intrin.h|_umul128 de __int64 não \_assinado (_int64 não assinado, _int64 não assinado, \__int64 \_ \*não assinado)|
|[__umulh](umulh.md)||intrin.h|_umulh de \___int64 não \_assinado (_int64 não assinado, _int64 não assinado) \_|
|[__vmx_off](vmx-off.md)||intrin.h|void __vmx_off(void)|
|[__vmx_on](vmx-on.md)||intrin.h|char __vmx_on não assinado \_\*(_int64 não assinado)|
|[__vmx_vmclear](vmx-vmclear.md)||intrin.h|char __vmx_vmclear não assinado \_\*(_int64 não assinado)|
|[__vmx_vmlaunch](vmx-vmlaunch.md)||intrin.h|unsigned char __vmx_vmlaunch(void)|
|[__vmx_vmptrld](vmx-vmptrld.md)||intrin.h|__vmx_vmptrld char não assinado \_\*(_int64 não assinado)|
|[__vmx_vmptrst](vmx-vmptrst.md)||intrin.h|vazio __vmx_vmptrst \_(_int64 \*não assinado)|
|[__vmx_vmread](vmx-vmread.md)||intrin.h|char __vmx_vmread não assinado\*(size_t, size_t)|
|[__vmx_vmresume](vmx-vmresume.md)||intrin.h|unsigned char __vmx_vmresume(void)|
|[__vmx_vmwrite](vmx-vmwrite.md)||intrin.h|char __vmx_vmwrite não assinado (size_t, size_t)|
|[__wbinvd](wbinvd.md)||intrin.h|void __wbinvd(void)|
|[_WriteBarrier](writebarrier.md)||intrin.h|void _WriteBarrier(void)|
|[__writecr0](writecr0.md)||intrin.h|__writecr0 vazio (_int64 não assinado) \_|
|[__writecr3](writecr3.md)||intrin.h|__writecr3 vazio (_int64 não assinado) \_|
|[__writecr4](writecr4.md)||intrin.h|__writecr4 vazio (_int64 não assinado) \_|
|[__writecr8](writecr8.md)||intrin.h|__writecr8 vazio (_int64 não assinado) \_|
|[__writedr](writedr.md)||intrin.h|vazio __writedr (_int64 não \_assinado, não assinado)|
|[__writeeflags](writeeflags.md)||intrin.h|__writeeflags anular (_int64 não assinado) \_|
|[_writefsbase_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_writefsbase_u32)|FSGSBASE [2]|immintrin.h|void _writefsbase_u32(unsigned int)|
|[_writefsbase_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_writefsbase_u64)|FSGSBASE [2]|immintrin.h|vazio _writefsbase_u64 (_int64 não assinado) \_|
|[_writegsbase_u32](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_writegsbase_u32)|FSGSBASE [2]|immintrin.h|void _writegsbase_u32(unsigned int)|
|[_writegsbase_u64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_writegsbase_u64)|FSGSBASE [2]|immintrin.h|_writegsbase_u64 vazio (_int64 não assinado) \_|
|[__writegsbyte](writegsbyte-writegsdword-writegsqword-writegsword.md)||intrin.h|anular __writegsbyte (char longo não assinado, não assinado)|
|[__writegsdword](writegsbyte-writegsdword-writegsqword-writegsword.md)||intrin.h|vazio __writegsdword (longo não assinado, longo não assinado)|
|[__writegsqword](writegsbyte-writegsdword-writegsqword-writegsword.md)||intrin.h|vazio __writegsqword (_int64 longas \_não assinadas e não assinadas)|
|[__writegsword](writegsbyte-writegsdword-writegsqword-writegsword.md)||intrin.h|vazio __writegsword (longo não assinado longo, não assinado curto)|
|[__writemsr](writemsr.md)||intrin.h|vazio __writemsr (_int64 longas \_não assinadas e sem assinatura)|
|[_xabort](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xabort)|RTM [2]|immintrin.h|void _xabort(unsigned int)|
|[_xbegin](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xbegin)|RTM [2]|immintrin.h|unsigned _xbegin(void)|
|[_xend](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xend)|RTM [2]|immintrin.h|void _xend(void)|
|[_xgetbv](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xgetbv)|XSAVE [2]|immintrin.h|unsigned __int64 _xgetbv(unsigned int)|
|[_xrstor](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xrstor)|XSAVE [2]|immintrin.h|vazio _xrstor (const\*vazio, _int64 não assinado) \_|
|[_xrstor64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xrstor64)|XSAVE [2]|immintrin.h|_xrstor64 vazio (const\*vazio, _int64 não assinado) \_|
|[_xsave](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsave)|XSAVE [2]|immintrin.h|vazio _xsave\*(vazio, \__int64 não assinado)|
|[_xsave64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsave64)|XSAVE [2]|immintrin.h|vazio _xsave64\*(vazio, \__int64 não assinado)|
|[_xsaveopt](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsaveopt)|XSAVEOPT [2]|immintrin.h|vazio _xsaveopt\*(vazio, \__int64 não assinado)|
|[_xsaveopt64](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsaveopt64)|XSAVEOPT [2]|immintrin.h|vazio _xsaveopt64\*(vazio, \__int64 não assinado)|
|[_xsetbv](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xsetbv)|XSAVE [2]|immintrin.h|vazio _xsetbv (int não \_assinado, _int64 não assinado)|
|[_xtest](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_xtest)|XTEST [2]|immintrin.h|unsigned char _xtest(void)|

## <a name="see-also"></a>Confira também

[Intrínseca do compilador](compiler-intrinsics.md)\
[Intrínseca arm](arm-intrinsics.md)\
[Intrínsecos ARM64](arm64-intrinsics.md)\
[intrínsecos x86](x86-intrinsics-list.md)
