

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s'
================================================================
* Date:           Mon Aug  7 16:46:53 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.768 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   262145|  9830401|  2.621 ms|  98.304 ms|  262145|  9830401|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s  |        2|      148|  20.000 ns|  1.480 us|    2|  148|       no|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |   262144|  9830400|   4 ~ 150|          -|          -|  65536|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     2|     2289|     2847|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     2|     2328|     2965|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s  |        1|   2|  2289|  2847|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                        |        1|   2|  2289|  2847|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_136_p2   |         +|   0|  0|  24|          17|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_130_p2  |      icmp|   0|  0|  25|          17|          18|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  53|          36|          21|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |indvar_flatten_fu_70  |   9|          2|   17|         34|
    |layer2_out_blk_n      |   9|          2|    1|          2|
    |layer3_out_write      |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  65|         14|   22|         46|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70                                                                           |  17|   0|   17|          0|
    |layer2_out_read_reg_157                                                                        |  16|   0|   16|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  39|   0|   39|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,32u>,config3>|  return value|
|layer2_out_dout            |   in|   16|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   17|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   17|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer3_out_din             |  out|  512|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_num_data_valid  |   in|   17|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_fifo_cap        |   in|   17|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_full_n          |   in|    1|     ap_fifo|                                                              layer3_out|       pointer|
|layer3_out_write           |  out|    1|     ap_fifo|                                                              layer3_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

