0.7
2020.2
Feb 21 2023
20:21:35
C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.srcs/sim_1/imports/hw2_1/hw2_1_tb.v,1684418968,verilog,,,,testbench,,,,,,,,
C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.srcs/sources_1/imports/hw2_1/hw2_1.v,1684419326,verilog,,C:/Github_Repo/Logic_Design_HW2/hw2_1/hw2_1.srcs/sim_1/imports/hw2_1/hw2_1_tb.v,,hw2_1;sub,,,,,,,,
