/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_34z;
  reg [15:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[0] & in_data[16]);
  assign celloutsig_1_0z = ~(in_data[164] | in_data[110]);
  assign celloutsig_1_19z = ~(in_data[162] | celloutsig_1_5z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z | celloutsig_0_5z);
  assign celloutsig_0_27z = ~(celloutsig_0_26z[15] | celloutsig_0_1z[2]);
  assign celloutsig_1_2z = ~((in_data[101] | celloutsig_1_1z[1]) & celloutsig_1_1z[0]);
  assign celloutsig_0_23z = ~((_00_ | celloutsig_0_9z) & celloutsig_0_3z);
  assign celloutsig_0_3z = celloutsig_0_1z[0] | ~(celloutsig_0_1z[1]);
  assign celloutsig_1_7z = celloutsig_1_4z[0] | ~(celloutsig_1_2z);
  reg [11:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 12'h000;
    else _11_ <= { in_data[76:73], celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[11:10], _00_, _01_[8:0] } = _11_;
  assign celloutsig_1_1z = { in_data[129:128], celloutsig_1_0z, celloutsig_1_0z } & { in_data[126:124], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z } > { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_8z[5:1], celloutsig_0_9z } > { celloutsig_0_1z[6:4], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[58:51] > { in_data[46:40], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_21z[9:1], celloutsig_0_2z } > in_data[21:12];
  assign celloutsig_0_10z = { in_data[53:50], _01_[11:10], _00_, _01_[8:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z } || { _01_[10], _00_, _01_[8:0], celloutsig_0_8z };
  assign celloutsig_0_12z = { _01_[6:3], celloutsig_0_10z } || { in_data[95:92], celloutsig_0_0z };
  assign celloutsig_0_15z = _01_[4:1] || { celloutsig_0_8z[3:1], celloutsig_0_5z };
  assign celloutsig_0_45z = celloutsig_0_26z[2:0] % { 1'h1, celloutsig_0_37z[12:11] };
  assign celloutsig_0_6z = { in_data[20:19], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_17z[16], _01_[11:10], _00_, _01_[8:0] } % { 1'h1, celloutsig_0_1z[0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_34z = - { celloutsig_0_1z[6:2], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_8z = - { _01_[11:10], _00_, _01_[8:4] };
  assign celloutsig_0_17z = - { in_data[74:64], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[191:184], celloutsig_1_0z } !== in_data[142:134];
  assign celloutsig_1_9z = { celloutsig_1_1z[2:0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } !== in_data[114:107];
  assign celloutsig_1_4z = ~ in_data[112:105];
  assign celloutsig_0_28z = ~ { celloutsig_0_17z[7:1], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_9z = ^ { _01_[3:1], celloutsig_0_2z };
  assign celloutsig_0_18z = ^ celloutsig_0_17z[5:2];
  assign celloutsig_0_1z = { in_data[61:58], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[5:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[78:64], celloutsig_0_2z, celloutsig_0_23z } >>> { in_data[18:3], celloutsig_0_14z };
  assign celloutsig_0_44z = { celloutsig_0_28z[5:3], celloutsig_0_18z } ^ { celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_12z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_37z = 16'h0000;
    else if (!clkin_data[64]) celloutsig_0_37z = { celloutsig_0_34z[5:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_23z };
  always_latch
    if (clkin_data[32]) celloutsig_1_18z = 15'h0000;
    else if (!clkin_data[96]) celloutsig_1_18z = { in_data[121:108], celloutsig_1_9z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_16z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_16z = { in_data[26:24], celloutsig_0_15z };
  assign celloutsig_0_13z = ~((celloutsig_0_7z & in_data[7]) | (celloutsig_0_12z & celloutsig_0_7z));
  assign _01_[9] = _00_;
  assign { out_data[142:128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
