Flow report for base
Tue Oct 31 17:19:36 2023
Quartus Prime Version 21.2.0 Build 72 06/14/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Flow Settings
  5. Flow Non-Default Global Settings
  6. Flow Elapsed Time
  7. Flow OS Summary
  8. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Flow Summary                                                                ;
+---------------------------------+-------------------------------------------+
; Flow Status                     ; Successful - Tue Oct 31 17:19:36 2023     ;
; Quartus Prime Version           ; 21.2.0 Build 72 06/14/2021 SC Pro Edition ;
; Revision Name                   ; base                                      ;
; Top-level Entity Name           ; top                                       ;
; Family                          ; Agilex                                    ;
; Device                          ; AGFB014R24B2E2V                           ;
; Timing Models                   ; Preliminary                               ;
; Power Models                    ; Preliminary                               ;
; Device Status                   ; Preliminary                               ;
; Logic utilization (in ALMs)     ; 104,840 / 487,200 ( 22 % )                ;
; Total dedicated logic registers ; 241177                                    ;
; Total pins                      ; 567 / 924 ( 61 % )                        ;
; Total block memory bits         ; 6,130,852 / 145,612,800 ( 4 % )           ;
; Total RAM Blocks                ; 733 / 7,110 ( 10 % )                      ;
; Total DSP Blocks                ; 0 / 4,510 ( 0 % )                         ;
; Total eSRAMs                    ; 0 / 2 ( 0 % )                             ;
; Total HSSI P-Tiles              ; 1 / 1 ( 100 % )                           ;
; Total HSSI E-Tile Channels      ; 0 / 24 ( 0 % )                            ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                             ;
; Total HSSI EHIPs                ; 0 / 4 ( 0 % )                             ;
; Total PLLs                      ; 16 / 24 ( 67 % )                          ;
+---------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/09/2021 05:16:53 ;
; Main task         ; Compilation         ;
; Revision Name     ; base                ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                        ;
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------+------------+
; Assignment Name                  ; Value                                                                                                                        ; Default Value ; Entity Name                                              ; Section Id ;
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------+------------+
; ALLOW_DSP_RETIMING               ; On                                                                                                                           ; Off           ; --                                                       ; --         ;
; ALLOW_RAM_RETIMING               ; On                                                                                                                           ; Off           ; --                                                       ; --         ;
; AUTO_GLOBAL_CLOCK                ; Off                                                                                                                          ; On            ; --                                                       ; --         ;
; AUTO_GLOBAL_REGISTER_CONTROLS    ; Off                                                                                                                          ; On            ; --                                                       ; --         ;
; COMPILER_SIGNATURE_ID            ; 53447164369995.163640621312728                                                                                               ; --            ; --                                                       ; --         ;
; MAX_CORE_JUNCTION_TEMP           ; 100                                                                                                                          ; --            ; --                                                       ; --         ;
; MIN_CORE_JUNCTION_TEMP           ; 0                                                                                                                            ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; board/board.cmp                                                                                                              ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; board/../board.qsys                                                                                                          ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_acl_avalon_mm_bridge_s10_1/board_acl_avalon_mm_bridge_s10_1.cmp                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_acl_avalon_mm_bridge_s10_1/../board_acl_avalon_mm_bridge_s10_1.ip                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_acl_temperature_s10_0/board_acl_temperature_s10_0.cmp                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_acl_temperature_s10_0/../board_acl_temperature_s10_0.ip                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_cade_id_0/board_cade_id_0.cmp                                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_cade_id_0/../board_cade_id_0.ip                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_clock_bridge_0/board_clock_bridge_0.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_clock_bridge_0/../board_clock_bridge_0.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_config_clk/board_config_clk.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_config_clk/../board_config_clk.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_constant_address_bridge_0/board_constant_address_bridge_0.cmp                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_constant_address_bridge_0/../board_constant_address_bridge_0.ip                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_dma_pr_reordering_buffer_0/board_dma_pr_reordering_buffer_0.cmp                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_dma_pr_reordering_buffer_0/../board_dma_pr_reordering_buffer_0.ip                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_emif_cal_0/board_emif_cal_0.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_emif_cal_0/../board_emif_cal_0.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_global_reset_in/board_global_reset_in.cmp                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_global_reset_in/../board_global_reset_in.ip                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_in_system_sources_probes_0/board_in_system_sources_probes_0.cmp                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_in_system_sources_probes_0/../board_in_system_sources_probes_0.ip                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_clk_export/board_kernel_clk_export.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_clk_export/../board_kernel_clk_export.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_clk_gen/board_kernel_clk_gen.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_clk_gen/../board_kernel_clk_gen.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_interface_agilex_1/board_kernel_interface_agilex_1.cmp                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_kernel_interface_agilex_1/../board_kernel_interface_agilex_1.ip                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_memory_bank_divider_ddr4a/board_memory_bank_divider_ddr4a.cmp                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_memory_bank_divider_ddr4a/../board_memory_bank_divider_ddr4a.ip                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_memwindow/board_memwindow.cmp                                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_memwindow/../board_memwindow.ip                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_0/board_mm_bridge_0.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_0/../board_mm_bridge_0.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_1/board_mm_bridge_1.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_1/../board_mm_bridge_1.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_2/board_mm_bridge_2.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_2/../board_mm_bridge_2.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_3/board_mm_bridge_3.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_bridge_3/../board_mm_bridge_3.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_clock_crossing_bridge_0/board_mm_clock_crossing_bridge_0.cmp                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_mm_clock_crossing_bridge_0/../board_mm_clock_crossing_bridge_0.ip                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_npor_export/board_npor_export.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_npor_export/../board_npor_export.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_onchip_memory2_0/board_onchip_memory2_0.cmp                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_onchip_memory2_0/../board_onchip_memory2_0.ip                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pcie_refclk/board_pcie_refclk.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pcie_refclk/../board_pcie_refclk.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rd_master/board_pipe_stage_dma_rd_master.cmp                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rd_master/../board_pipe_stage_dma_rd_master.ip                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rdwr_master/board_pipe_stage_dma_rdwr_master.cmp                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rdwr_master/../board_pipe_stage_dma_rdwr_master.ip                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rdwr_master_512/board_pipe_stage_dma_rdwr_master_512.cmp                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_dma_rdwr_master_512/../board_pipe_stage_dma_rdwr_master_512.ip                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.cmp                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_host_ctrl/../board_pipe_stage_host_ctrl.ip                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_pcie_to_memwindow_ctrl/board_pipe_stage_pcie_to_memwindow_ctrl.cmp                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_pcie_to_memwindow_ctrl/../board_pipe_stage_pcie_to_memwindow_ctrl.ip                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_pcie_to_memwindow_mem/board_pipe_stage_pcie_to_memwindow_mem.cmp                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pipe_stage_pcie_to_memwindow_mem/../board_pipe_stage_pcie_to_memwindow_mem.ip                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_por_reset_counter/board_por_reset_counter.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_por_reset_counter/../board_por_reset_counter.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pr_base_id/board_pr_base_id.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pr_base_id/../board_pr_base_id.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pr_region_controller_0/board_pr_region_controller_0.cmp                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_pr_region_controller_0/../board_pr_region_controller_0.ip                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_0/board_reset_controller_0.cmp                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_0/../board_reset_controller_0.ip                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_global/board_reset_controller_global.cmp                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_global/../board_reset_controller_global.ip                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_pcie/board_reset_controller_pcie.cmp                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_reset_controller_pcie/../board_reset_controller_pcie.ip                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_s10_pr_0/board_s10_pr_0.cmp                                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_s10_pr_0/../board_s10_pr_0.ip                                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_tr_csr_gen_0/board_tr_csr_gen_0.cmp                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_tr_csr_gen_0/../board_tr_csr_gen_0.ip                                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_version_id/board_version_id.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/board_version_id/../board_version_id.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/pipe_stage_host_ctrl_0/pipe_stage_host_ctrl_0.cmp                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/board/pipe_stage_host_ctrl_0/../pipe_stage_host_ctrl_0.ip                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_acl_clock_crossing_bridge_0/mem_acl_clock_crossing_bridge_0.cmp                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_acl_clock_crossing_bridge_0/../mem_acl_clock_crossing_bridge_0.ip                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_clock_bridge_0/mem_clock_bridge_0.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_clock_bridge_0/../mem_clock_bridge_0.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_clock_cross_pcie_to_ddr4/mem_clock_cross_pcie_to_ddr4.cmp                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_clock_cross_pcie_to_ddr4/../mem_clock_cross_pcie_to_ddr4.ip                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_ddr4_calibrate/mem_ddr4_calibrate.cmp                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_ddr4_calibrate/../mem_ddr4_calibrate.ip                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_emif_fm_0/mem_emif_fm_0.cmp                                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_emif_fm_0/../mem_emif_fm_0.ip                                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_global_reset_in/mem_global_reset_in.cmp                                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_global_reset_in/../mem_global_reset_in.ip                                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_kernel_clk_in/mem_kernel_clk_in.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_kernel_clk_in/../mem_kernel_clk_in.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_local_reset_combiner/mem_local_reset_combiner.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_local_reset_combiner/../mem_local_reset_combiner.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_mm_bridge/mem_mm_bridge.cmp                                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_mm_bridge/../mem_mm_bridge.ip                                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_pcie_clk_in/mem_pcie_clk_in.cmp                                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_pcie_clk_in/../mem_pcie_clk_in.ip                                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_reset_bridge/mem_reset_bridge.cmp                                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_reset_bridge/../mem_reset_bridge.ip                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_reset_controller_ddr4a/mem_reset_controller_ddr4a.cmp                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_reset_controller_ddr4a/../mem_reset_controller_ddr4a.ip                                                           ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_uniphy_status_20nm/mem_uniphy_status_20nm.cmp                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/mem/mem_uniphy_status_20nm/../mem_uniphy_status_20nm.ip                                                                   ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_BAR_INTERPRETER/pcie_ed_BAR_INTERPRETER.cmp                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_BAR_INTERPRETER/../pcie_ed_BAR_INTERPRETER.ip                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_DMA_CONTROLLER/pcie_ed_DMA_CONTROLLER.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_DMA_CONTROLLER/../pcie_ed_DMA_CONTROLLER.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_clock_bridge_0/pcie_ed_clock_bridge_0.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_clock_bridge_0/../pcie_ed_clock_bridge_0.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_dut/pcie_ed_dut.cmp                                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_dut/../pcie_ed_dut.ip                                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_0/pcie_ed_mm_bridge_0.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_0/../pcie_ed_mm_bridge_0.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_1/pcie_ed_mm_bridge_1.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_1/../pcie_ed_mm_bridge_1.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_2/pcie_ed_mm_bridge_2.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_2/../pcie_ed_mm_bridge_2.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_3/pcie_ed_mm_bridge_3.cmp                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_mm_bridge_3/../pcie_ed_mm_bridge_3.ip                                                                     ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_pcie_irq_0/pcie_ed_pcie_irq_0.cmp                                                                         ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_pcie_irq_0/../pcie_ed_pcie_irq_0.ip                                                                       ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_resetIP/pcie_ed_resetIP.cmp                                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_resetIP/../pcie_ed_resetIP.ip                                                                             ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_reset_bridge_0/pcie_ed_reset_bridge_0.cmp                                                                 ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; ip/pcie_ed/pcie_ed_reset_bridge_0/../pcie_ed_reset_bridge_0.ip                                                               ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; D:/intelFPGA_pro/21.2/hld/ip/acl_parameter_assert.svh                                                                        ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; mem/mem.cmp                                                                                                                  ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; mem/../mem.qsys                                                                                                              ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; pcie_ed/pcie_ed.cmp                                                                                                          ; --            ; --                                                       ; --         ;
; MISC_FILE                        ; pcie_ed/../pcie_ed.qsys                                                                                                      ; --            ; --                                                       ; --         ;
; OPTIMIZATION_MODE                ; High Performance Effort                                                                                                      ; Balanced      ; --                                                       ; --         ;
; PHYSICAL_SYNTHESIS_HIGH_EFFORT   ; On                                                                                                                           ; Off           ; --                                                       ; --         ;
; POST_FLOW_SCRIPT_FILE            ; quartus_cdb:scripts/post_flow_pr.tcl                                                                                         ; --            ; --                                                       ; --         ;
; POST_ROUTE_PHYSICAL_SYNTHESIS    ; On                                                                                                                           ; Off           ; --                                                       ; --         ;
; POWER_BOARD_THERMAL_MODEL        ; -- (Not supported for targeted family)                                                                                       ; --            ; --                                                       ; --         ;
; POWER_PRESET_COOLING_SOLUTION    ; -- (Not supported for targeted family)                                                                                       ; --            ; --                                                       ; --         ;
; REVISION_TYPE                    ; -- (Not supported for targeted family)                                                                                       ; --            ; --                                                       ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL ; MAXIMUM                                                                                                                      ; Normal        ; --                                                       ; --         ;
; RTM_HIGH_PERFORMANCE_EFFORT      ; On                                                                                                                           ; Off           ; --                                                       ; --         ;
; SDC_ENTITY_FILE                  ; ip/mem/mem_local_reset_combiner/altera_emif_local_reset_combiner_191/synth/altera_emif_local_reset_combiner.sdc              ; --            ; altera_emif_local_reset_combiner                         ; --         ;
; SDC_ENTITY_FILE                  ; board/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                         ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_kernel_clk_gen/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                 ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_kernel_interface_agilex_1/altera_reset_controller_1921/synth/altera_reset_controller.sdc                      ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_memory_bank_divider_ddr4a/altera_reset_controller_1921/synth/altera_reset_controller.sdc                      ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_reset_controller_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc                             ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_reset_controller_global/altera_reset_controller_1921/synth/altera_reset_controller.sdc                        ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_reset_controller_pcie/altera_reset_controller_1921/synth/altera_reset_controller.sdc                          ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/mem/mem_reset_controller_ddr4a/altera_reset_controller_1921/synth/altera_reset_controller.sdc                             ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; mem/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                           ; --            ; altera_reset_controller                                  ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_in_system_sources_probes_0/altera_in_system_sources_probes_1920/synth/altera_in_system_sources_probes.sdc     ; --            ; altsource_probe_top                                      ; --         ;
; SDC_ENTITY_FILE                  ; board/hs_clk_xer_1931/synth/alt_hiconnect_handshake_clock_crosser.sdc                                                        ; --            ; board_hs_clk_xer_1931_yvuirny                            ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_kernel_clk_gen/altera_iopll_1931/synth/board_kernel_clk_gen_altera_iopll_1931_poemeeq.sdc                     ; --            ; board_kernel_clk_gen_altera_iopll_1931_poemeeq           ; --         ;
; SDC_ENTITY_FILE                  ; ip/board/board_mm_clock_crossing_bridge_0/st_dc_fifo_1940/synth/board_mm_clock_crossing_bridge_0_st_dc_fifo_1940_r4vdppy.sdc ; --            ; board_mm_clock_crossing_bridge_0_st_dc_fifo_1940_r4vdppy ; --         ;
; SDC_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/intel_pcie_ptile_avmm_dcore_100/synth/intel_ptile_pcie_avmm.sdc                                       ; --            ; intel_pcie_ptile_avmm_dcore                              ; --         ;
; SDC_ENTITY_FILE                  ; ip/mem/mem_clock_cross_pcie_to_ddr4/st_dc_fifo_1940/synth/mem_clock_cross_pcie_to_ddr4_st_dc_fifo_1940_r4vdppy.sdc           ; --            ; mem_clock_cross_pcie_to_ddr4_st_dc_fifo_1940_r4vdppy     ; --         ;
; SDC_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va.sdc                         ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; SDC_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/altera_iopll_1931/synth/pcie_ed_dut_altera_iopll_1931_ulmtg4a.sdc                                     ; --            ; pcie_ed_dut_altera_iopll_1931_ulmtg4a                    ; --         ;
; SDC_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/intel_pcie_ptile_ast_500/synth/intel_ptile_pcie.sdc                                                   ; --            ; pcie_ed_dut_intel_pcie_ptile_ast_500_lsjfy7q             ; --         ;
; SDC_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/intelclkctrl_200/synth/pcie_ed_dut_intelclkctrl_200_oamo3hq.sdc                                       ; --            ; pcie_ed_dut_intelclkctrl_200_oamo3hq                     ; --         ;
; SEARCH_PATH                      ; D:/intelFPGA_pro/21.2/hld/ip                                                                                                 ; --            ; --                                                       ; --         ;
; SEED                             ; 26                                                                                                                           ; 1             ; --                                                       ; --         ;
; SLD_FILE                         ; board/board.regmap                                                                                                           ; --            ; --                                                       ; --         ;
; SLD_FILE                         ; ip/board/board_pr_region_controller_0/board_pr_region_controller_0.regmap                                                    ; --            ; --                                                       ; --         ;
; SLD_INFO                         ; QSYS_NAME board HAS_SOPCINFO 1 GENERATION_ID 0                                                                               ; --            ; board                                                    ; --         ;
; SLD_INFO                         ; QSYS_NAME board_acl_avalon_mm_bridge_s10_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; board_acl_avalon_mm_bridge_s10_1                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_acl_temperature_s10_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                         ; --            ; board_acl_temperature_s10_0                              ; --         ;
; SLD_INFO                         ; QSYS_NAME board_cade_id_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                     ; --            ; board_cade_id_0                                          ; --         ;
; SLD_INFO                         ; QSYS_NAME board_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; board_clock_bridge_0                                     ; --         ;
; SLD_INFO                         ; QSYS_NAME board_config_clk HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_config_clk                                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_constant_address_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                     ; --            ; board_constant_address_bridge_0                          ; --         ;
; SLD_INFO                         ; QSYS_NAME board_dma_pr_reordering_buffer_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; board_dma_pr_reordering_buffer_0                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_emif_cal_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_emif_cal_0                                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_global_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                               ; --            ; board_global_reset_in                                    ; --         ;
; SLD_INFO                         ; QSYS_NAME board_in_system_sources_probes_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; board_in_system_sources_probes_0                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_kernel_clk_export HAS_SOPCINFO 1 GENERATION_ID 0                                                             ; --            ; board_kernel_clk_export                                  ; --         ;
; SLD_INFO                         ; QSYS_NAME board_kernel_clk_gen HAS_SOPCINFO 1 GENERATION_ID 0                                                                ; --            ; board_kernel_clk_gen                                     ; --         ;
; SLD_INFO                         ; QSYS_NAME board_kernel_interface_agilex_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                     ; --            ; board_kernel_interface_agilex_1                          ; --         ;
; SLD_INFO                         ; QSYS_NAME board_memory_bank_divider_ddr4a HAS_SOPCINFO 1 GENERATION_ID 0                                                     ; --            ; board_memory_bank_divider_ddr4a                          ; --         ;
; SLD_INFO                         ; QSYS_NAME board_memwindow HAS_SOPCINFO 1 GENERATION_ID 0                                                                     ; --            ; board_memwindow                                          ; --         ;
; SLD_INFO                         ; QSYS_NAME board_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_mm_bridge_0                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_mm_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_mm_bridge_1                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_mm_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_mm_bridge_2                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_mm_bridge_3 HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_mm_bridge_3                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_mm_clock_crossing_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; board_mm_clock_crossing_bridge_0                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_npor_export HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_npor_export                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_onchip_memory2_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; board_onchip_memory2_0                                   ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pcie_refclk HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; board_pcie_refclk                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_dma_rd_master HAS_SOPCINFO 1 GENERATION_ID 0                                                      ; --            ; board_pipe_stage_dma_rd_master                           ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_dma_rdwr_master HAS_SOPCINFO 1 GENERATION_ID 0                                                    ; --            ; board_pipe_stage_dma_rdwr_master                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_dma_rdwr_master_512 HAS_SOPCINFO 1 GENERATION_ID 0                                                ; --            ; board_pipe_stage_dma_rdwr_master_512                     ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_host_ctrl HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; board_pipe_stage_host_ctrl                               ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_pcie_to_memwindow_ctrl HAS_SOPCINFO 1 GENERATION_ID 0                                             ; --            ; board_pipe_stage_pcie_to_memwindow_ctrl                  ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pipe_stage_pcie_to_memwindow_mem HAS_SOPCINFO 1 GENERATION_ID 0                                              ; --            ; board_pipe_stage_pcie_to_memwindow_mem                   ; --         ;
; SLD_INFO                         ; QSYS_NAME board_por_reset_counter HAS_SOPCINFO 1 GENERATION_ID 0                                                             ; --            ; board_por_reset_counter                                  ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pr_base_id HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_pr_base_id                                         ; --         ;
; SLD_INFO                         ; QSYS_NAME board_pr_region_controller_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                        ; --            ; board_pr_region_controller_0                             ; --         ;
; SLD_INFO                         ; QSYS_NAME board_reset_controller_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                            ; --            ; board_reset_controller_0                                 ; --         ;
; SLD_INFO                         ; QSYS_NAME board_reset_controller_global HAS_SOPCINFO 1 GENERATION_ID 0                                                       ; --            ; board_reset_controller_global                            ; --         ;
; SLD_INFO                         ; QSYS_NAME board_reset_controller_pcie HAS_SOPCINFO 1 GENERATION_ID 0                                                         ; --            ; board_reset_controller_pcie                              ; --         ;
; SLD_INFO                         ; QSYS_NAME board_s10_pr_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                      ; --            ; board_s10_pr_0                                           ; --         ;
; SLD_INFO                         ; QSYS_NAME board_tr_csr_gen_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; board_tr_csr_gen_0                                       ; --         ;
; SLD_INFO                         ; QSYS_NAME board_version_id HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; board_version_id                                         ; --         ;
; SLD_INFO                         ; QSYS_NAME mem HAS_SOPCINFO 1 GENERATION_ID 0                                                                                 ; --            ; mem                                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_acl_clock_crossing_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                     ; --            ; mem_acl_clock_crossing_bridge_0                          ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; mem_clock_bridge_0                                       ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_clock_cross_pcie_to_ddr4 HAS_SOPCINFO 1 GENERATION_ID 0                                                        ; --            ; mem_clock_cross_pcie_to_ddr4                             ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_ddr4_calibrate HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; mem_ddr4_calibrate                                       ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_emif_fm_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                       ; --            ; mem_emif_fm_0                                            ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_global_reset_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; mem_global_reset_in                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_kernel_clk_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                   ; --            ; mem_kernel_clk_in                                        ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_local_reset_combiner HAS_SOPCINFO 1 GENERATION_ID 0                                                            ; --            ; mem_local_reset_combiner                                 ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_mm_bridge HAS_SOPCINFO 1 GENERATION_ID 0                                                                       ; --            ; mem_mm_bridge                                            ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_pcie_clk_in HAS_SOPCINFO 1 GENERATION_ID 0                                                                     ; --            ; mem_pcie_clk_in                                          ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_reset_bridge HAS_SOPCINFO 1 GENERATION_ID 0                                                                    ; --            ; mem_reset_bridge                                         ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_reset_controller_ddr4a HAS_SOPCINFO 1 GENERATION_ID 0                                                          ; --            ; mem_reset_controller_ddr4a                               ; --         ;
; SLD_INFO                         ; QSYS_NAME mem_uniphy_status_20nm HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; mem_uniphy_status_20nm                                   ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed HAS_SOPCINFO 1 GENERATION_ID 0                                                                             ; --            ; pcie_ed                                                  ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_BAR_INTERPRETER HAS_SOPCINFO 1 GENERATION_ID 0                                                             ; --            ; pcie_ed_BAR_INTERPRETER                                  ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_DMA_CONTROLLER HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; pcie_ed_DMA_CONTROLLER                                   ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_clock_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; pcie_ed_clock_bridge_0                                   ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_dut HAS_SOPCINFO 1 GENERATION_ID 0                                                                         ; --            ; pcie_ed_dut                                              ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_mm_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; pcie_ed_mm_bridge_0                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_mm_bridge_1 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; pcie_ed_mm_bridge_1                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_mm_bridge_2 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; pcie_ed_mm_bridge_2                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_mm_bridge_3 HAS_SOPCINFO 1 GENERATION_ID 0                                                                 ; --            ; pcie_ed_mm_bridge_3                                      ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_pcie_irq_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                                  ; --            ; pcie_ed_pcie_irq_0                                       ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_resetIP HAS_SOPCINFO 1 GENERATION_ID 0                                                                     ; --            ; pcie_ed_resetIP                                          ; --         ;
; SLD_INFO                         ; QSYS_NAME pcie_ed_reset_bridge_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; pcie_ed_reset_bridge_0                                   ; --         ;
; SLD_INFO                         ; QSYS_NAME pipe_stage_host_ctrl_0 HAS_SOPCINFO 1 GENERATION_ID 0                                                              ; --            ; pipe_stage_host_ctrl_0                                   ; --         ;
; SOPCINFO_FILE                    ; board/board.sopcinfo                                                                                                         ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_acl_avalon_mm_bridge_s10_1/board_acl_avalon_mm_bridge_s10_1.sopcinfo                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_acl_temperature_s10_0/board_acl_temperature_s10_0.sopcinfo                                                    ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_cade_id_0/board_cade_id_0.sopcinfo                                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_clock_bridge_0/board_clock_bridge_0.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_config_clk/board_config_clk.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_constant_address_bridge_0/board_constant_address_bridge_0.sopcinfo                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_dma_pr_reordering_buffer_0/board_dma_pr_reordering_buffer_0.sopcinfo                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_emif_cal_0/board_emif_cal_0.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_global_reset_in/board_global_reset_in.sopcinfo                                                                ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_in_system_sources_probes_0/board_in_system_sources_probes_0.sopcinfo                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_kernel_clk_export/board_kernel_clk_export.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_kernel_clk_gen/board_kernel_clk_gen.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_kernel_interface_agilex_1/board_kernel_interface_agilex_1.sopcinfo                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_memory_bank_divider_ddr4a/board_memory_bank_divider_ddr4a.sopcinfo                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_memwindow/board_memwindow.sopcinfo                                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_mm_bridge_0/board_mm_bridge_0.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_mm_bridge_1/board_mm_bridge_1.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_mm_bridge_2/board_mm_bridge_2.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_mm_bridge_3/board_mm_bridge_3.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_mm_clock_crossing_bridge_0/board_mm_clock_crossing_bridge_0.sopcinfo                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_npor_export/board_npor_export.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_onchip_memory2_0/board_onchip_memory2_0.sopcinfo                                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pcie_refclk/board_pcie_refclk.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_dma_rd_master/board_pipe_stage_dma_rd_master.sopcinfo                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_dma_rdwr_master/board_pipe_stage_dma_rdwr_master.sopcinfo                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_dma_rdwr_master_512/board_pipe_stage_dma_rdwr_master_512.sopcinfo                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_host_ctrl/board_pipe_stage_host_ctrl.sopcinfo                                                      ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_pcie_to_memwindow_ctrl/board_pipe_stage_pcie_to_memwindow_ctrl.sopcinfo                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pipe_stage_pcie_to_memwindow_mem/board_pipe_stage_pcie_to_memwindow_mem.sopcinfo                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_por_reset_counter/board_por_reset_counter.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pr_base_id/board_pr_base_id.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_pr_region_controller_0/board_pr_region_controller_0.sopcinfo                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_reset_controller_0/board_reset_controller_0.sopcinfo                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_reset_controller_global/board_reset_controller_global.sopcinfo                                                ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_reset_controller_pcie/board_reset_controller_pcie.sopcinfo                                                    ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_s10_pr_0/board_s10_pr_0.sopcinfo                                                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_tr_csr_gen_0/board_tr_csr_gen_0.sopcinfo                                                                      ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/board_version_id/board_version_id.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/board/pipe_stage_host_ctrl_0/pipe_stage_host_ctrl_0.sopcinfo                                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_acl_clock_crossing_bridge_0/mem_acl_clock_crossing_bridge_0.sopcinfo                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_clock_bridge_0/mem_clock_bridge_0.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_clock_cross_pcie_to_ddr4/mem_clock_cross_pcie_to_ddr4.sopcinfo                                                    ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_ddr4_calibrate/mem_ddr4_calibrate.sopcinfo                                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_emif_fm_0/mem_emif_fm_0.sopcinfo                                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_global_reset_in/mem_global_reset_in.sopcinfo                                                                      ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_kernel_clk_in/mem_kernel_clk_in.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_local_reset_combiner/mem_local_reset_combiner.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_mm_bridge/mem_mm_bridge.sopcinfo                                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_pcie_clk_in/mem_pcie_clk_in.sopcinfo                                                                              ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_reset_bridge/mem_reset_bridge.sopcinfo                                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_reset_controller_ddr4a/mem_reset_controller_ddr4a.sopcinfo                                                        ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/mem/mem_uniphy_status_20nm/mem_uniphy_status_20nm.sopcinfo                                                                ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_BAR_INTERPRETER/pcie_ed_BAR_INTERPRETER.sopcinfo                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_DMA_CONTROLLER/pcie_ed_DMA_CONTROLLER.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_clock_bridge_0/pcie_ed_clock_bridge_0.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_dut/pcie_ed_dut.sopcinfo                                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_mm_bridge_0/pcie_ed_mm_bridge_0.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_mm_bridge_1/pcie_ed_mm_bridge_1.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_mm_bridge_2/pcie_ed_mm_bridge_2.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_mm_bridge_3/pcie_ed_mm_bridge_3.sopcinfo                                                                  ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_pcie_irq_0/pcie_ed_pcie_irq_0.sopcinfo                                                                    ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_resetIP/pcie_ed_resetIP.sopcinfo                                                                          ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; ip/pcie_ed/pcie_ed_reset_bridge_0/pcie_ed_reset_bridge_0.sopcinfo                                                            ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; mem/mem.sopcinfo                                                                                                             ; --            ; --                                                       ; --         ;
; SOPCINFO_FILE                    ; pcie_ed/pcie_ed.sopcinfo                                                                                                     ; --            ; --                                                       ; --         ;
; TCL_ENTITY_FILE                  ; ip/board/board_kernel_clk_gen/altera_iopll_1931/synth/board_kernel_clk_gen_altera_iopll_1931_poemeeq_all_ip_params.tcl       ; --            ; board_kernel_clk_gen_altera_iopll_1931_poemeeq           ; --         ;
; TCL_ENTITY_FILE                  ; ip/board/board_kernel_clk_gen/altera_iopll_1931/synth/board_kernel_clk_gen_altera_iopll_1931_poemeeq_parameters.tcl          ; --            ; board_kernel_clk_gen_altera_iopll_1931_poemeeq           ; --         ;
; TCL_ENTITY_FILE                  ; ip/board/board_kernel_clk_gen/altera_iopll_1931/synth/board_kernel_clk_gen_altera_iopll_1931_poemeeq_pin_map.tcl             ; --            ; board_kernel_clk_gen_altera_iopll_1931_poemeeq           ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_ip_parameters.tcl           ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_utils.tcl                   ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_parameters.tcl              ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_pin_map.tcl                 ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_report_io_timing.tcl        ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_report_timing.tcl           ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/mem/mem_emif_fm_0/altera_emif_arch_fm_191/synth/mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va_report_timing_core.tcl      ; --            ; mem_emif_fm_0_altera_emif_arch_fm_191_jowu3va            ; --         ;
; TCL_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/altera_iopll_1931/synth/pcie_ed_dut_altera_iopll_1931_ulmtg4a_all_ip_params.tcl                       ; --            ; pcie_ed_dut_altera_iopll_1931_ulmtg4a                    ; --         ;
; TCL_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/altera_iopll_1931/synth/pcie_ed_dut_altera_iopll_1931_ulmtg4a_parameters.tcl                          ; --            ; pcie_ed_dut_altera_iopll_1931_ulmtg4a                    ; --         ;
; TCL_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/altera_iopll_1931/synth/pcie_ed_dut_altera_iopll_1931_ulmtg4a_pin_map.tcl                             ; --            ; pcie_ed_dut_altera_iopll_1931_ulmtg4a                    ; --         ;
; TCL_ENTITY_FILE                  ; ip/pcie_ed/pcie_ed_dut/intelclkctrl_200/synth/pcie_ed_dut_intelclkctrl_200_oamo3hq_parameters.tcl                            ; --            ; pcie_ed_dut_intelclkctrl_200_oamo3hq                     ; --         ;
; TOP_LEVEL_ENTITY                 ; top                                                                                                                          ; base          ; --                                                       ; --         ;
; VERILOG_CONSTANT_LOOP_LIMIT      ; 10000                                                                                                                        ; 5000          ; --                                                       ; --         ;
; VERILOG_INPUT_VERSION            ; SystemVerilog_2005                                                                                                           ; Verilog_2001  ; --                                                       ; --         ;
+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------------------------------------+------------+


+--------------------------------------------------------+
; Flow Elapsed Time                                      ;
+-------------------+--------------+---------------------+
; Module Name       ; Elapsed Time ; Peak Virtual Memory ;
+-------------------+--------------+---------------------+
; Synthesis         ; 00:36:00     ; 9198 MB             ;
; Fitter            ; 02:13:36     ; 19376 MB            ;
; Timing Analyzer   ; 00:06:09     ; 13000 MB            ;
; Assembler         ; 00:05:41     ; 9753 MB             ;
; Fitter (Finalize) ; 00:07:22     ; 19574 MB            ;
; Assembler         ; 00:01:44     ; 12798 MB            ;
; Assembler         ; 00:01:45     ; 12811 MB            ;
; Total             ; 03:12:17     ; --                  ;
+-------------------+--------------+---------------------+


+-------------------------------------------------------------------------------------+
; Flow OS Summary                                                                     ;
+-------------------+------------------+----------------+------------+----------------+
; Module Name       ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+-------------------+------------------+----------------+------------+----------------+
; Synthesis         ; DESKTOP-N9Q81IJ  ; Windows 10     ; 10.0       ; x86_64         ;
; Fitter            ; DESKTOP-N9Q81IJ  ; Windows 10     ; 10.0       ; x86_64         ;
; Timing Analyzer   ; DESKTOP-N9Q81IJ  ; Windows 10     ; 10.0       ; x86_64         ;
; Assembler         ; DESKTOP-N9Q81IJ  ; Windows 10     ; 10.0       ; x86_64         ;
; Fitter (Finalize) ; aegislash        ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Assembler         ; aegislash        ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Assembler         ; aegislash        ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
+-------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=off --write_settings_files=off top -c base
quartus_fit --read_settings_files=on --write_settings_files=off top -c base
quartus_sta top -c base --mode=finalize
quartus_asm --read_settings_files=off --write_settings_files=off top -c base
quartus_fit top -c base --finalize
quartus_asm top -c base
quartus_asm --read_settings_files=on --write_settings_files=off top -c base



