

================================================================
== Vitis HLS Report for 'fft_stage_5_023_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       25|  10.000 ns|  0.125 us|    2|   25|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       23|        17|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 20 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 21 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 22 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln2"   --->   Operation 27 'read' 'trunc_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%k1_3 = load i7 %k1" [src/main.cpp:18]   --->   Operation 32 'load' 'k1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i7 %k1_3, i7 %trunc_ln2_read"   --->   Operation 33 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.89ns)   --->   "%k1_4 = add i7 %k1_3, i7 1" [src/main.cpp:18]   --->   Operation 34 'add' 'k1_4' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln1057, void %.split_ifconv, void %._crit_edge.loopexit.loopexit57.exitStub" [src/main.cpp:18]   --->   Operation 35 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j1_load = load i32 %j1" [src/main.cpp:22]   --->   Operation 36 'load' 'j1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%m1_load = load i32 %m1"   --->   Operation 37 'load' 'm1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i32 %m1_load"   --->   Operation 38 'trunc' 'trunc_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1057_2 = trunc i32 %j1_load"   --->   Operation 39 'trunc' 'trunc_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %j1_load" [src/main.cpp:22]   --->   Operation 40 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%add_ln22 = add i8 %trunc_ln22, i8 160" [src/main.cpp:22]   --->   Operation 41 'add' 'add_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %add_ln22" [src/main.cpp:22]   --->   Operation 42 'zext' 'zext_ln22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%w_M_imag_addr = getelementptr i16 %w_M_imag, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 43 'getelementptr' 'w_M_imag_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_M_real_addr = getelementptr i16 %w_M_real, i64 0, i64 %zext_ln22" [src/main.cpp:22]   --->   Operation 44 'getelementptr' 'w_M_real_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real_addr" [src/main.cpp:22]   --->   Operation 45 'load' 'w1_M_real' <Predicate = (!icmp_ln1057)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 46 [2/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag_addr" [src/main.cpp:22]   --->   Operation 46 'load' 'w1_M_imag' <Predicate = (!icmp_ln1057)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln23 = add i6 %trunc_ln1057_2, i6 %trunc_ln1057" [src/main.cpp:23]   --->   Operation 47 'add' 'add_ln23' <Predicate = (!icmp_ln1057)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.40ns)   --->   "%xor_ln24 = xor i6 %add_ln23, i6 32" [src/main.cpp:24]   --->   Operation 48 'xor' 'xor_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %xor_ln24" [src/main.cpp:24]   --->   Operation 49 'zext' 'zext_ln24' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln24" [src/main.cpp:24]   --->   Operation 50 'getelementptr' 'IN_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 51 'load' 'IN_load' <Predicate = (!icmp_ln1057)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (1.11ns)   --->   "%icmp_ln27 = icmp_ult  i32 %j1_load, i32 31" [src/main.cpp:27]   --->   Operation 52 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%j1_4 = add i32 %j1_load, i32 1" [src/main.cpp:29]   --->   Operation 53 'add' 'j1_4' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.11ns)   --->   "%icmp_ln31 = icmp_eq  i32 %j1_load, i32 31" [src/main.cpp:31]   --->   Operation 54 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.20ns)   --->   "%add_ln34 = add i32 %m1_load, i32 64" [src/main.cpp:34]   --->   Operation 55 'add' 'add_ln34' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node j1_6)   --->   "%j1_5 = select i1 %icmp_ln31, i32 0, i32 %j1_load" [src/main.cpp:31]   --->   Operation 56 'select' 'j1_5' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m1_4)   --->   "%m1_3 = select i1 %icmp_ln31, i32 %add_ln34, i32 %m1_load" [src/main.cpp:31]   --->   Operation 57 'select' 'm1_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_6 = select i1 %icmp_ln27, i32 %j1_4, i32 %j1_5" [src/main.cpp:27]   --->   Operation 58 'select' 'j1_6' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_4 = select i1 %icmp_ln27, i32 %m1_load, i32 %m1_3" [src/main.cpp:27]   --->   Operation 59 'select' 'm1_4' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %m1_4, i32 %m1" [src/main.cpp:27]   --->   Operation 60 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln27 = store i32 %j1_6, i32 %j1" [src/main.cpp:27]   --->   Operation 61 'store' 'store_ln27' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln18 = store i7 %k1_4, i7 %k1" [src/main.cpp:18]   --->   Operation 62 'store' 'store_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 63 [1/2] (0.79ns)   --->   "%w1_M_real = load i8 %w_M_real_addr" [src/main.cpp:22]   --->   Operation 63 'load' 'w1_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 64 [1/2] (0.79ns)   --->   "%w1_M_imag = load i8 %w_M_imag_addr" [src/main.cpp:22]   --->   Operation 64 'load' 'w1_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_3 : Operation 65 [1/2] (1.35ns)   --->   "%IN_load = load i6 %IN_addr"   --->   Operation 65 'load' 'IN_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %IN_load"   --->   Operation 66 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln388_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load, i32 16, i32 31"   --->   Operation 67 'partselect' 'trunc_ln388_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 68 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_1"   --->   Operation 69 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 70 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 70 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 71 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 72 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 73 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 74 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 74 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 75 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 76 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 77 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 78 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 78 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 79 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 80 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 81 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 82 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w1_M_real"   --->   Operation 82 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_imag"   --->   Operation 83 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w1_M_imag"   --->   Operation 84 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w1_M_real"   --->   Operation 85 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.95>
ST_8 : Operation 86 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 86 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [5/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 87 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.95>
ST_9 : Operation 88 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 88 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [4/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 89 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 90 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 90 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [3/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 91 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [src/main.cpp:23]   --->   Operation 92 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%IN_addr_2 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln23" [src/main.cpp:23]   --->   Operation 93 'getelementptr' 'IN_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 94 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 95 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 95 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [2/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 96 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 97 [1/2] (1.35ns)   --->   "%IN_load_2 = load i6 %IN_addr_2" [src/main.cpp:23]   --->   Operation 97 'load' 'IN_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %IN_load_2" [src/main.cpp:23]   --->   Operation 98 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %IN_load_2, i32 16, i32 31" [src/main.cpp:23]   --->   Operation 99 'partselect' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 100 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/5] (2.95ns)   --->   "%p_r_M_imag_7 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 101 'hadd' 'p_r_M_imag_7' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%t1_M_real = bitcast i16 %trunc_ln23" [src/main.cpp:23]   --->   Operation 102 'bitcast' 't1_M_real' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%t1_M_imag = bitcast i16 %trunc_ln23_1" [src/main.cpp:23]   --->   Operation 103 'bitcast' 't1_M_imag' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [5/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 104 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [5/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 105 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [5/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 106 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [5/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 107 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 108 [4/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 108 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [4/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 109 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [4/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 110 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [4/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 111 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 112 [3/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 112 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [3/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 113 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [3/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 114 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [3/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 115 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 116 [2/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 116 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [2/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 117 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [2/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 118 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [2/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 119 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 120 [1/5] (2.95ns)   --->   "%p_r_M_real_3 = hadd i16 %t1_M_real, i16 %p_r"   --->   Operation 120 'hadd' 'p_r_M_real_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/5] (2.95ns)   --->   "%p_r_M_imag_3 = hadd i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 121 'hadd' 'p_r_M_imag_3' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [1/5] (2.95ns)   --->   "%p_r_M_real_4 = hsub i16 %t1_M_real, i16 %p_r"   --->   Operation 122 'hsub' 'p_r_M_real_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/5] (2.95ns)   --->   "%p_r_M_imag_4 = hsub i16 %t1_M_imag, i16 %p_r_M_imag_7"   --->   Operation 123 'hsub' 'p_r_M_imag_4' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.35>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:11]   --->   Operation 124 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4" [src/main.cpp:11]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/main.cpp:11]   --->   Operation 126 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln23" [src/main.cpp:25]   --->   Operation 127 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i16 %p_r_M_real_3" [src/main.cpp:25]   --->   Operation 128 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i16 %p_r_M_imag_3" [src/main.cpp:25]   --->   Operation 129 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln25_1, i16 %bitcast_ln25" [src/main.cpp:25]   --->   Operation 130 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (1.35ns)   --->   "%store_ln25 = store i32 %tmp, i6 %OUT_addr_2" [src/main.cpp:25]   --->   Operation 131 'store' 'store_ln25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln24" [src/main.cpp:26]   --->   Operation 132 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i16 %p_r_M_real_4" [src/main.cpp:26]   --->   Operation 133 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i16 %p_r_M_imag_4" [src/main.cpp:26]   --->   Operation 134 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln26_1, i16 %bitcast_ln26" [src/main.cpp:26]   --->   Operation 135 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (1.35ns)   --->   "%store_ln26 = store i32 %tmp_4, i6 %OUT_addr" [src/main.cpp:26]   --->   Operation 136 'store' 'store_ln26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 137 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('m1') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'm1' [14]  (0.489 ns)

 <State 2>: 2.65ns
The critical path consists of the following:
	'load' operation ('j1_load', src/main.cpp:22) on local variable 'j1' [24]  (0 ns)
	'add' operation ('add_ln23', src/main.cpp:23) [38]  (0.887 ns)
	'xor' operation ('xor_ln24', src/main.cpp:24) [46]  (0.409 ns)
	'getelementptr' operation ('IN_addr', src/main.cpp:24) [48]  (0 ns)
	'load' operation ('IN_load') on array 'IN_r' [49]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('IN_load') on array 'IN_r' [49]  (1.35 ns)

 <State 4>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [54]  (2.63 ns)

 <State 5>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [54]  (2.63 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [54]  (2.63 ns)

 <State 7>: 2.63ns
The critical path consists of the following:
	'hmul' operation ('mul_i_i') [54]  (2.63 ns)

 <State 8>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [56]  (2.95 ns)

 <State 9>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [56]  (2.95 ns)

 <State 10>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [56]  (2.95 ns)

 <State 11>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [56]  (2.95 ns)

 <State 12>: 2.95ns
The critical path consists of the following:
	'hsub' operation ('__r') [56]  (2.95 ns)

 <State 13>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [60]  (2.95 ns)

 <State 14>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [60]  (2.95 ns)

 <State 15>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [60]  (2.95 ns)

 <State 16>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [60]  (2.95 ns)

 <State 17>: 2.95ns
The critical path consists of the following:
	'hadd' operation ('__r._M_real') [60]  (2.95 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_2', src/main.cpp:25) [62]  (0 ns)
	'store' operation ('store_ln25', src/main.cpp:25) of variable 'tmp', src/main.cpp:25 on array 'OUT_r' [66]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
