# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do pwm_led_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source {/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:08:42 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source" /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v 
# -- Compiling module pwm_led_top
# 
# Top level modules:
# 	pwm_led_top
# End time: 20:08:42 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source {/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:08:42 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source" /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 20:08:42 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source {/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:08:42 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source" /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_gen.v 
# -- Compiling module pwm_gen
# 
# Top level modules:
# 	pwm_gen
# End time: 20:08:42 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM {/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:08:42 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM" /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v 
# -- Compiling module pwm_pll
# 
# Top level modules:
# 	pwm_pll
# End time: 20:08:42 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db {/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:08:43 on Aug 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db" /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/db/pwm_pll_altpll.v 
# -- Compiling module pwm_pll_altpll
# 
# Top level modules:
# 	pwm_pll_altpll
# End time: 20:08:43 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript work.pwm_led_top -t ns
# vsim -i -l msim_transcript work.pwm_led_top -t ns 
# Start time: 20:10:20 on Aug 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v(58): Module 'altpll' is not defined.
#  For instance 'altpll_component' at path 'pwm_led_top.b2v_inst'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:10:20 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.pwm_pll
# vsim work.pwm_pll 
# Start time: 20:10:35 on Aug 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/pwm_pll.v(58): Module 'altpll' is not defined.
#  For instance 'altpll_component' at path 'pwm_pll'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 20:10:35 on Aug 20,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.pwm_led_top -t ns -L /opt/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf
# vsim work.pwm_led_top -t ns -L /opt/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf 
# Start time: 20:15:12 on Aug 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(53): (vopt-2685) [TFMPC] - Too few port connections for 'b2v_inst3'.  Expected 3, found 2.
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(53): (vopt-2718) [TFMPC] - Missing connection for port 'debounced'.
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(59): (vopt-2685) [TFMPC] - Too few port connections for 'b2v_inst4'.  Expected 3, found 2.
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(59): (vopt-2718) [TFMPC] - Missing connection for port 'debounced'.
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(65): (vopt-2685) [TFMPC] - Too few port connections for 'b2v_inst5'.  Expected 3, found 2.
# ** Warning: /home/urielcontardi/Desktop/Projects/FPGA-Design-for-Embedded-Systems-Specialization/4_FPGA_Capstone-Building_FPGA_Projects/Week2/DE10litePWM/source/pwm_led_top.v(65): (vopt-2718) [TFMPC] - Missing connection for port 'debounced'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=6.
# Loading work.pwm_led_top(fast)
