.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000111000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000000000000000000
000001011000000000
000000000000000001
000000000000010110
000011010000011100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000001111000000000
000100001000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
101010100000000000000000000000000000000000001000000000
100001000000000111000000000000001011000000000000000000
000000000000000000000000010111001000001100111110000001
000000000000000000000011110000100000110011000000000100
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000010000100
000000000000000000000000000000001001001100111110000010
000000000000000000000000000000001100110011000000000001
000000000000001001100000000000001001001100111110000010
000000000000000001000000000000001100110011000000000000
000000000000000000000000010101101000001100111110000101
000000000000000000000010000000100000110011000000000010
010000000000000000000000000101101000001100111110000001
010000000000000000000010100000100000110011000000100010

.logic_tile 5 1
000000000100000000000000000000000000000000001000000000
000000000100000000000011100000001100000000000000001000
000000000000001000000011100111011110000011111000000000
000000000000000001000000000000010000000011110000000100
000000000000000000000110110000001010000011111000000000
000000000000000000000010100000011101000011110000000001
000000000000001101100110100000001010000011111000000000
000000000000000101000000000000011101000011110000000100
000000000000001000000110010000011011000011111000000001
000000000000000011000010000000001000000011110000000000
000000000000000000000110000111111011000011111000000000
000000000000000000000000000000001001000011110000000001
000000000000000001100111100111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001001100011100111011011000011111000000000
000000000000001011000100000000111101000011110000000001

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001011111100000010000000000000
000000000000000000000000001011101101000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000001000000000000010011000000000000001000000000
100000000000000000000010000000100000000000000000000000
110000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000001
000000000000001000000000000111001000001100111100000000
000010100000000001000000000000100000110011000000000000
000000000000000000000010110101101000001100111100000000
000000000000000000000111010000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000100000000110000111101000001100111100000000
000000000001000000000000000000100000110011000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011111000111101010000000000
000000000000000011100000000001100000000010100000000000
000000000000000000000000011001001010110000000000000000
000000000000000000000011101011011110000011000000000000
000000000000000011100000000011100000011001100000000000
000000000000000000100000000000101000011001100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010000011000000000000
000000000000000000000010011101001101110000000000000000
000000000100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000010011100000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000000111100111100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111000010110001100000000000001000000000
000000000000000111000110100000000000000000000000000000
000000000000001101100000000000000001000000001000000000
000000001110000111000011110000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000010011100111000001000000000000001000000000
000000000000100000100100000000100000000000000000000000
000000000000000000000000000101101000000001110000000000
000000000000000000000000000000101010000001110000100000
000000000000000000000010001111111010101000000010000000
000000000000000000000100000101101011100000010000000010

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000010000001000001100111110000000
000000000000000000000011110000001100110011000011010001
101010000000011101000010100101001000001100110100000000
100001000000101111000010100000000000110011000011000101
000000000000000001100010100001111110000000000010000001
000000000000000000000010101001101111010000000010000001
000000000000000000000000001001101011010000000000000000
000000000000000101000000000001101010000000000000000000
000010000000001000000000000101011110100000000000000000
000001000000000001000000001101111100000000000000000000
000000100000000001100000001011001010000000000000000000
000001000000000000000000001001011011000010000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000011111001001000000000010000000
010000000000000001000010101111111100000000010000000000

.logic_tile 5 2
000000000000000001000010000001000000000000001000000000
000000000000001101000000000000001010000000000000010000
101001000010100001100000000111000000000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000000111000000001001101001011100000000000000
000000000000000000000000001111001101111100000000000001
000000100000000111000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000010000000000000010000011100000100000000000000
000000001010000000000010010000000000000000000000000000
000000000000000001100000001101111111001100110000000000
000000000000000000100010100011101111000100100000000000
000000000000001001000110000000000000000000100110100000
000000000110000101000100000000001000000000000000000001
010000000000001001000110010111001101000000000000000000
110000000000001001000010010111111110000010000000000000

.logic_tile 6 2
000000000000000000000010110101111010000010100000000000
000000000000000000000011111011011001000000010000000000
101010100000001001100000000000000000000000000000000000
100001000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000001111000100000000
000000000000000101000010100000001101001111000000000000
000000000000000000000110010111011110000010000000000000
000010100000000000000011111111101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001101100110110001000001100000010000000000
000000000000000101000010100000101000100000010000000000
110000000000001101100110100111111111100000000000000000
000000000000000101000000000111101000000000000000000000

.logic_tile 7 2
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000001100000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
110000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000100000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001000000110000111101000001100111100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 8 2
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000000000111011110001100111100000000
100000000000000000000000000000010000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100110100000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000010
010000000000000000000110100101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000101100110110011101010000010000000000000
000000000000000000000010100101111011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111011001000010000000000000
000000000000001101000000001101001000000000000000000000
010000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000010100000000000000000000111100000000000001000000000
000000000000001001000000000000000000000000000000001000
000000000001010000000000000011000000000000001000000000
000000000000100000000000000000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000110110111000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000010001000000000000001000000000
000000001110001011000011010000001101000000000000000000
000000000000001000000000010011000001000000001000000000
000010000000001011000010100000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001001000000000000101101000000000000000000

.logic_tile 2 3
000000000100000000000110000111100000000000001000000000
000010000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000111000110000001011010000011111000000000
000000000100000000100000000000101101000011110010000100
000000000000001000000000000101000001000010101010000010
000000000000001111000000000000101101000001010010100101
000000000000000000000111010000000000000000001000000000
000000000000000000000110000000001010000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000011100001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000011100111000111100000000000001000000000
000000000000000111100100000000101001000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000001111000100000000001110000000000000000000
000000000000000000000111000111000001000000001000000000
000000000000001111000011110000101111000000000000000000
000000000000000111000011100011100001000000001000000000
000000000000000000100100000000101101000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000100011110000000000000000000000000000

.logic_tile 5 3
000000000000100000000011100011111010000011111000100000
000000000000010111000000000000111100000011110000001000
000000000010000011100111010001000000000000001000000000
000000000000000000000111010000001011000000000000000000
000000000000000001000000010011100001000000001000000000
000000001010000000000011010000001010000000000000000000
000000000000000011100000000001100001000000001000000000
000000000010000000100010100000101001000000000000000000
000000001100001000000000000111000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000001110001000010010111000000000000001000000000
000000000000100000000110000000101001000000000000000000
000000000000000000000010000111111001000011111000000000
000000000000000001000000000000001101000011110000100000
000000000000001000000010010111100001000000001000000000
000000000000000011000011000000101111000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011111111010100010000000000000
000000001010000000000011111111111111000100010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000010001011111111100000000000000110
000000000000000000000100001001101011000000000000000000
000000000000001000000110100000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000011100101001101100000100000000000
000000000000000000000000000000111100100000100000000000
000000000001001000000111110000000000000000000000000000
000000000000000101000110010000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000010100000001100110011000000000000
110000000000001000000110010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000011011101000000000000000000
000000000000000000000000001111001110000001000000000000
000000000000000001000000000111101110001100110100000000
000000000000000000000000000000010000110011000000100000
000000000001000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000000101011000000000000000000000
000000000000000000000000001101111010000000100000000000

.logic_tile 8 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001000000110000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 9 3
000000000000001111000000001000000000100000010000000000
000000000000000011100010101001001110010000100000000000
101000000000001101100000000001101011000010000000000000
100000000000000101000010101101011000000000000000000000
110000000000001101100110110111100000000000000000000000
010000000000000001000010100000000000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001000000000000000000100
000000000000000101000000010001011100000000000000000000
000000000000000000100010001111000000111100000000000000
000000000000000001100000010011101001100000000000000000
000000000000000000000010000101111111000000000000000000
000000000000000001100110000011011010100000000000000000
000000000000000000000000000001011010000000000000000000
000000000000001000000000000111000001111111110010000000
000000000000000001000010110001101100110000110000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000110000001001110000011111000000000
001000000000000000000100000000111100000011110010010110
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011101111101000001011110000000000
001000000000000000000000001111001010000011010000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001111000000010111100000101001010000000000
001000000000000001000011011101100000000000000000000000
000000000000000111000011101111001100000010000000000000
001000000000000000000000000111111100000000000010000001
000001000000000101100011110011111100010100000000000000
001000000000000000000011110000010000010100000010000000
000000000000001000000110011111001100000001010000000000
001000000000001011000010000101110000000000000000000000

.logic_tile 2 4
010000000000001000000010110001000000000000001000000000
001000000000000101000010100000101000000000000000010000
101000000000000000000110000111001010000011111000000000
100000000000000000000000000000010000000011110010000110
000001000000000000000011100000001000110000000000000000
001000000000000000000100000000001001110000000000100000
000000000000000001000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010010100000010000000000001000001100001100110100000001
111000000000000000000000001001010000110011000010100011

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000011100000010011100000000000001000000000
001000000000000000100011010000000000000000000000010000
000000000000000001100000000000000000000000001000000000
000000000000001111000000000000001111000000000000000000
000001000110000011100111000111101001011100000000000000
001010100000000001000010001011001000111100000000000000
000000000000001000000110000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000000000001000000111111110000000000
001000000000000000000010000111000000000000000000000000
000000000000000111100000000101001010100010000000000000
001000000000000000000000000101101011000100010000000000
000001000000000001000000001101111001100000000000000000
001010100000000001000011111101001111000000000000000000
000000000000000101100110100001011111110011000000000000
001000000000000001100000000111101011000000000000000000

.logic_tile 5 4
010010100011011011100011110101101000000011111000000000
001000000000000001100110100000111000000011110000010010
101000000000000000000000010101101010000011111000000000
100000000000000000000010100000111100000011110000000010
000001000001000111000111010000001000111100001000000000
001010100000100000100110010000000000111100000000000000
000000000000001000000011110000000000000000000000000000
001000000000000011000011010000000000000000000000000000
000011100000000001100000010101011011011111110000000000
001010000000000000000010000101101001111111100000000000
000000000000000000000011101000000000000000000100000000
001000000000000000000100001011000000000010000000000000
000000000100000000000010010111011110000000000010000000
001000001100010000000011011001101101001001010000100000
000000000000001000000010001111011110100010000000000000
001000000000000001000000001101111000001000100000000000

.logic_tile 6 4
010000000000001111000111100001101110000011111000000000
001000000000000001000100000000011000000011110010001001
000000000000000111000111010101001010000011111000000000
000000000000000111000111110000011001000011110010000001
000001000001010001100011100011100000000000001000000000
001000000000000111000100000000101110000000000000000000
000000000000001000000111100111011000000011111000000000
001000000000000111000100000000111100000011110000000101
000000000000000111100011100101011011000011111000000000
001000000000000000000100000000001100000011110000000001
000010100001011000000010000101100001000000001000000000
001001000000100001000010000000101001000000000000000000
000000000001110111000110010011000001000000001000000000
001000000000000000000011000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000001000000000000000000000

.logic_tile 7 4
010000000000001000000011100000000000000000001000000000
001000000000000101000100000000001000000000000000001000
000000000000001001100000010101000000000000001000000000
000000000000000101000011110000000000000000000000000000
000000000000000101100110100000000000000000001000000000
001010001100010000000000000000001100000000000000000000
000000000000000111000110000101000000000000001000000000
001000000000000000100000000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000111000011100000001000000000000000000000
000000001100000101000000010001101101000011111000000000
001000000000000000100010000000111000000011110000000000
000000000000000000000000000111101001000011111000000000
001000000000000000000000000000011101000011110000000000
000010000000001000000000000101111011000011111000000000
001001000000001011000000000000101100000011110000000000

.logic_tile 8 4
010000000000001000000110000000001000001100111100000000
001000000000000001000000000000001000110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000000000000010100000001000001100110100000000
001000000000000000000000000000001001110011000000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000001100000000001001011001000000000000000
001000000000000000000000000001111011000000000000000000
010000000000000000000000000011011101000010000000000000
001000000000000000000000001011101100000000000000000100

.logic_tile 9 4
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000000000110000111100000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
001000000000000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000000000000110010111101000001100111100000000
001000000000000000000011010000100000110011000000000000
010000000000001101000000010000001001001100111100000000
101000000000000001100010000000001001110011000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000100000100000000
100000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
010000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000001000000000000000011000000011111010100001
000000000000000001000010110000011100000011110000000000
000000000000000000000110000000000001000000001000000000
001000000000000000000000000000001100000000000000000000
000000000000000000000111010101011110000011111010000000
001000000000001101000110000000110000000011110000000010
000000100000000001100000010000001111000011111000000001
001001000000000000000011010000001000000011110000100000
000010100000000000000110000111101100000011111000000001
001001000000000001000010000000010000000011110000000010
000000000000001000000000000101111110000011111000000000
001000000000001011000000000000100000000011110010100010
000000000000001001100010000011111011000011111000000001
001000000000001011000100000000111101000011110000100010

.logic_tile 2 5
010000000000001111000000010000000000000000001000000000
001000000000000011000011010000001000000000000000001000
000000000000000111000000010001100000000000001000000000
000000000000000000000011010000101011000000000000000000
000000000000000000000000010011100000000000001000000000
001000000000000000000011000000101001000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000000000000011000000001011000000000000000000
000000000000000000000000000001100001000000001000000000
001000000000000000000000000000001001000000000000000000
000010000000001011100010000000000000000000001000000000
001001000000001011100000000000001000000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000000000100
000000000001010000000111011111111101000000100000000000
001000000000100000000111011111101100000000000010000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000001000000011100000000000000000001000000000
001000001110000011000000000000001000000000000000001000
000000000000000011100000000001100000000000001000000000
000000000000001001100011100000001110000000000000000000
000000000000000000000000010111001100000011111000000000
001000000000001111000011110000101101000011110000000100
000000000000000000000111010011100000000000001000000000
001000000000000000000110000000101010000000000000000000
000000000000000101000000010001001011000011111000000100
001000001110000000000010110000111100000011110000000000
000010100001011000000000000001100001000000001000000000
001001000000100001000010000000101000000000000000000000
000000000000011000000000010101111111000011111000000001
001000000000101101000010000000101011000011110000000000
000000000000001000000000000000001000111100001010000000
001000000000000101000000000000000000111100000000000000

.logic_tile 5 5
010000000000000111000000000000000000000000001000000000
001000000000011001000011110000001010000000000000001000
101001000000000101000000000001001010001100111000000000
100000000000000000000000000000001000110011000000000000
010000100001000101000000010011101000001100111000000000
011001001010100000100011110000001000110011000000000000
000000000000000000000110000111001000001100111000000000
001000000000000000000000000000001101110011000000000000
000000100000000000000010001111101001101010010100000001
001001000000000000000100000011001011011010100010000000
000000000000000101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000010100000000011100111000000000000000000000000000000
001001000110000000000100000000000000000000000000000000
110000000000001000000000000111000001001001000000000000
101000000000000001000000001101101000000000000000000000

.logic_tile 6 5
010000000100000000000000010111000000000000001000000000
001000000000000000000010100000001101000000000000010000
101000000000000000000110100101100000000000001000000000
100000000000000000000000000000001100000000000000000000
010000000000000101100111000000000000000000001000000000
111000000100000000000110110000001110000000000000000000
000000000000001011100010100000001000111100001000000000
001000000000010101100100000000000000111100000000100000
000000000000000001000000001000011000010111000110000000
001000000000010000000010000011011010101011000000000101
000000000000001000000000001001000000100000010110000000
001000000000001011000000001001101011111001110001000010
000000000001000111000000001111011011000000000000000000
001000000110100001000000001101001010110011000000100000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000001111100000000111011010000011111000000000
001000000000000001100000000000001000000011110000010000
101000000000001000000000000011011010000011111000000000
100000000000001011000000000000001100000011110000000000
110010000000000111100011100000001000111100001000000000
111000000000000000100100000000000000111100000000000100
000000000000001111100110000000011010000100000000000000
001000000000000111100000000000010000000000000000000000
000000000000001001100110100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000100
001000000000000000000000000000000000000000000001000000
000010000000001000000110000001011111100000000000000000
001000001010000011000000001101001000000000000000000001
000000000000000001100000000111101010000001010000000000
001000000000000111000000001011000000010100000000000000

.logic_tile 8 5
010000000000000000000000001101111101000000000000000000
001000000000000000000000001111101100000001000000000000
101000000000000101100110000101111111000000000000000000
100000000000000000000000000011001111000000100000000000
000000000000000000000011100001111110101011110000000000
001000000000000000000000001111000000111110100010000000
000000000000001001100110011101001111100000000000000000
001000000000000001000110011001101101000000000000000000
000000000000001101000110101011001110000010000000000000
001000000000000101000000001101111100000000000000000000
000000000000001101100010100111111010001100110100000000
001000000000000101000000000000000000110011000000000000
000000000000001001100110010000000000000000000000000000
001000000000000001000010100000000000000000000000000000
010000000000000101000110110000000001100000010000000000
101000000000001111000010100111001010010000100000000000

.logic_tile 9 5
010000000000000000000110000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
001000000000000000000010000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
001000000000000001000000000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
001000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111100000000
001000000000000001000000000000100000110011000000000000
010000000000000000000110010111101000001100111100000000
101000000000000000000010000000100000110011000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000001001000000000000000000000000000001000000000
000000000000101011000011100000001000000000000000010000
101000000000001001100000000011000000000000001000000000
100000000000000001000000000000100000000000000000000000
010000000000000000000010101111101000010100000000000000
010000000000000000000110110011101111000100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000010000000000000000011110010000010
000000000000001000000000010000011000000100000100000000
000000000000000011000010000000000000000000000000100000
000000000000000000000010001001100000001100110100000000
000000000000000000000000001011000000110011000000100000
110000000000000001000000011101011100000000000000000000
110000000000000000000011110001111011000000010000000100

.logic_tile 2 6
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001011100111100000000000000000001000000000
000000000000000101100000000000001101000000000000000000
000000000000000000000110000111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000100000000001100110000001100001000000001000000000
000001000000000000100100000000001100000000000000000000
000000000000000001100000000111100001000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000001000000110010111111011000011111000000000
000000000001001001000010010000101101000011110010000000

.ramt_tile 3 6
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
101010100000000000000000000001100000000000001000000000
100001000000000101000011110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000010100000001011000000000000000000
000000000000000000000000001011101001011100000000000000
000000000000000000000000000011101001111100000000000000
000000000000001111000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000101100011100000001110000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000001111000100000000000000
000000000000000000000000000101001100001000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000
101000000000101000000010110011000000000000000100100000
100000000001000101000010100000100000000001000010000001
010000000000000000000010011111011001000011110000000000
110000001000000000000010000001011001000010110000000000
000010000000001001100000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000000000010001000000010000011010000100000000000000
000000000000100000000010010000000000000000000000000000
000000000001000000000000001101101110110011000000000000
000000000000000000000000001111001111000000000000000000
000000000000000001100000010101001100010111110010000100
000000001110000111000011010000100000010111110001000001
110000000000000000000000010000000000000000000000000000
100000000110000000000011010000000000000000000000000000

.logic_tile 6 6
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000000101000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
110011100000000101100110000001101000001100111000000000
010001000000000000000000000000000000110011000000000001
000000000000010000000110000011001000001100111000000000
000000000000000000000000000000000000110011000000000001
000010000000000000000110000000001001001100111000000000
000000000000000101000110000000001100110011000000000100
000000000000001000000000010000001000111100001000000100
000000000000001001000010100000000000111100000000000000
000010100000000000000000001111111111001000100000000000
000000000000000000000000000011011011010001000000000000
110000000000101000000110010111101010010111110110000000
100000000000001011000111011011110000000001010000000000

.logic_tile 7 6
000000000000000011100111000001000000000000001000000000
000000000010000000100100000000000000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000100000000010000000001001000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000111010101100000000000001000000000
000000000000100000000111100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000010000000000000011000001000000001000000000
000000000000100000000000000000101011000000000000000000
000000000000000000000000000111111111000011111010000000
000000001110000111000010110000101001000011110000100000
000000000000001001100000010111100000000000001000000000
000000000000001001100011010000001110000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000101000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000001000000000000000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000001001111000100000000
000000000000000000000000000000001100001111000000100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101001100100000000000000000
100000000000000000000000000001101011000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000000000000000000000001000
101000000000000101000000000000000001000000001000000000
100000000000000000000000000000001011000000000000000000
010000000000000000000000000111001000001100111100100000
010000000000000000000000000000100000110011000000100000
000000000000000001000110000111001000001100111100100001
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000100000
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000000000110011000000100000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000100010
010000000000000001100000000101101000001100111100000100
110000000000000000000000000000100000110011000000000010

.logic_tile 2 7
000010100100001111000000000101111000000011111000000000
000000000000000001100000000000001000000011110010010000
000000000000001111100000010111000000000000001000000000
000000000000000101100010100000101110000000000000000000
000000000001001000000110011101101000011100000000000000
000000000000100011000011100111101011111100000000000000
000000000000000101100110110001101110000000000000000000
000000000000000111000011001101101110110011000000000000
000000000000010000000000001001101010010001000000000000
000000000000101101000000001101001100001000100000000000
000000000000100000000000000001111011000000100000000000
000000000001010000000000000001001110010000000000000000
000010100010000101000010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000001000000000000011000001000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000

.logic_tile 5 7
000000000000000101000000010001000001000000001000000000
000000000010000000000010000000001011000000000000001000
000000000000000101000010100001111100000011111000000000
000000000000001101000110110000111100000011110000000000
000000000000000000000110010001101010000011111000000000
000000000000000000000110010000111001000011110000000000
000000000000001001100011110011001010000011111000000000
000000000000001001100010010000011101000011110000000000
000000000000001001100110010111011011000011111000000000
000000000000000011000011010000101100000011110000000000
000000000000101001100000010000011011000011111000000000
000000000001010001000010100000001100000011110000000000
000000000000000000000000010000001000111100001000000000
000000000000000000000011000000000000111100000000000000
000000000000000000000000001011011001000000010000000000
000000000000000000000000001101101000000000000000000010

.logic_tile 6 7
000000000000000000000011110001000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000001000000000000000010010000000000000000000000000000
000000000000100000000111000000001110000011111000100000
000000000001010000000010100000011001000011110000000010
000100000000000111000000010101000000000000001000000000
000000000000000001000010000000100000000000000000000000
000000001110001001100000000101100000000000001000000000
000000000000001001100011100000000000000000000000000000
000010000000001101000000000011000001000000001000000000
000000000110000011100000000000001100000000000000000000
000000000000000000000000001101101100010101011000000000
000000000000000000000010111001101101101010100000100000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 7 7
000000000000001000000000010101011101000011111000100000
000000000000001111000011110000011111000011110001010000
000000000000001000000000000001000000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000001111000000000000000000000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000011100000000111001001000000110000000000
000000000000000000100010110101101000000011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010010
101000000000000101000000000111001000001100110100000000
100000000000000101000010100000000000110011000000000010
010000000000000000000011101101101110000001000000100000
110000000000000000000000001101001110000000000000000000
000000000000001001100010110101100001100000010000000000
000000000000000001000011000000001011100000010000000011
000000000000000000000000001001100001000110000000000000
000000000000000000000000001001001000000000000000000000
000000000000000000000000001101101110000000000000000000
000000000000000000000000000101101110000100000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000111100000000001111010001000000000000000
110000000000000000000000000111111000000000000000100000

.logic_tile 2 8
000000000000000000000011110000000000000000001000000000
000000000000000000000010000000001111000000000000001000
000000000000000001000000000101000001000000001000000000
000010000000000000100011100000101110000000000000000000
000000000000001101100111000011111010000011111000000000
000000000000000101000110100000001001000011110010000000
000000000000001000000000010011000001000000001000000000
000000000000001111000010000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000101110000000000000000000
000000000000000001100110000011100000000000001000000000
000000000000000000100110010000101010000000000000000000
000000000000000111000110000101111000000011111000000100
000000000000000000000100000000101010000011110010000100
000000000000001000000000010001101000000010000000000000
000000000000001001000010011001101011000000000000000010

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000001000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000110100000000000000
000000000000000000000000000011101000111100000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000

.logic_tile 5 8
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
101000000000000000000110011000011110000100101100100000
100000000000000000000010001111011100001000010000000010
110000000000000000000000000000001000000100101100100000
110000000000000000000000000111001101001000010000000000
000000000000000001100000001000001000000100101100100000
000000000000000000000000001111001001001000010000000000
000000000000000001100000010000001001000100101100000000
000000000000000000000010000111001100001000010000100010
000000000000001000000000001101101000010100001100000001
000000000000000001000000001111000000000001010000100000
000010000001010111100011000000001001000100101110000000
000000000000000000000000000111001001001000010010100000
110001000000000000000110101000001001000100101110000000
100000100000000000000010001111001001001000010000100010

.logic_tile 6 8
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000101011000000000000010000
101000000000000101000110000001100000000000001000000000
100000000000001101100010100000001010000000000000000000
110000000000001000000010100111011000000011111000100000
010000000000000011000111100000101001000011110000000000
000000000000001000000110111011101000000010110000000000
000000001000000101000010101111001101000001010000000000
000000000000100000000010101101101011000000110000000000
000000000001011101000110111001111110000000000000000000
000000000000001001000010001101101110110011000000000000
000000000000000001000000000011101010000000000000000000
000000000000000101000010110011111010000011110000000000
000000000000000000100010000011100000000000000000000000
110000000000000001100000010111000001000110000100000000
100000000000000000000010010000101001000110000000000100

.logic_tile 7 8
000011100000000000000000000101000001001001000000000000
000011100000000000000010010111101011100000010000000001
101000000000000111100000000101100000000000000100000000
100000000000000000100000000000100000000001000000000001
010000000000000011100010110000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000111100101101110101011110010100001
000000000000000101000100001101100000111110100000000000
000000000000000000000111000011000000001001000000000000
000000000000000001000100000000101100001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101111000101000100000000000
000000001110000000000000001101001010101000010000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000000000001000000001000000000
100000000000000000000000000000001111000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000111100110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000001110000000000000000000000000110011000000000000
000000000000000101100000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
010000000000001001100000010101101000001100111100000000
110000000000000001000010100000100000110011000000000000

.logic_tile 9 8
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000001101100110101111111010100000000000000000
100000000000000101000000001011011001000000000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010101101011001000010000000000000
000000000000000000000100001001101000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110010000000001001111000100000000
000000000000000000000010000000001100001111000000000000
000000000000000000000000000000011101001100110100000000
000000000000000000000000000000001101110011000000000000
010000000000000011100000001011101000000000100000000000
110000000000000000100000000011111101000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000011100000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000000000111100111100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000111101001111100000000000000
000000000000000011000000000011001111011100000010000000
000000000000000000000000000111011001000100000000000000
000000000000000001000000000000011100000100000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000001000000000000000000000001110000011111000000000
100000000000000000000000000000011100000011110000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000010110000000000000000000000000000
000000000000000101000010110101100000000000001000000000
000000000000001101100110000000000000000000000000000000
000000000000000001100000001011101001111100000000000000
000000000000000000000000001101001100111000000000000000
000000000000000101000000001101011100000000000010000001
000000000000000101000010001101110000101000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000101001100000001000001000000100101110100000
000000000001010001000011111001001000001000010000010010
101000000000001001100110010001101000010100000110100000
100000000000000101000111100001100000000010100000000010
010000000001000101000010101000000000000000000000000000
010000000000000000000010100011000000000010000000000000
000000000000000101000011111101111011000000010000000000
000000000000000000000010010001011011010000000000000000
000000000000000000000110000111101110111110100000000010
000000000000000000000100000000100000111110100000100000
000000000000001000000111100101001011000010000000000000
000000000000000001000110111101011001000000000000100000
000000000000000000000000000000011110000011110000000000
000000000000000001000000000000010000000011110010000000
110000001100000000000000011011111000110110100000000000
100000000000000000000010101011101101111000100000000000

.logic_tile 6 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000110110011111110101010101000000000
000000000000100000000010010000100000101010100000100010
000000000000001101100010100000001001110011001000100000
000000000000000101000000000000001111110011000000000010
000000000000001000000000000000001000110011001000000000
000000000000001001000000000000001010110011000000000010
000000000000100000000000000000001000110011001000000000
000000000001010000000000000000001010110011000000000010
000000000000000000000000010000001000111100001000000000
000000000000000000000010010000000000111100000000000000
000000000000000000000000001101111000101000000000000000
000000000000100000000000001001011011101001000000100000
000000000000000001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000010001100000000000001000000000
000000000000000000000011100000000000000000000000001000
101000000000001111100000000101100000000000001000000000
100000000000000001100000000000101110000000000000000000
010000000000000000000000000111000000000000001000000000
010000000000000111000000000000100000000000000000000000
000000000000000111000111000000001000111100001010000000
000000000000000000000100000000000000111100000001000100
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001111100011000000000000000
000000000000001001000000000000001010011000000010000000
000000000000001000000000011101000001101111010000000000
000000000000001111000011110011001000110110110000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100111100000000
100000001010001111000000000000001000110011000000000000
000000001110001000000110010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000000000001001001100111100000000
010000000000000000000000000000001101110011000000000000

.logic_tile 9 9
000000000000001000000000001101001010000010000000000000
000000000000000001000000000001011011000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101101011010000000000000000
000000000000000000000000000001101111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001000001100000010000000000
000000000000000000000010010000001100100000010000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000001000000000000101000001000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000111000000000101100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000101000000000000000000000000001000000000
000000000000001101000000000000001101000000000000001000
000000000000000000000000000000001010000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000010110101001111000011111000000000
000000000000000000000110000000111011000011110000000000
000000000000001001100111100000000000000000001000000000
000000000000000001000000000000001000000000000000000000
000010100000000001100110100101111110000011111000000000
000001000000000000000010100000000000000011110000000000
000000000000000000000000000101111110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010111101001111100000000000000
000000000000000000000010100001001110111000000000000000
000000000000001101100000000101001100000000000000000000
000000000000000101000000001011111111000001000000000000

.logic_tile 5 10
000000000000101111100000000000000000000000001000000000
000000000111011011100010110000001001000000000000001000
101000000000000000000000000101011000000011111000100000
100000000000001101000000000000000000000011110000000000
000000000000000001100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001001000010010000001000111100001000000000
000000000000000101000010000000000000111100000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000001111111100010110000000000000
000000000000000000100000001011011000010110100000000000

.logic_tile 6 10
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000110100101000000000000001000000000
100000000000000000000000000000001011000000000000000000
110000000000000101100000000101001001001100111000000000
110000000000000000000011100000101011110011000000000000
000000000000001011100111100101101000001100111000000000
000000000000000101100010100000001011110011000000100000
000000000000000000000000001101101001111011010100000000
000000000000000000000000001111001100100001000001000000
000000000000001000000000000000011111101111110000000000
000000000000000001000000001111001110011111110010000010
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000000000000101000111001000000001011111100000000000
100000000000001101100100001001001011101111010000000100

.logic_tile 7 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000001100000000111000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000001011000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000101000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000001111100110000111101000001100111100000000
110000000000000001000000000000100000110011000000000000

.logic_tile 8 10
000000000000000000000110100101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101001000000000000000000000000001000001100111100000000
100000000000000000000010100000001100110011000000000010
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000010001101100110100101001000001100110100000000
000000000000000101000000000000100000110011000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111011000010000000000000
000000000000001011000000001001101010000000000000000000
000000000000000000000000011101001110100000000000000000
000000000000000000000010001001011011000000000000000010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000111000111100000000001000000001000000000
000000001000000000100000000000001010000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100010000000000000000000001000000000
000000000010100000100000000000001011000000000000000000
000000000000000111000011100101000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001001001001011100000000000000
000000000000000000000000000101001011111100000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000001100110010001001110010000000000000000
000000000000000000100010011101111001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000001100110000000001
000000000000000000000000000001001111110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000111010101101110001100110000000000
000000000000000000000010010101110000110011000000000000
101000000000001000000110000101000000010110100100100000
100000000000001001000100001011101001011001100001000100
110000000000000101000010100000000000000000000100000000
110000000000000000000010100111000000000010000001100000
000000000000000000000011100000000001000000100000000000
000000000000000000000010000000001001000000000000000000
000000000000000001100010001111001000010110100100000100
000000000000000000000000001101010000101010100001000000
000000000000000000000000000111111000000001010000000000
000000000000000000000000000011100000000000000001100000
000000000000001001000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000000000000110000000001000010011100100000000
100000000000000000000000001101011001100011010001100000

.logic_tile 6 11
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000010
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
110000000000000001000000000101101000001100111100000000
110000000000000000000000000000100000110011000000000000

.logic_tile 8 11
000000000000001101100111001001001001000001000000000000
000000000000000001000100001011011011000000000000000000
101000000000001101000110000101000001001100110100000000
100000000000000101000000000000001110110011000000000000
000000000000001001100110110111011110000000000000000000
000000000000000101000010100111101010000010000000000000
000000000000001111000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010101001011000010000000000000
000000000000000000000010001101101000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000000010001111001100000000000000000
000000000000000000100010011011011110000000000000100000
010000000000000101000000000001000001100000010000000000
110000000000001101100000000000001010100000010000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000010000100010010
000000010100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100110100000000
001000000000000000000010100000100000110011000000000000
000000000000000001100000010000000001001111000100000000
001000000000000000000010000000001100001111000000100000
000000000000001000000000001011001010100000000000000000
001000000000000001000000001101111110000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
111000000000000000100000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000000000000000011101010001100110100000010
001000000000000000000010110000000000110011000010000001
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000000011111100100000000000000000
001000000000000001000000001001101100101000010000000000
000000000000000001100010100000011010000100000100000101
001000000000000000000000000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000010110100000000000
111000000000000000000000000011000000101001010000000000

.logic_tile 2 13
010000000000000000000111000000000001000000001000000000
001000000000000000000000000000001011000000000000001000
000000000000000000000000000101011010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000001100110000000001110000011111000000000
001000000000000000000000000000011101000011110000000000
000000000000000111100110110101001110000011111000000000
001000000000000000000010000000111001000011110000000000
000000000000000000000000010000011111000011111000000000
001000000000000000000010000000001100000011110000000000
000000000000001001100000000000011111000011111000000000
001000000000000001000000000000001100000011110000000000
000000000000000000000010100101111110000011111000000000
001000000000000000000110110000110000000011110000000000
000000000000000101000000000000001000000011110001000000
001000000000001101100010110000000000000011110000100000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000001000
111000000000000101000000000001000000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000001
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000100000110011000000000000
110000000000000111100000010000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 2 14
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111000000010100000000000
000000000000000000000000000001010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110010100000000000000
000000000000010000000000001001111110101100000000000001
000000000000001000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000001110010100000000000100
000000000000000000000000001001010000101000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100111000111001100000010010000000000
000000000000000000100000001101111010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000001001111111000000000001
000000000000000000000000000000011000111111000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001111011011010000000000000000
000000000000000000000000000011111111000000100000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000001101111001000000000000000000
000000000000000000000000000111101001110000000000000000
000000000000000011100000001001111011100001000000000000
000000000000000000100011101101101100001000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001001111111000000000000000000
000000000000000000100000000001101011001000000000000000
000000000000000000000010000101111001101001010000000000
000000000000000000000000001111101110000100000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000100000000000000
000000000000000000
000000000000011000
000000011000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001101111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 5 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 switch1_SB_LUT4_I2_O_$glb_sr
.sym 3 switch2_SB_LUT4_I2_O_$glb_sr
.sym 4 clk$SB_IO_IN_$glb_clk
.sym 5 car1.speed_counter_SB_DFFESR_Q_R[0]_$glb_sr
.sym 6 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_$glb_ce
.sym 7 reset_$glb_sr
.sym 8 switch1_SB_LUT4_I0_O[1]_$glb_clk
.sym 48 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 49 green_SB_LUT4_O_I0[1]
.sym 50 green_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52 green_SB_LUT4_O_I0[0]
.sym 188 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 217 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 253 green[0]$SB_IO_OUT
.sym 291 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 293 vsync_SB_LUT4_O_I2[0]
.sym 295 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 296 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 297 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 298 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 406 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 408 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 409 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 410 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 411 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 412 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 438 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 462 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 521 red_SB_LUT4_O_I1[3]
.sym 523 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 524 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 525 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 526 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 552 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 554 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 596 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 599 reset
.sym 601 clk$SB_IO_IN
.sym 635 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 636 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 637 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 638 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 639 vga_inst.v_counter[6]
.sym 640 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 694 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 746 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 747 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 748 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 749 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 750 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 751 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 753 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 804 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 830 reset
.sym 836 clk$SB_IO_IN
.sym 856 reset
.sym 909 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 944 clk$SB_IO_IN
.sym 968 clk$SB_IO_IN
.sym 1007 reset
.sym 1120 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 1289 o_Segment2[5]$SB_IO_OUT
.sym 1304 o_Segment2[5]$SB_IO_OUT
.sym 1316 current_level[1]
.sym 1320 o_Segment2[5]$SB_IO_OUT
.sym 1321 current_level[0]
.sym 1323 current_level_SB_DFFNSR_Q_6_D[0]
.sym 1432 current_level[2]
.sym 1433 current_level[3]
.sym 1434 current_level[4]
.sym 1435 current_level[5]
.sym 1436 current_level[6]
.sym 1450 current_level_SB_DFFNSR_Q_R
.sym 1602 current_level_SB_DFFNSR_Q_R
.sym 1663 o_Segment2[0]$SB_IO_OUT
.sym 1798 o_Segment2[3]$SB_IO_OUT
.sym 1932 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 1936 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2069 hsync$SB_IO_OUT
.sym 2070 green[0]$SB_IO_OUT
.sym 2105 hsync$SB_IO_OUT
.sym 2108 hsync_SB_LUT4_O_I1[5]
.sym 2117 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2128 $PACKER_VCC_NET
.sym 2130 vsync$SB_IO_OUT
.sym 2138 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2142 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 2144 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2153 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2156 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2157 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2162 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2165 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2171 green_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2174 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2177 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 2191 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2192 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2194 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2197 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2198 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2199 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 2200 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2204 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2205 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2215 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2216 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2217 green_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2218 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2236 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2237 $PACKER_VCC_NET
.sym 2246 vga_inst.h_counter[6]
.sym 2247 green_SB_LUT4_O_I0[2]
.sym 2248 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2250 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 2259 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 2260 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2261 vga_inst.h_counter[5]
.sym 2264 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2265 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 2266 vsync$SB_IO_OUT
.sym 2268 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2269 vga_inst.h_counter[6]
.sym 2270 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2272 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2273 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2279 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2281 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2287 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2302 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2305 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2306 $PACKER_VCC_NET
.sym 2307 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2309 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2311 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2313 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2315 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2319 $nextpnr_ICESTORM_LC_13$O
.sym 2321 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2325 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2327 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2328 $PACKER_VCC_NET
.sym 2331 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2333 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2337 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 2339 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2340 $PACKER_VCC_NET
.sym 2343 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 2345 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2349 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 2351 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2352 $PACKER_VCC_NET
.sym 2355 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 2357 $PACKER_VCC_NET
.sym 2358 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2361 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 2363 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2364 $PACKER_VCC_NET
.sym 2370 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2371 vsync$SB_IO_OUT
.sym 2376 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2382 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2384 $PACKER_VCC_NET
.sym 2391 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2392 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2393 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2394 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2395 $PACKER_VCC_NET
.sym 2396 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2398 vga_inst.h_counter[9]
.sym 2400 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2401 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2402 vga_inst.h_counter[8]
.sym 2404 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2405 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2408 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2410 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2411 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2412 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2414 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2416 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2417 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 2425 $PACKER_VCC_NET
.sym 2431 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2433 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 2434 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2438 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2439 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2440 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2443 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2445 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2447 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2448 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 2449 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2450 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2452 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 2453 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2454 vsync_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 2456 $PACKER_VCC_NET
.sym 2457 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2458 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 2460 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2462 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2467 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2468 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2469 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2470 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2479 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 2480 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 2485 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2486 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2487 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2488 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2492 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2494 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2497 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2498 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2500 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2510 hsync_SB_LUT4_O_I1[5]
.sym 2511 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 2516 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2518 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2521 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 2527 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2528 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2529 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 2530 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2532 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2533 hsync_SB_LUT4_O_I1[5]
.sym 2534 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2535 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2536 frog_y[5]
.sym 2537 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2540 vga_inst.v_counter[6]
.sym 2545 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2547 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 2548 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2561 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2563 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2568 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2569 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2571 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2572 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2574 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2575 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2577 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2579 $PACKER_VCC_NET
.sym 2580 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2581 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2585 vga_inst.v_counter[6]
.sym 2586 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2588 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2589 $nextpnr_ICESTORM_LC_30$O
.sym 2591 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2595 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[1]
.sym 2598 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2599 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2601 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 2604 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2607 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[3]
.sym 2609 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2611 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2613 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[4]
.sym 2616 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2617 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2619 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[5]
.sym 2621 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2623 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2625 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[6]
.sym 2627 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2629 vga_inst.v_counter[6]
.sym 2631 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 2633 $PACKER_VCC_NET
.sym 2634 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2635 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2646 frog_y[7]
.sym 2651 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2656 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 2663 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 2664 vga_inst.v_counter[6]
.sym 2665 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 2666 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2669 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2671 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2673 $PACKER_VCC_NET
.sym 2674 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2677 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 2682 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2687 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[7]
.sym 2692 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2694 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2696 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2697 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2702 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2703 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2710 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2712 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2714 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2719 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2721 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2722 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2724 red_SB_LUT4_O_I1_SB_LUT4_O_2_I3[8]
.sym 2727 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2730 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 2732 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2737 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 2738 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 2739 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 2740 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 2752 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2758 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2761 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2762 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2767 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2768 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2769 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2770 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2771 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2772 clk$SB_IO_IN_$glb_clk
.sym 2773 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2774 frog_y[8]
.sym 2776 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 2777 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 2778 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 2779 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 2790 frog_y[6]
.sym 2791 frog_y[7]
.sym 2792 red_SB_LUT4_O_I1[3]
.sym 2796 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 2805 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 2808 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 2820 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2829 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2832 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2840 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2841 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2842 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2847 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2849 vga_inst.v_counter[6]
.sym 2853 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2854 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2856 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2859 $nextpnr_ICESTORM_LC_8$O
.sym 2861 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2865 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2868 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2871 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 2873 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2875 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 2877 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 2879 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2881 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 2883 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 2886 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2887 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 2889 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 2891 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2893 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 2895 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 2898 vga_inst.v_counter[6]
.sym 2899 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 2901 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 2903 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2905 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 2906 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2907 clk$SB_IO_IN_$glb_clk
.sym 2908 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2911 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 2915 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 2916 green_SB_LUT4_O_I0[3]
.sym 2931 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 2938 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 2940 $PACKER_VCC_NET
.sym 2957 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 2963 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 2966 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 2967 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 2968 vga_inst.v_counter[6]
.sym 2973 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 2974 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 2975 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 2976 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 2977 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 2986 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 2987 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 2991 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 2994 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 2996 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 2998 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3002 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 3004 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3007 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 3008 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 3009 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 3010 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 3014 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 3015 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 3019 vga_inst.v_counter[6]
.sym 3020 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 3021 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 3025 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 3026 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 3027 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 3028 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 3037 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 3038 vga_inst.v_counter[6]
.sym 3039 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 3040 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 3041 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 3042 clk$SB_IO_IN_$glb_clk
.sym 3043 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 3049 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3050 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 3057 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 3067 frog_y[5]
.sym 3068 frog_y[5]
.sym 3071 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 3072 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3073 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3076 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 3183 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 3190 current_level[1]
.sym 3193 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 3318 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 3340 $PACKER_VCC_NET
.sym 3475 current_level_SB_DFFNSR_Q_R
.sym 3585 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[1]
.sym 3586 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[2]
.sym 3587 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[3]
.sym 3588 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[4]
.sym 3589 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[5]
.sym 3590 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[6]
.sym 3591 current_level_SB_DFFNSR_Q_R
.sym 3610 current_level[0]
.sym 3616 current_level[1]
.sym 3626 current_level[0]
.sym 3639 current_level[2]
.sym 3645 current_level[1]
.sym 3650 current_level_SB_DFFNSR_Q_R
.sym 3652 current_level_SB_DFFNSR_Q_6_D[0]
.sym 3653 current_level[1]
.sym 3658 current_level[0]
.sym 3660 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3671 current_level[0]
.sym 3673 current_level[1]
.sym 3694 current_level[2]
.sym 3695 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3696 current_level[1]
.sym 3697 current_level[0]
.sym 3703 current_level_SB_DFFNSR_Q_6_D[0]
.sym 3712 current_level[0]
.sym 3717 switch1_SB_LUT4_I0_O[1]_$glb_clk
.sym 3718 current_level_SB_DFFNSR_Q_R
.sym 3722 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 3724 o_Segment2_SB_LUT4_O_I2[1]
.sym 3726 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3731 current_level[1]
.sym 3750 current_level[0]
.sym 3772 current_level[1]
.sym 3777 current_level[0]
.sym 3783 current_level[3]
.sym 3784 current_level[4]
.sym 3793 current_level[5]
.sym 3798 current_level[2]
.sym 3801 current_level_SB_DFFNSR_Q_R
.sym 3802 current_level[6]
.sym 3804 $nextpnr_ICESTORM_LC_22$O
.sym 3806 current_level[0]
.sym 3810 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 3812 current_level[1]
.sym 3816 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 3818 current_level[2]
.sym 3820 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 3822 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 3824 current_level[3]
.sym 3826 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 3828 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 3830 current_level[4]
.sym 3832 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 3834 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 3837 current_level[5]
.sym 3838 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 3842 current_level[6]
.sym 3844 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 3852 switch1_SB_LUT4_I0_O[1]_$glb_clk
.sym 3853 current_level_SB_DFFNSR_Q_R
.sym 3856 o_Segment2_SB_LUT4_O_I2[0]
.sym 3861 o_Segment2[6]$SB_IO_OUT
.sym 3879 current_level[2]
.sym 3888 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 3989 o_Segment2[1]$SB_IO_OUT
.sym 3990 o_Segment2[3]$SB_IO_OUT
.sym 3994 o_Segment2[2]$SB_IO_OUT
.sym 3995 o_Segment2[4]$SB_IO_OUT
.sym 4057 current_level[0]
.sym 4063 current_level[2]
.sym 4069 current_level[1]
.sym 4072 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 4105 current_level[2]
.sym 4106 current_level[1]
.sym 4107 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 4108 current_level[0]
.sym 4145 o_Segment2[4]$SB_IO_OUT
.sym 4157 current_level[1]
.sym 4184 o_Segment2[0]$SB_IO_OUT
.sym 4196 o_Segment2[0]$SB_IO_OUT
.sym 4212 hsync$SB_IO_OUT
.sym 4215 vsync$SB_IO_OUT
.sym 4226 vsync$SB_IO_OUT
.sym 4230 hsync$SB_IO_OUT
.sym 4377 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 4381 vga_inst.h_counter[5]
.sym 4383 vga_inst.h_counter[6]
.sym 4385 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 4408 green[0]$SB_IO_OUT
.sym 4412 $PACKER_GND_NET
.sym 4421 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4444 vga_inst.h_counter[9]
.sym 4447 vga_inst.h_counter[6]
.sym 4449 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 4450 vga_inst.h_counter[8]
.sym 4451 hsync_SB_LUT4_O_I1[5]
.sym 4452 green_SB_LUT4_O_I0[1]
.sym 4453 $PACKER_VCC_NET
.sym 4454 green_SB_LUT4_O_I0[2]
.sym 4455 green_SB_LUT4_O_I0[0]
.sym 4456 hsync_SB_LUT4_O_I2[1]
.sym 4463 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 4465 vga_inst.h_counter[5]
.sym 4473 green_SB_LUT4_O_I0[3]
.sym 4474 $nextpnr_ICESTORM_LC_18$O
.sym 4476 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 4480 hsync_SB_LUT4_O_I3[1]
.sym 4483 vga_inst.h_counter[5]
.sym 4486 hsync_SB_LUT4_O_I3[2]
.sym 4488 vga_inst.h_counter[6]
.sym 4492 hsync_SB_LUT4_O_I3[3]
.sym 4495 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 4498 hsync_SB_LUT4_O_I3[4]
.sym 4500 vga_inst.h_counter[8]
.sym 4501 $PACKER_VCC_NET
.sym 4504 hsync_SB_LUT4_O_I2[2]
.sym 4506 vga_inst.h_counter[9]
.sym 4512 hsync_SB_LUT4_O_I2[1]
.sym 4513 hsync_SB_LUT4_O_I1[5]
.sym 4514 hsync_SB_LUT4_O_I2[2]
.sym 4517 green_SB_LUT4_O_I0[2]
.sym 4518 green_SB_LUT4_O_I0[3]
.sym 4519 green_SB_LUT4_O_I0[1]
.sym 4520 green_SB_LUT4_O_I0[0]
.sym 4534 $PACKER_VCC_NET
.sym 4538 vga_inst.h_counter[9]
.sym 4544 hsync_SB_LUT4_O_I2[1]
.sym 4546 vga_inst.h_counter[8]
.sym 4551 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4559 green_SB_LUT4_O_I0[3]
.sym 4568 $PACKER_VCC_NET
.sym 4574 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4576 $PACKER_VCC_NET
.sym 4577 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4583 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4584 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4588 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4592 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4593 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 4594 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4596 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4597 $nextpnr_ICESTORM_LC_42$O
.sym 4599 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 4603 vsync_SB_LUT4_O_I3[1]
.sym 4605 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4609 vsync_SB_LUT4_O_I3[2]
.sym 4611 $PACKER_VCC_NET
.sym 4612 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4613 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4615 vsync_SB_LUT4_O_I3[3]
.sym 4617 $PACKER_VCC_NET
.sym 4618 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4621 vsync_SB_LUT4_O_I3[4]
.sym 4624 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4627 vsync_SB_LUT4_O_I3[5]
.sym 4629 $PACKER_VCC_NET
.sym 4630 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4633 vsync_SB_LUT4_O_I3[6]
.sym 4635 $PACKER_VCC_NET
.sym 4636 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4639 vsync_SB_LUT4_O_I3[7]
.sym 4641 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4642 $PACKER_VCC_NET
.sym 4659 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4660 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4664 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4665 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4667 $PACKER_VCC_NET
.sym 4674 $PACKER_VCC_NET
.sym 4675 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4677 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4682 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4683 vsync_SB_LUT4_O_I3[7]
.sym 4688 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4690 vsync_SB_LUT4_O_I2[0]
.sym 4691 $PACKER_VCC_NET
.sym 4695 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4699 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 4701 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4706 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4713 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4720 vsync_SB_LUT4_O_I3[8]
.sym 4722 $PACKER_VCC_NET
.sym 4723 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4726 vsync_SB_LUT4_O_I2[1]
.sym 4728 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4730 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 4735 vsync_SB_LUT4_O_I2[0]
.sym 4736 vsync_SB_LUT4_O_I2[1]
.sym 4763 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4766 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 4768 clk$SB_IO_IN_$glb_clk
.sym 4769 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4786 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4787 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 4805 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4811 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 4812 vga_inst.h_counter[9]
.sym 4813 vga_inst.h_counter[6]
.sym 4816 vga_inst.h_counter[8]
.sym 4817 $PACKER_VCC_NET
.sym 4821 vga_inst.h_counter[5]
.sym 4825 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 4831 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 4832 vga_inst.v_counter[6]
.sym 4834 $PACKER_VCC_NET
.sym 4841 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 4842 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 4843 $nextpnr_ICESTORM_LC_27$O
.sym 4846 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 4849 hsync_SB_LUT4_O_I1[1]
.sym 4851 $PACKER_VCC_NET
.sym 4852 vga_inst.h_counter[5]
.sym 4855 hsync_SB_LUT4_O_I1[2]
.sym 4857 $PACKER_VCC_NET
.sym 4858 vga_inst.h_counter[6]
.sym 4861 hsync_SB_LUT4_O_I1[3]
.sym 4864 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 4867 hsync_SB_LUT4_O_I1[4]
.sym 4869 vga_inst.h_counter[8]
.sym 4870 $PACKER_VCC_NET
.sym 4873 $nextpnr_ICESTORM_LC_28$I3
.sym 4876 vga_inst.h_counter[9]
.sym 4883 $nextpnr_ICESTORM_LC_28$I3
.sym 4886 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 4887 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 4888 vga_inst.v_counter[6]
.sym 4889 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 4912 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 4913 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 4924 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4938 frog_y[5]
.sym 4943 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4946 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 4947 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 4949 frog_y[6]
.sym 4953 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4955 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4957 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4959 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4962 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4964 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4965 frog_y[7]
.sym 4966 $nextpnr_ICESTORM_LC_6$O
.sym 4968 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 4972 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[1]
.sym 4974 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4978 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 4981 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4984 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 4987 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4990 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[4]
.sym 4992 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4996 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[5]
.sym 4998 frog_y[5]
.sym 4999 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 5002 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[6]
.sym 5004 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5005 frog_y[6]
.sym 5008 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 5010 frog_y[7]
.sym 5011 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 5012 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5031 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5039 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 5043 green_SB_LUT4_O_I0[3]
.sym 5052 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[7]
.sym 5057 frog_y[8]
.sym 5058 frog_y[5]
.sym 5061 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5062 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5063 vga_inst.v_counter[6]
.sym 5065 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5067 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5068 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5069 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5070 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5071 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5072 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 5073 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 5081 frog_y[9]
.sym 5082 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 5084 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 5085 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5086 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 5089 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[8]
.sym 5091 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5092 frog_y[8]
.sym 5093 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5095 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 5097 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 5098 frog_y[9]
.sym 5102 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 5103 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 5104 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 5105 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 5108 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5109 vga_inst.v_counter[6]
.sym 5110 frog_y[9]
.sym 5111 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 5114 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 5115 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5116 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 5117 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5120 frog_y[5]
.sym 5121 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5122 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 5123 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5151 frog_y[8]
.sym 5152 frog_y[5]
.sym 5153 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5166 $PACKER_VCC_NET
.sym 5167 frog_y[9]
.sym 5182 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5183 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 5185 frog_y[9]
.sym 5186 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5188 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 5189 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 5190 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5191 $PACKER_VCC_NET
.sym 5192 frog_y[5]
.sym 5194 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5196 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5201 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5202 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5203 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 5205 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5207 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5208 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5210 vga_inst.v_counter[6]
.sym 5212 $nextpnr_ICESTORM_LC_31$O
.sym 5215 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 5218 frog_inst.frog_y_SB_DFFESR_Q_1_D_SB_CARRY_I1_CO[2]
.sym 5220 $PACKER_VCC_NET
.sym 5221 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 5224 frog_inst.frog_y_SB_DFFESR_Q_1_D_SB_CARRY_I1_CO[3]
.sym 5226 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 5227 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5228 frog_y[5]
.sym 5230 frog_inst.frog_y_SB_DFFESR_Q_1_D_SB_CARRY_I1_CO[4]
.sym 5232 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5233 vga_inst.v_counter[6]
.sym 5236 frog_inst.frog_y_SB_DFFESR_Q_1_D_SB_CARRY_I1_CO[5]
.sym 5238 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 5239 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5242 frog_inst.frog_y_SB_DFFESR_Q_1_D_SB_CARRY_I1_CO[6]
.sym 5244 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5245 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 5248 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5250 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5251 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 5252 frog_y[9]
.sym 5255 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 5256 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5257 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5258 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5280 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5288 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5305 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5306 $PACKER_VCC_NET
.sym 5310 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5317 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5320 frog_y[5]
.sym 5323 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5327 frog_y[9]
.sym 5332 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5333 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5335 $nextpnr_ICESTORM_LC_36$O
.sym 5338 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5341 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 5343 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5347 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 5349 $PACKER_VCC_NET
.sym 5350 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5353 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 5356 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5359 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 5361 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5366 frog_y[5]
.sym 5367 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5368 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5369 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 5373 frog_y[9]
.sym 5374 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5375 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5399 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5401 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 5426 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5430 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5435 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5440 $PACKER_VCC_NET
.sym 5448 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5458 $nextpnr_ICESTORM_LC_1$O
.sym 5461 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5464 frog_inst.switch1_prev_SB_LUT4_I1_I2[1]
.sym 5466 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5467 $PACKER_VCC_NET
.sym 5470 frog_inst.switch1_prev_SB_LUT4_I1_I2[2]
.sym 5472 $PACKER_VCC_NET
.sym 5473 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5476 $nextpnr_ICESTORM_LC_2$I3
.sym 5478 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5486 $nextpnr_ICESTORM_LC_2$I3
.sym 5550 frog_y[5]
.sym 5552 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5558 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5560 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5562 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5564 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 5581 $nextpnr_ICESTORM_LC_16$O
.sym 5584 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5587 frog_inst.switch3_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 5590 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5593 frog_inst.switch3_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 5596 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 5599 frog_inst.switch3_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 5601 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 5606 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5607 frog_y[5]
.sym 5608 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 5609 frog_inst.switch3_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 5644 frog_y[5]
.sym 5646 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5650 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 5652 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 5653 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 5798 $PACKER_VCC_NET
.sym 5804 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[1]
.sym 5806 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[3]
.sym 5808 current_level[1]
.sym 5809 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[6]
.sym 5810 current_level_SB_DFFNSR_Q_6_D[0]
.sym 5813 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[2]
.sym 5815 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[4]
.sym 5816 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[5]
.sym 5821 current_level[2]
.sym 5822 current_level[3]
.sym 5823 current_level[4]
.sym 5824 current_level[5]
.sym 5825 current_level[6]
.sym 5827 $nextpnr_ICESTORM_LC_11$O
.sym 5830 current_level_SB_DFFNSR_Q_6_D[0]
.sym 5833 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO[2]
.sym 5835 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[1]
.sym 5837 current_level[1]
.sym 5839 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO[3]
.sym 5842 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[2]
.sym 5843 current_level[2]
.sym 5845 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO[4]
.sym 5847 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[3]
.sym 5848 $PACKER_VCC_NET
.sym 5849 current_level[3]
.sym 5851 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO[5]
.sym 5854 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[4]
.sym 5855 current_level[4]
.sym 5857 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO[6]
.sym 5860 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[5]
.sym 5861 current_level[5]
.sym 5863 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO[6]
.sym 5865 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[6]
.sym 5867 current_level[6]
.sym 5873 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO[6]
.sym 5920 current_level[2]
.sym 5921 current_level[3]
.sym 5922 current_level[4]
.sym 5923 current_level[5]
.sym 5924 current_level[6]
.sym 5942 current_level[1]
.sym 5945 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 5969 current_level[5]
.sym 5970 current_level[4]
.sym 5972 current_level[6]
.sym 5981 current_level[3]
.sym 5982 current_level[2]
.sym 5983 current_level[1]
.sym 5984 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 5993 current_level[3]
.sym 5996 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 6030 o_Segment2[6]$SB_IO_OUT
.sym 6031 o_Segment2_SB_LUT4_O_I2[1]
.sym 6043 o_Segment2_SB_LUT4_O_I2[0]
.sym 6046 o_Segment2_SB_LUT4_O_I2[1]
.sym 6050 current_level[1]
.sym 6052 current_level[0]
.sym 6060 current_level[3]
.sym 6067 current_level[2]
.sym 6086 current_level[0]
.sym 6087 current_level[2]
.sym 6088 current_level[1]
.sym 6089 current_level[3]
.sym 6118 o_Segment2_SB_LUT4_O_I2[1]
.sym 6119 o_Segment2_SB_LUT4_O_I2[0]
.sym 6169 current_level[2]
.sym 6170 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 6177 current_level[2]
.sym 6178 current_level[0]
.sym 6185 current_level[1]
.sym 6191 o_Segment2_SB_LUT4_O_I2[1]
.sym 6193 current_level[1]
.sym 6197 current_level[1]
.sym 6198 current_level[0]
.sym 6199 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 6200 current_level[2]
.sym 6203 current_level[0]
.sym 6204 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 6205 current_level[1]
.sym 6206 current_level[2]
.sym 6227 current_level[2]
.sym 6228 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 6229 current_level[0]
.sym 6230 current_level[1]
.sym 6233 o_Segment2_SB_LUT4_O_I2[1]
.sym 6234 current_level[0]
.sym 6235 current_level[1]
.sym 6236 current_level[2]
.sym 6294 o_Segment2[1]$SB_IO_OUT
.sym 6308 o_Segment2[1]$SB_IO_OUT
.sym 6321 $PACKER_GND_NET
.sym 6324 green[0]$SB_IO_OUT
.sym 6340 green[0]$SB_IO_OUT
.sym 6341 $PACKER_GND_NET
.sym 6348 green_SB_LUT4_O_I0[2]
.sym 6349 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6350 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 6351 vga_inst.h_counter[5]
.sym 6352 vga_inst.h_counter[6]
.sym 6353 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 6422 vga_inst.h_counter[8]
.sym 6423 vga_inst.h_counter[9]
.sym 6424 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6425 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 6426 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 6427 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 6429 hsync_SB_LUT4_O_I2[1]
.sym 6467 frog_x[7]
.sym 6469 $PACKER_GND_NET
.sym 6473 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6475 green_SB_LUT4_O_I0[2]
.sym 6482 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 6487 green[0]$SB_IO_OUT
.sym 6489 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6506 green_SB_LUT4_O_I0[2]
.sym 6508 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6515 vga_inst.h_counter[6]
.sym 6518 vga_inst.h_counter[9]
.sym 6608 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 6609 vga_inst.h_counter[8]
.sym 6611 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6613 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6614 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 6615 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 6620 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 6624 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 6664 red_SB_LUT4_O_I1[2]
.sym 6666 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 6667 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 6668 red_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6669 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 6706 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6717 vga_inst.h_counter[8]
.sym 6719 vga_inst.h_counter[9]
.sym 6723 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 6726 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 6766 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 6768 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 6770 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 6771 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 6812 red[0]$SB_IO_OUT
.sym 6815 switch2_SB_LUT4_I1_I3[1]
.sym 6870 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 6872 frog_inst.switch4_prev
.sym 6873 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 6917 frog_x[7]
.sym 6920 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 6924 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 6973 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 7014 $PACKER_VCC_NET
.sym 7016 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7029 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 7031 frog_x[7]
.sym 7073 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 7125 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 7131 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 7173 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 7176 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 7177 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 7178 frog_inst.switch1_prev
.sym 7220 car_x1[6]
.sym 7222 car_x1[7]
.sym 7225 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 7275 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 7276 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 7278 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 7279 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 7280 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 7281 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 7376 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 7379 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 7422 $PACKER_VCC_NET
.sym 7425 frog_y[9]
.sym 7522 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 8066 o_Segment2[2]$SB_IO_OUT
.sym 8077 o_Segment2[2]$SB_IO_OUT
.sym 8089 o_Segment2[6]$SB_IO_OUT
.sym 8093 green[0]$SB_IO_OUT
.sym 8113 green[0]$SB_IO_OUT
.sym 8119 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8120 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 8121 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8122 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 8123 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 8125 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 8128 vga_inst.h_counter[5]
.sym 8148 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8153 green[0]$SB_IO_OUT
.sym 8163 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8164 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8170 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8174 vga_inst.h_counter[6]
.sym 8175 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8180 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8181 vga_inst.h_counter[5]
.sym 8186 green_SB_LUT4_O_I0[2]
.sym 8190 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8192 $nextpnr_ICESTORM_LC_21$O
.sym 8194 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8198 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8201 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8204 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8206 green_SB_LUT4_O_I0[2]
.sym 8208 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8210 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8213 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8214 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8216 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8219 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8220 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8222 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8225 vga_inst.h_counter[5]
.sym 8226 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8228 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8230 vga_inst.h_counter[6]
.sym 8232 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8234 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8236 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8238 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8240 clk$SB_IO_IN_$glb_clk
.sym 8241 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8248 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8250 vga_inst.h_counter[5]
.sym 8251 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 8252 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8253 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 8266 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8271 red[0]$SB_IO_OUT
.sym 8275 vga_inst.h_counter[6]
.sym 8277 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8280 frog_x[6]
.sym 8284 green_SB_LUT4_O_I0[2]
.sym 8286 frog_x[5]
.sym 8287 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 8291 frog_x[8]
.sym 8292 vga_inst.h_counter[6]
.sym 8295 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8296 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8298 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 8300 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 8301 car_x1[2]
.sym 8302 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 8303 car_x1[3]
.sym 8305 car_x1[1]
.sym 8306 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8308 car_x1[5]
.sym 8309 vga_inst.h_counter[8]
.sym 8311 vga_inst.h_counter[9]
.sym 8312 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 8318 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8325 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8327 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8328 vga_inst.h_counter[5]
.sym 8329 vga_inst.h_counter[6]
.sym 8330 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8332 vga_inst.h_counter[9]
.sym 8333 green_SB_LUT4_O_I0[2]
.sym 8334 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8335 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8339 vga_inst.h_counter[8]
.sym 8344 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8350 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8351 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 8353 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8355 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8358 vga_inst.h_counter[8]
.sym 8359 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8363 vga_inst.h_counter[9]
.sym 8365 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8368 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8369 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8370 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8371 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 8374 vga_inst.h_counter[5]
.sym 8375 vga_inst.h_counter[6]
.sym 8376 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8377 vga_inst.h_counter[9]
.sym 8380 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8381 green_SB_LUT4_O_I0[2]
.sym 8382 vga_inst.h_counter[8]
.sym 8383 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8386 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8387 vga_inst.h_counter[8]
.sym 8388 green_SB_LUT4_O_I0[2]
.sym 8389 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8398 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8399 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8400 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8401 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8403 clk$SB_IO_IN_$glb_clk
.sym 8404 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8405 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 8411 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 8417 vga_inst.h_counter[8]
.sym 8421 vga_inst.h_counter[9]
.sym 8423 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8429 red[0]$SB_IO_OUT
.sym 8430 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8431 car_x1[8]
.sym 8433 car_x1[9]
.sym 8434 car_x1[6]
.sym 8436 car_x1[7]
.sym 8437 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8440 car_x1[9]
.sym 8462 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8463 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8465 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8466 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8468 $PACKER_VCC_NET
.sym 8469 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8471 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8473 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8475 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 8476 $PACKER_VCC_NET
.sym 8478 $nextpnr_ICESTORM_LC_12$O
.sym 8481 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 8484 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8487 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8490 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8493 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8496 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8499 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8502 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 8505 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8508 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 8510 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8511 $PACKER_VCC_NET
.sym 8514 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 8516 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8517 $PACKER_VCC_NET
.sym 8520 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 8522 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8528 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 8529 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 8530 red_SB_LUT4_O_I0[9]
.sym 8532 red_SB_LUT4_O_I1[1]
.sym 8533 frog_inst.switch2_prev
.sym 8534 red[0]$SB_IO_OUT
.sym 8535 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8554 vga_inst.h_counter[6]
.sym 8555 frog_x[5]
.sym 8557 frog_x[6]
.sym 8561 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 8563 red_SB_LUT4_O_I1[3]
.sym 8564 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 8570 vga_inst.h_counter[6]
.sym 8571 vga_inst.h_counter[9]
.sym 8573 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8574 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 8577 car_x1[2]
.sym 8578 green_SB_LUT4_O_I0[2]
.sym 8579 car_x1[3]
.sym 8580 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8581 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8583 car_x1[5]
.sym 8584 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 8587 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 8590 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8593 car_x1[9]
.sym 8594 car_x1[6]
.sym 8595 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8597 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8598 vga_inst.h_counter[5]
.sym 8600 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8601 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 8603 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8607 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 8610 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8614 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 8615 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8616 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8617 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 8626 car_x1[6]
.sym 8627 vga_inst.h_counter[6]
.sym 8632 car_x1[2]
.sym 8633 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8634 car_x1[3]
.sym 8635 green_SB_LUT4_O_I0[2]
.sym 8638 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 8639 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8640 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8641 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 8644 car_x1[9]
.sym 8645 vga_inst.h_counter[9]
.sym 8646 car_x1[5]
.sym 8647 vga_inst.h_counter[5]
.sym 8652 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 8653 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 8654 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 8655 frog_x[9]
.sym 8658 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 8668 vga_inst.h_counter[6]
.sym 8669 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8674 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8675 frog_x[8]
.sym 8679 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8680 $PACKER_VCC_NET
.sym 8684 $PACKER_VCC_NET
.sym 8685 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 8692 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8695 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8696 $PACKER_VCC_NET
.sym 8697 vga_inst.h_counter[8]
.sym 8698 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8700 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8702 frog_x[7]
.sym 8706 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8707 vga_inst.h_counter[9]
.sym 8709 frog_x[5]
.sym 8710 vga_inst.h_counter[5]
.sym 8712 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8714 vga_inst.h_counter[6]
.sym 8716 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8718 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8720 frog_x[9]
.sym 8724 $nextpnr_ICESTORM_LC_48$O
.sym 8727 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 8730 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I1_CO[2]
.sym 8732 $PACKER_VCC_NET
.sym 8733 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 8736 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I1_CO[3]
.sym 8738 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8739 vga_inst.h_counter[5]
.sym 8740 frog_x[5]
.sym 8742 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I1_CO[4]
.sym 8744 vga_inst.h_counter[6]
.sym 8745 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8748 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I1_CO[5]
.sym 8750 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 8751 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8752 frog_x[7]
.sym 8754 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I1_CO[6]
.sym 8756 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8757 vga_inst.h_counter[8]
.sym 8760 $nextpnr_ICESTORM_LC_49$I3
.sym 8762 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8763 vga_inst.h_counter[9]
.sym 8764 frog_x[9]
.sym 8770 $nextpnr_ICESTORM_LC_49$I3
.sym 8774 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8775 frog_x[5]
.sym 8776 frog_inst.switch4_prev_SB_LUT4_I1_O[1]
.sym 8778 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8779 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8780 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 8786 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8790 frog_x[7]
.sym 8795 switch2_SB_LUT4_I1_I3[1]
.sym 8801 car_x1[1]
.sym 8803 car_x1[2]
.sym 8805 car_x1[3]
.sym 8806 frog_y[5]
.sym 8807 car_x1[4]
.sym 8808 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 8809 car_x1[5]
.sym 8819 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8821 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8827 frog_x[9]
.sym 8829 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8835 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8836 frog_x[7]
.sym 8838 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 8839 switch4_SB_LUT4_I2_I1[2]
.sym 8840 frog_x[5]
.sym 8842 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8847 $nextpnr_ICESTORM_LC_20$O
.sym 8850 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8853 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 8855 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8859 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 8862 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8865 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 8868 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8872 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8873 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 8874 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8875 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 8887 switch4_SB_LUT4_I2_I1[2]
.sym 8890 frog_x[9]
.sym 8892 frog_x[7]
.sym 8893 frog_x[5]
.sym 8895 clk$SB_IO_IN_$glb_clk
.sym 8898 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 8899 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 8900 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 8901 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 8902 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 8903 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 8904 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 8917 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8921 car_x1[6]
.sym 8922 car_x1[8]
.sym 8923 car_x1[7]
.sym 8924 car_x1[9]
.sym 8925 switch4_SB_LUT4_I2_I1[2]
.sym 8929 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 8930 car1.car_x_SB_DFFESR_Q_E
.sym 8932 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8938 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8942 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8950 $PACKER_VCC_NET
.sym 8951 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 8954 $PACKER_VCC_NET
.sym 8967 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8968 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8970 $nextpnr_ICESTORM_LC_9$O
.sym 8973 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 8976 frog_inst.switch2_prev_SB_LUT4_I1_I2[1]
.sym 8978 $PACKER_VCC_NET
.sym 8979 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8982 frog_inst.switch2_prev_SB_LUT4_I1_I2[2]
.sym 8985 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 8988 frog_inst.switch2_prev_SB_LUT4_I1_I2[3]
.sym 8990 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8994 $nextpnr_ICESTORM_LC_10$I3
.sym 8996 $PACKER_VCC_NET
.sym 8997 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 9004 $nextpnr_ICESTORM_LC_10$I3
.sym 9021 car_x1[1]
.sym 9022 car_x1[2]
.sym 9023 car_x1[3]
.sym 9024 car_x1[4]
.sym 9025 car_x1[5]
.sym 9026 car_x1[6]
.sym 9027 car_x1[7]
.sym 9044 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9046 switch1_SB_LUT4_I2_I1[1]
.sym 9047 frog_y[6]
.sym 9053 frog_y[7]
.sym 9055 frog_x[5]
.sym 9062 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9078 frog_y[5]
.sym 9080 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 9084 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 9089 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 9092 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9093 $nextpnr_ICESTORM_LC_7$O
.sym 9095 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 9099 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 9102 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 9105 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 9107 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 9112 frog_y[5]
.sym 9113 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9114 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9115 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 9143 car_x1[8]
.sym 9144 car_x1[9]
.sym 9145 car1.car_x_SB_DFFESR_Q_E
.sym 9146 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 9147 car1.car_x_SB_DFFESR_Q_E
.sym 9148 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 9149 reset
.sym 9150 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 9156 car_x1[6]
.sym 9169 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 9170 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 9178 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9194 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 9195 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 9196 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 9197 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 9198 frog_inst.switch1_prev
.sym 9199 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 9201 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 9204 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9205 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9206 switch1_SB_LUT4_I2_I1[1]
.sym 9211 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9216 $nextpnr_ICESTORM_LC_35$O
.sym 9218 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 9222 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[1]
.sym 9225 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 9226 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9228 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I3[2]
.sym 9230 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 9234 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 9236 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 9241 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 9242 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9243 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9244 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 9247 frog_inst.switch1_prev
.sym 9248 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 9250 switch1_SB_LUT4_I2_I1[1]
.sym 9253 switch1_SB_LUT4_I2_I1[1]
.sym 9264 clk$SB_IO_IN_$glb_clk
.sym 9267 frog_y[6]
.sym 9268 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9269 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9270 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9271 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9272 frog_inst.switch3_prev
.sym 9273 frog_inst.switch3_prev_SB_LUT4_I1_O[1]
.sym 9279 reset
.sym 9283 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9285 car_x1[8]
.sym 9287 car_x1[9]
.sym 9292 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 9298 frog_y[5]
.sym 9301 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9307 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9308 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 9317 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 9318 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9319 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 9320 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 9322 $PACKER_VCC_NET
.sym 9324 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 9325 frog_y[5]
.sym 9326 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9333 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9335 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9336 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9339 $nextpnr_ICESTORM_LC_25$O
.sym 9342 frog_y[5]
.sym 9345 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 9348 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 9349 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9351 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 9353 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 9354 $PACKER_VCC_NET
.sym 9355 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9357 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 9360 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 9363 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3[4]
.sym 9365 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 9367 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9369 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9371 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 9373 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9376 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9377 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9378 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 9379 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9382 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9383 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9384 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9385 frog_y[5]
.sym 9389 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 9390 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 9391 frog_y[5]
.sym 9392 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 9393 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9394 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 9396 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 9401 switch4_SB_LUT4_I2_O
.sym 9407 switch3_SB_LUT4_I1_I3[2]
.sym 9424 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 9431 frog_y[6]
.sym 9432 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9433 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9441 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9456 frog_y[5]
.sym 9463 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9464 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9465 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 9466 frog_y[5]
.sym 9481 frog_y[6]
.sym 9483 frog_y[5]
.sym 9540 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 9657 switch4_SB_LUT4_I2_O
.sym 10170 o_Segment2[3]$SB_IO_OUT
.sym 10172 o_Segment2[6]$SB_IO_OUT
.sym 10175 o_Segment2[3]$SB_IO_OUT
.sym 10188 o_Segment2[3]$SB_IO_OUT
.sym 10194 o_Segment2[6]$SB_IO_OUT
.sym 10229 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 10258 red[0]$SB_IO_OUT
.sym 10270 frog_x[6]
.sym 10272 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 10275 frog_x[5]
.sym 10278 green_SB_LUT4_O_I0[2]
.sym 10279 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10280 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10281 vga_inst.h_counter[5]
.sym 10283 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10284 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10286 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 10287 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 10291 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 10293 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 10295 frog_x[7]
.sym 10296 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 10297 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 10299 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10300 $nextpnr_ICESTORM_LC_19$O
.sym 10303 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10306 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 10308 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 10310 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10312 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2]
.sym 10315 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 10316 green_SB_LUT4_O_I0[2]
.sym 10318 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 10321 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 10322 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10324 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[4]
.sym 10327 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 10328 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10330 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[5]
.sym 10332 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 10333 frog_x[5]
.sym 10334 vga_inst.h_counter[5]
.sym 10336 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[6]
.sym 10338 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 10339 frog_x[6]
.sym 10342 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 10344 frog_x[7]
.sym 10345 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 10346 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10354 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 10357 car1.speed_counter[0]
.sym 10358 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10360 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 10361 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 10365 car1.car_x_SB_DFFESR_Q_E
.sym 10367 red[0]$SB_IO_OUT
.sym 10391 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 10396 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 10399 frog_x[9]
.sym 10404 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10408 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 10409 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 10410 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 10413 car_x1[4]
.sym 10416 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 10419 car_x1[1]
.sym 10420 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 10426 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[7]
.sym 10431 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10432 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 10434 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 10436 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 10440 frog_x[8]
.sym 10444 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10446 frog_x[5]
.sym 10449 green_SB_LUT4_O_I0[2]
.sym 10452 vga_inst.h_counter[5]
.sym 10453 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 10455 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 10456 frog_x[9]
.sym 10458 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10459 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10460 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10461 vga_inst.h_counter[6]
.sym 10462 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 10463 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[8]
.sym 10465 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 10466 frog_x[8]
.sym 10469 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 10471 frog_x[9]
.sym 10472 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 10476 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 10477 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 10478 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 10479 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 10491 vga_inst.h_counter[5]
.sym 10494 vga_inst.h_counter[5]
.sym 10495 frog_x[5]
.sym 10496 vga_inst.h_counter[6]
.sym 10497 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10502 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10506 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 10507 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 10508 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10509 green_SB_LUT4_O_I0[2]
.sym 10511 clk$SB_IO_IN_$glb_clk
.sym 10512 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10515 red_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10517 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 10519 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 10534 frog_x[5]
.sym 10538 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 10540 vga_inst.h_counter[5]
.sym 10541 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10542 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 10544 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10545 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10546 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10547 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10548 car_x1[7]
.sym 10554 car_x1[1]
.sym 10557 car_x1[5]
.sym 10559 vga_inst.h_counter[6]
.sym 10560 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 10561 car_x1[3]
.sym 10563 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 10564 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 10567 car_x1[2]
.sym 10568 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10570 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10575 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 10576 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 10577 car_x1[0]
.sym 10578 car_x1[4]
.sym 10581 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 10582 car_x1[6]
.sym 10584 car_x1[7]
.sym 10585 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 10586 red_SB_LUT4_O_I0[0]
.sym 10588 car_x1[0]
.sym 10589 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10590 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10592 red_SB_LUT4_O_I0[1]
.sym 10594 car_x1[1]
.sym 10595 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 10598 red_SB_LUT4_O_I0[2]
.sym 10600 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 10601 car_x1[2]
.sym 10604 red_SB_LUT4_O_I0[3]
.sym 10606 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 10607 car_x1[3]
.sym 10610 red_SB_LUT4_O_I0[4]
.sym 10612 car_x1[4]
.sym 10613 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 10616 red_SB_LUT4_O_I0[5]
.sym 10618 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 10619 car_x1[5]
.sym 10622 red_SB_LUT4_O_I0[6]
.sym 10624 car_x1[6]
.sym 10625 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 10626 vga_inst.h_counter[6]
.sym 10628 red_SB_LUT4_O_I0[7]
.sym 10630 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 10631 car_x1[7]
.sym 10636 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 10637 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 10639 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 10640 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 10652 $PACKER_VCC_NET
.sym 10657 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10660 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 10661 vga_inst.h_counter[9]
.sym 10662 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10663 car_x1[0]
.sym 10664 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 10667 car_x1[0]
.sym 10668 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 10670 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10672 red_SB_LUT4_O_I0[7]
.sym 10677 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 10678 vga_inst.h_counter[8]
.sym 10679 red_SB_LUT4_O_I1[2]
.sym 10680 vga_inst.h_counter[8]
.sym 10683 red_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10686 car_x1[4]
.sym 10687 red_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10688 vga_inst.h_counter[9]
.sym 10689 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10691 car_x1[8]
.sym 10692 car_x1[9]
.sym 10694 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 10695 red_SB_LUT4_O_I0[9]
.sym 10700 switch2_SB_LUT4_I1_I3[1]
.sym 10703 red_SB_LUT4_O_I1[3]
.sym 10704 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10705 red_SB_LUT4_O_I1[1]
.sym 10708 car_x1[7]
.sym 10709 red_SB_LUT4_O_I0[8]
.sym 10711 car_x1[8]
.sym 10712 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 10713 vga_inst.h_counter[8]
.sym 10715 $nextpnr_ICESTORM_LC_17$I3
.sym 10717 car_x1[9]
.sym 10718 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 10719 vga_inst.h_counter[9]
.sym 10725 $nextpnr_ICESTORM_LC_17$I3
.sym 10734 car_x1[4]
.sym 10735 red_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10736 red_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10737 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 10740 switch2_SB_LUT4_I1_I3[1]
.sym 10746 red_SB_LUT4_O_I1[2]
.sym 10747 red_SB_LUT4_O_I1[3]
.sym 10748 red_SB_LUT4_O_I0[9]
.sym 10749 red_SB_LUT4_O_I1[1]
.sym 10752 car_x1[8]
.sym 10753 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 10754 vga_inst.h_counter[8]
.sym 10755 car_x1[7]
.sym 10757 clk$SB_IO_IN_$glb_clk
.sym 10762 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10763 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10764 frog_x[7]
.sym 10765 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 10772 car_x1[4]
.sym 10773 car_x1[5]
.sym 10774 car_x1[3]
.sym 10776 vga_inst.h_counter[8]
.sym 10779 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10783 frog_x[9]
.sym 10784 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10785 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 10788 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 10790 $PACKER_VCC_NET
.sym 10793 $PACKER_VCC_NET
.sym 10800 $PACKER_VCC_NET
.sym 10801 frog_x[6]
.sym 10802 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10805 frog_inst.switch2_prev
.sym 10809 frog_x[5]
.sym 10810 switch2_SB_LUT4_I1_I3[1]
.sym 10815 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10819 $PACKER_VCC_NET
.sym 10820 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10821 frog_x[7]
.sym 10825 frog_x[8]
.sym 10827 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 10828 frog_x[9]
.sym 10832 $nextpnr_ICESTORM_LC_32$O
.sym 10835 frog_x[5]
.sym 10838 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10840 $PACKER_VCC_NET
.sym 10841 frog_x[6]
.sym 10842 frog_x[5]
.sym 10844 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10846 frog_x[7]
.sym 10847 $PACKER_VCC_NET
.sym 10848 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10850 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10852 frog_x[8]
.sym 10853 $PACKER_VCC_NET
.sym 10854 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10857 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10858 frog_x[9]
.sym 10859 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10860 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10875 switch2_SB_LUT4_I1_I3[1]
.sym 10876 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 10877 frog_inst.switch2_prev
.sym 10879 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10880 clk$SB_IO_IN_$glb_clk
.sym 10881 reset_$glb_sr
.sym 10884 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 10885 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 10886 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10887 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 10888 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 10889 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10898 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10904 frog_x[9]
.sym 10906 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 10907 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 10908 car_x1[1]
.sym 10909 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 10911 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 10913 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 10914 car_x1[4]
.sym 10915 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 10916 frog_x[5]
.sym 10927 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 10929 frog_inst.switch4_prev
.sym 10930 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10933 frog_inst.switch4_prev_SB_LUT4_I1_O[1]
.sym 10934 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10935 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10936 frog_x[7]
.sym 10940 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 10941 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 10947 switch4_SB_LUT4_I2_I1[2]
.sym 10948 frog_x[5]
.sym 10949 car_x1[5]
.sym 10953 car_x1[7]
.sym 10958 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 10963 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 10968 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 10969 switch4_SB_LUT4_I2_I1[2]
.sym 10970 frog_inst.switch4_prev
.sym 10971 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 10983 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10986 car_x1[7]
.sym 10987 frog_x[7]
.sym 10988 car_x1[5]
.sym 10989 frog_x[5]
.sym 10993 frog_inst.switch4_prev_SB_LUT4_I1_O[1]
.sym 10995 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11002 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11003 clk$SB_IO_IN_$glb_clk
.sym 11004 reset_$glb_sr
.sym 11007 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 11011 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 11021 frog_x[5]
.sym 11022 switch1_SB_LUT4_I2_I1[1]
.sym 11023 frog_x[6]
.sym 11029 car_x1[8]
.sym 11031 car_x1[9]
.sym 11032 car_x1[7]
.sym 11034 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 11035 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 11038 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11039 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11047 frog_x[5]
.sym 11048 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 11050 car_x1[4]
.sym 11051 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11052 car_x1[6]
.sym 11053 car_x1[7]
.sym 11056 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11057 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11058 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 11059 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 11060 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11061 car_x1[5]
.sym 11062 car_x1[8]
.sym 11063 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 11064 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11065 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 11066 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 11067 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 11068 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 11072 car_x1[9]
.sym 11078 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 11080 frog_x[5]
.sym 11081 car_x1[5]
.sym 11084 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 11086 car_x1[6]
.sym 11087 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 11088 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 11090 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 11092 car_x1[7]
.sym 11093 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 11094 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11096 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 11098 car_x1[8]
.sym 11099 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 11100 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11102 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[4]
.sym 11104 car_x1[9]
.sym 11105 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 11106 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 11108 $nextpnr_ICESTORM_LC_26$I3
.sym 11111 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 11112 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 11118 $nextpnr_ICESTORM_LC_26$I3
.sym 11121 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11122 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11123 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11124 car_x1[4]
.sym 11130 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 11131 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 11132 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 11133 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 11134 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11135 car_x1[0]
.sym 11150 frog_x[8]
.sym 11152 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11154 car_x1[5]
.sym 11156 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 11158 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 11159 car_x1[0]
.sym 11172 car_x1[3]
.sym 11175 car_x1[6]
.sym 11176 car_x1[7]
.sym 11182 car_x1[5]
.sym 11186 car_x1[1]
.sym 11187 car_x1[2]
.sym 11189 car_x1[4]
.sym 11194 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11196 car1.car_x_SB_DFFESR_Q_E
.sym 11199 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11200 car_x1[0]
.sym 11201 $nextpnr_ICESTORM_LC_43$O
.sym 11204 car_x1[0]
.sym 11207 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11208 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11210 car_x1[1]
.sym 11211 car_x1[0]
.sym 11213 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11214 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11216 car_x1[2]
.sym 11217 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11219 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11220 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11222 car_x1[3]
.sym 11223 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11225 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11226 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11228 car_x1[4]
.sym 11229 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11231 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11232 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11233 car_x1[5]
.sym 11235 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11237 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11238 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11240 car_x1[6]
.sym 11241 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11243 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11244 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11246 car_x1[7]
.sym 11247 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11248 car1.car_x_SB_DFFESR_Q_E
.sym 11249 clk$SB_IO_IN_$glb_clk
.sym 11250 reset_$glb_sr
.sym 11252 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 11253 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 11254 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 11255 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 11256 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 11257 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11276 frog_y[8]
.sym 11278 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 11281 $PACKER_VCC_NET
.sym 11282 $PACKER_VCC_NET
.sym 11285 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 11287 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11292 car_x1[8]
.sym 11293 car_x1[9]
.sym 11294 car1.car_x_SB_DFFESR_Q_E
.sym 11296 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11297 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11298 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11299 car_x1[0]
.sym 11301 car_x1[1]
.sym 11302 car_x1[2]
.sym 11303 car_x1[3]
.sym 11305 car_x1[5]
.sym 11306 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11307 frog_x[5]
.sym 11311 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11312 car1.car_x_SB_DFFESR_Q_E
.sym 11314 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11315 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11316 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 11322 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11324 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11325 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11327 car_x1[8]
.sym 11328 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11331 car_x1[9]
.sym 11332 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11334 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11337 car1.car_x_SB_DFFESR_Q_E
.sym 11343 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11344 car_x1[5]
.sym 11345 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 11346 frog_x[5]
.sym 11350 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11352 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 11355 car_x1[2]
.sym 11356 car_x1[1]
.sym 11357 car_x1[0]
.sym 11358 car_x1[3]
.sym 11364 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 11367 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11368 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11369 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11370 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11371 car1.car_x_SB_DFFESR_Q_E
.sym 11372 clk$SB_IO_IN_$glb_clk
.sym 11373 reset_$glb_sr
.sym 11376 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 11377 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 11378 frog_y[9]
.sym 11379 switch1_SB_LUT4_I0_O[1]
.sym 11381 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11386 switch4_SB_LUT4_I2_I1[2]
.sym 11390 car1.car_x_SB_DFFESR_Q_E
.sym 11403 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 11405 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11415 frog_y[7]
.sym 11416 switch3_SB_LUT4_I1_I3[2]
.sym 11417 frog_y[5]
.sym 11419 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 11424 frog_y[6]
.sym 11435 frog_y[9]
.sym 11436 frog_y[8]
.sym 11437 frog_inst.switch3_prev
.sym 11438 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 11444 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11447 $nextpnr_ICESTORM_LC_37$O
.sym 11450 frog_y[5]
.sym 11453 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 11455 frog_y[6]
.sym 11457 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 11459 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 11462 frog_y[7]
.sym 11463 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 11465 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 11468 frog_y[8]
.sym 11469 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 11471 $nextpnr_ICESTORM_LC_38$I3
.sym 11474 frog_y[9]
.sym 11475 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 11481 $nextpnr_ICESTORM_LC_38$I3
.sym 11485 switch3_SB_LUT4_I1_I3[2]
.sym 11490 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 11491 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11492 switch3_SB_LUT4_I1_I3[2]
.sym 11493 frog_inst.switch3_prev
.sym 11495 clk$SB_IO_IN_$glb_clk
.sym 11513 frog_y[7]
.sym 11524 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11540 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 11541 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11542 frog_y[9]
.sym 11545 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11547 frog_y[6]
.sym 11548 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11549 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11552 $PACKER_VCC_NET
.sym 11553 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11555 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 11557 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 11562 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 11563 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 11564 frog_y[5]
.sym 11565 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11569 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 11571 frog_y[6]
.sym 11572 $PACKER_VCC_NET
.sym 11574 frog_y[5]
.sym 11577 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 11578 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 11579 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11583 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 11591 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11595 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 11596 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 11598 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11601 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 11602 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 11604 frog_y[9]
.sym 11613 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 11615 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 11616 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 11617 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11618 clk$SB_IO_IN_$glb_clk
.sym 11619 reset_$glb_sr
.sym 12274 o_Segment2[4]$SB_IO_OUT
.sym 12280 o_Segment2[4]$SB_IO_OUT
.sym 12300 o_Segment2[4]$SB_IO_OUT
.sym 12309 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 12310 red[0]$SB_IO_OUT
.sym 12313 green[0]$SB_IO_OUT
.sym 12322 green[0]$SB_IO_OUT
.sym 12323 red[0]$SB_IO_OUT
.sym 12331 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 12337 car1.speed_counter[2]
.sym 12338 car1.speed_counter[3]
.sym 12339 car1.speed_counter[4]
.sym 12340 car1.speed_counter[5]
.sym 12341 car1.speed_counter[6]
.sym 12342 car1.speed_counter[7]
.sym 12347 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 12396 car1.speed_counter[3]
.sym 12397 car1.speed_counter[4]
.sym 12399 car1.speed_counter[6]
.sym 12400 car1.speed_counter[7]
.sym 12428 car1.speed_counter[7]
.sym 12429 car1.speed_counter[6]
.sym 12430 car1.speed_counter[3]
.sym 12431 car1.speed_counter[4]
.sym 12463 car1.speed_counter[8]
.sym 12464 car1.speed_counter[9]
.sym 12465 car1.speed_counter[10]
.sym 12466 car1.speed_counter[11]
.sym 12467 car1.speed_counter[12]
.sym 12468 car1.speed_counter[13]
.sym 12469 car1.speed_counter[14]
.sym 12470 car1.speed_counter[15]
.sym 12486 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 12515 car1.speed_counter[1]
.sym 12516 switch1_SB_LUT4_I2_O
.sym 12523 red[0]$SB_IO_OUT
.sym 12542 frog_x[5]
.sym 12543 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12544 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12545 car1.speed_counter[5]
.sym 12552 vga_inst.h_counter[5]
.sym 12554 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12558 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12559 car1.speed_counter[0]
.sym 12564 car1.speed_counter[8]
.sym 12565 car1.speed_counter[9]
.sym 12566 car1.speed_counter[10]
.sym 12567 car1.speed_counter[11]
.sym 12568 car1.speed_counter[12]
.sym 12569 car1.speed_counter[13]
.sym 12571 car1.speed_counter[15]
.sym 12573 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12574 vga_inst.h_counter[5]
.sym 12575 frog_x[5]
.sym 12576 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12593 car1.speed_counter[0]
.sym 12597 car1.speed_counter[11]
.sym 12598 car1.speed_counter[10]
.sym 12599 car1.speed_counter[9]
.sym 12600 car1.speed_counter[12]
.sym 12610 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12611 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12615 car1.speed_counter[8]
.sym 12616 car1.speed_counter[15]
.sym 12617 car1.speed_counter[5]
.sym 12618 car1.speed_counter[13]
.sym 12619 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_$glb_ce
.sym 12620 clk$SB_IO_IN_$glb_clk
.sym 12621 car1.speed_counter_SB_DFFESR_Q_R[0]_$glb_sr
.sym 12622 car1.speed_counter[16]
.sym 12623 car1.speed_counter[17]
.sym 12624 car1.speed_counter[18]
.sym 12625 car1.speed_counter[19]
.sym 12626 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 12627 car1.speed_counter[1]
.sym 12629 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12642 vga_inst.h_counter[9]
.sym 12648 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 12649 green_SB_LUT4_O_I0[2]
.sym 12654 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 12656 frog_x[7]
.sym 12657 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 12669 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 12673 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 12677 car_x1[1]
.sym 12678 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 12682 frog_x[7]
.sym 12683 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12686 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12690 car_x1[0]
.sym 12691 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 12693 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12694 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12708 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12709 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12710 car_x1[0]
.sym 12711 car_x1[1]
.sym 12720 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 12721 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 12722 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 12723 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 12733 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 12734 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12735 frog_x[7]
.sym 12750 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 12751 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 12752 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 12769 switch4$SB_IO_IN
.sym 12773 vga_inst.h_counter[8]
.sym 12777 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 12779 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 12780 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12786 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 12787 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 12789 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12790 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 12791 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12792 car_x1[3]
.sym 12793 vga_inst.h_counter[5]
.sym 12794 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 12795 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 12797 car_x1[1]
.sym 12798 car_x1[4]
.sym 12801 car_x1[5]
.sym 12803 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 12805 vga_inst.h_counter[6]
.sym 12806 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 12808 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 12809 green_SB_LUT4_O_I0[2]
.sym 12811 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 12812 car_x1[0]
.sym 12813 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 12818 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 12820 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12821 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 12822 car_x1[0]
.sym 12824 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 12826 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 12827 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12828 car_x1[1]
.sym 12830 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 12832 green_SB_LUT4_O_I0[2]
.sym 12833 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 12836 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 12838 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 12839 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 12840 car_x1[3]
.sym 12842 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[4]
.sym 12844 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 12845 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 12846 car_x1[4]
.sym 12848 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[5]
.sym 12850 car_x1[5]
.sym 12851 vga_inst.h_counter[5]
.sym 12854 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[6]
.sym 12856 vga_inst.h_counter[6]
.sym 12857 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 12860 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 12862 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 12863 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 12868 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 12869 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 12870 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 12871 frog_inst.db2.state_SB_DFFE_Q_E
.sym 12873 switch2_SB_LUT4_I1_I3[1]
.sym 12874 switch1_SB_LUT4_I0_O[0]
.sym 12875 frog_inst.db2.state_SB_DFFE_Q_E
.sym 12880 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 12883 frog_x[5]
.sym 12884 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 12885 car_x1[1]
.sym 12892 frog_x[6]
.sym 12893 frog_x[8]
.sym 12895 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 12896 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 12897 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 12904 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[7]
.sym 12911 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 12916 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 12918 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 12919 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 12920 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12921 frog_x[9]
.sym 12922 vga_inst.h_counter[9]
.sym 12924 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 12926 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 12927 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 12929 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 12933 vga_inst.h_counter[8]
.sym 12934 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 12941 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[8]
.sym 12943 vga_inst.h_counter[8]
.sym 12944 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 12947 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2[9]
.sym 12949 vga_inst.h_counter[9]
.sym 12950 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 12953 $nextpnr_ICESTORM_LC_0$I3
.sym 12956 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 12963 $nextpnr_ICESTORM_LC_0$I3
.sym 12966 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 12968 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 12969 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 12972 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 12973 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 12974 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 12978 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 12979 vga_inst.h_counter[8]
.sym 12980 vga_inst.h_counter[9]
.sym 12981 frog_x[9]
.sym 12988 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12989 clk$SB_IO_IN_$glb_clk
.sym 12990 reset_$glb_sr
.sym 12997 frog_x[6]
.sym 13004 car_x1[8]
.sym 13009 switch2$SB_IO_IN
.sym 13013 car_x1[9]
.sym 13015 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 13016 car_x1[7]
.sym 13020 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 13021 switch2_SB_LUT4_I1_I3[1]
.sym 13022 switch3_SB_LUT4_I2_O
.sym 13023 switch3$SB_IO_IN
.sym 13026 car_x1[6]
.sym 13037 frog_x[7]
.sym 13041 frog_x[5]
.sym 13043 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13047 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13048 frog_x[8]
.sym 13050 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13051 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 13052 frog_x[9]
.sym 13054 frog_x[6]
.sym 13060 car_x1[8]
.sym 13062 car_x1[9]
.sym 13063 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 13064 $nextpnr_ICESTORM_LC_45$O
.sym 13067 frog_x[5]
.sym 13070 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[2]
.sym 13072 frog_x[6]
.sym 13076 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[3]
.sym 13078 frog_x[7]
.sym 13080 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[2]
.sym 13082 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[4]
.sym 13084 frog_x[8]
.sym 13086 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[3]
.sym 13088 $nextpnr_ICESTORM_LC_46$I3
.sym 13091 frog_x[9]
.sym 13092 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[4]
.sym 13098 $nextpnr_ICESTORM_LC_46$I3
.sym 13101 frog_x[9]
.sym 13102 car_x1[8]
.sym 13103 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 13104 car_x1[9]
.sym 13107 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 13108 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 13110 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13111 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13112 clk$SB_IO_IN_$glb_clk
.sym 13113 reset_$glb_sr
.sym 13114 frog_x[8]
.sym 13117 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 13118 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 13131 car_x1[5]
.sym 13139 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13140 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 13141 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13142 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 13144 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 13146 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 13157 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 13158 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 13161 frog_x[6]
.sym 13165 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13166 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 13167 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 13168 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 13169 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 13171 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13172 frog_x[5]
.sym 13173 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 13175 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 13176 car_x1[5]
.sym 13181 car_x1[2]
.sym 13187 $nextpnr_ICESTORM_LC_5$O
.sym 13189 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 13193 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[2]
.sym 13195 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 13199 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[3]
.sym 13202 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 13203 car_x1[2]
.sym 13205 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[4]
.sym 13207 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 13211 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[5]
.sym 13213 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 13217 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[6]
.sym 13219 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 13220 car_x1[5]
.sym 13223 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[7]
.sym 13224 frog_x[6]
.sym 13225 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 13226 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 13227 frog_x[5]
.sym 13229 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[8]
.sym 13231 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 13232 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13237 frog_inst.db3.state_SB_DFFE_Q_E
.sym 13238 switch3_SB_LUT4_I1_I3[2]
.sym 13240 switch3_SB_LUT4_I2_O
.sym 13241 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 13243 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 13248 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 13256 $PACKER_VCC_NET
.sym 13258 frog_x[9]
.sym 13264 $PACKER_VCC_NET
.sym 13265 switch4$SB_IO_IN
.sym 13270 switch4$SB_IO_IN
.sym 13271 switch1_SB_LUT4_I0_O[1]
.sym 13273 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[8]
.sym 13280 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 13282 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 13283 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 13284 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 13285 car_x1[0]
.sym 13286 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 13288 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 13289 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 13290 car_x1[4]
.sym 13292 car_x1[6]
.sym 13293 car_x1[7]
.sym 13294 car_x1[8]
.sym 13296 car1.car_x_SB_DFFESR_Q_E
.sym 13297 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13298 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 13299 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13301 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13303 car_x1[9]
.sym 13304 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 13305 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13307 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 13308 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13310 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[9]
.sym 13312 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13313 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 13316 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO[10]
.sym 13318 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 13319 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 13322 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13324 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 13325 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 13326 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 13329 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 13330 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 13331 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 13332 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 13335 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 13336 car_x1[6]
.sym 13337 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 13338 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 13341 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13342 car_x1[7]
.sym 13343 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 13344 car_x1[9]
.sym 13347 car_x1[8]
.sym 13348 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13350 car_x1[4]
.sym 13354 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13355 car_x1[0]
.sym 13357 car1.car_x_SB_DFFESR_Q_E
.sym 13358 clk$SB_IO_IN_$glb_clk
.sym 13359 reset_$glb_sr
.sym 13363 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13364 switch4_SB_LUT4_I2_I1[2]
.sym 13365 frog_inst.db4.state_SB_DFFE_Q_E
.sym 13366 switch4_SB_LUT4_I2_O
.sym 13374 switch3$SB_IO_IN
.sym 13375 switch3_SB_LUT4_I2_O
.sym 13382 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 13407 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 13408 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 13409 car_x1[8]
.sym 13410 car_x1[9]
.sym 13412 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13413 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 13423 car_x1[6]
.sym 13430 car_x1[5]
.sym 13432 car_x1[7]
.sym 13433 $nextpnr_ICESTORM_LC_39$O
.sym 13436 car_x1[5]
.sym 13439 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 13441 car_x1[6]
.sym 13443 car_x1[5]
.sym 13445 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 13448 car_x1[7]
.sym 13449 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 13451 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 13454 car_x1[8]
.sym 13455 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 13457 $nextpnr_ICESTORM_LC_40$I3
.sym 13460 car_x1[9]
.sym 13461 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 13467 $nextpnr_ICESTORM_LC_40$I3
.sym 13470 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 13471 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 13472 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13473 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 13485 frog_inst.db4.counter[2]
.sym 13486 frog_inst.db4.counter[3]
.sym 13487 frog_inst.db4.counter[4]
.sym 13488 frog_inst.db4.counter[5]
.sym 13489 frog_inst.db4.counter[6]
.sym 13490 frog_inst.db4.counter[7]
.sym 13498 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13505 car_x1[7]
.sym 13509 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13516 frog_inst.db4.counter[0]
.sym 13531 frog_inst.switch3_prev_SB_LUT4_I1_O[1]
.sym 13533 frog_y[6]
.sym 13534 $PACKER_VCC_NET
.sym 13536 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13537 frog_y[8]
.sym 13538 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 13539 frog_y[7]
.sym 13544 frog_y[9]
.sym 13550 frog_y[5]
.sym 13551 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13552 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13553 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13555 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 13556 $nextpnr_ICESTORM_LC_29$O
.sym 13558 frog_y[5]
.sym 13562 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13564 frog_y[6]
.sym 13565 $PACKER_VCC_NET
.sym 13568 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13570 $PACKER_VCC_NET
.sym 13571 frog_y[7]
.sym 13572 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13574 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13576 frog_y[8]
.sym 13577 $PACKER_VCC_NET
.sym 13578 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13581 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 13582 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13583 frog_y[9]
.sym 13584 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13587 frog_y[5]
.sym 13589 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 13590 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13599 frog_inst.switch3_prev_SB_LUT4_I1_O[1]
.sym 13601 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 13603 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13604 clk$SB_IO_IN_$glb_clk
.sym 13605 reset_$glb_sr
.sym 13606 frog_inst.db4.counter[8]
.sym 13607 frog_inst.db4.counter[9]
.sym 13608 frog_inst.db4.counter[10]
.sym 13609 frog_inst.db4.counter[11]
.sym 13610 frog_inst.db4.counter[12]
.sym 13611 frog_inst.db4.counter[13]
.sym 13612 frog_inst.db4.counter[14]
.sym 13613 frog_inst.db4.counter[15]
.sym 13620 switch1_SB_LUT4_I0_O[1]
.sym 13729 frog_inst.db4.counter[16]
.sym 13730 frog_inst.db4.counter[17]
.sym 13731 frog_inst.db4.counter[18]
.sym 13732 frog_inst.db4.counter[19]
.sym 13733 frog_inst.db4.counter[0]
.sym 13734 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14388 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 14410 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 14418 switch1_SB_LUT4_I2_O
.sym 14422 red[0]$SB_IO_OUT
.sym 14429 red[0]$SB_IO_OUT
.sym 14431 switch1_SB_LUT4_I2_O
.sym 14445 $PACKER_GND_NET
.sym 14492 car1.speed_counter[6]
.sym 14496 car1.speed_counter[2]
.sym 14498 car1.speed_counter[4]
.sym 14504 car1.speed_counter[1]
.sym 14505 car1.speed_counter[0]
.sym 14507 car1.speed_counter[5]
.sym 14513 car1.speed_counter[3]
.sym 14517 car1.speed_counter[7]
.sym 14518 $nextpnr_ICESTORM_LC_47$O
.sym 14520 car1.speed_counter[0]
.sym 14524 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14526 car1.speed_counter[1]
.sym 14530 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14532 car1.speed_counter[2]
.sym 14534 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14536 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14538 car1.speed_counter[3]
.sym 14540 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14542 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14544 car1.speed_counter[4]
.sym 14546 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14548 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14551 car1.speed_counter[5]
.sym 14552 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 14554 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14557 car1.speed_counter[6]
.sym 14558 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 14560 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14562 car1.speed_counter[7]
.sym 14564 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 14565 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_$glb_ce
.sym 14566 clk$SB_IO_IN_$glb_clk
.sym 14567 car1.speed_counter_SB_DFFESR_Q_R[0]_$glb_sr
.sym 14573 frog_inst.db1.counter[1]
.sym 14574 frog_inst.db1.counter[2]
.sym 14575 frog_inst.db1.counter[3]
.sym 14576 frog_inst.db1.counter[4]
.sym 14577 frog_inst.db1.counter[5]
.sym 14578 frog_inst.db1.counter[6]
.sym 14579 frog_inst.db1.counter[7]
.sym 14593 $PACKER_GND_NET
.sym 14627 car1.speed_counter[2]
.sym 14644 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14649 car1.speed_counter[8]
.sym 14650 car1.speed_counter[9]
.sym 14654 car1.speed_counter[13]
.sym 14660 car1.speed_counter[11]
.sym 14667 car1.speed_counter[10]
.sym 14671 car1.speed_counter[14]
.sym 14677 car1.speed_counter[12]
.sym 14680 car1.speed_counter[15]
.sym 14681 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14684 car1.speed_counter[8]
.sym 14685 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 14687 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14690 car1.speed_counter[9]
.sym 14691 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 14693 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14696 car1.speed_counter[10]
.sym 14697 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 14699 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14701 car1.speed_counter[11]
.sym 14703 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 14705 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14707 car1.speed_counter[12]
.sym 14709 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 14711 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14714 car1.speed_counter[13]
.sym 14715 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 14717 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14720 car1.speed_counter[14]
.sym 14721 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 14723 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14725 car1.speed_counter[15]
.sym 14727 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 14728 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_$glb_ce
.sym 14729 clk$SB_IO_IN_$glb_clk
.sym 14730 car1.speed_counter_SB_DFFESR_Q_R[0]_$glb_sr
.sym 14731 frog_inst.db1.counter[8]
.sym 14732 frog_inst.db1.counter[9]
.sym 14733 frog_inst.db1.counter[10]
.sym 14734 frog_inst.db1.counter[11]
.sym 14735 frog_inst.db1.counter[12]
.sym 14736 frog_inst.db1.counter[13]
.sym 14737 frog_inst.db1.counter[14]
.sym 14738 frog_inst.db1.counter[15]
.sym 14767 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14778 car1.speed_counter[14]
.sym 14780 car1.speed_counter[16]
.sym 14782 car1.speed_counter[18]
.sym 14783 car1.speed_counter[19]
.sym 14789 car1.speed_counter[17]
.sym 14793 car1.speed_counter[2]
.sym 14799 car1.speed_counter[0]
.sym 14801 car1.speed_counter[1]
.sym 14804 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14806 car1.speed_counter[16]
.sym 14808 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 14810 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14813 car1.speed_counter[17]
.sym 14814 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 14816 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14818 car1.speed_counter[18]
.sym 14820 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 14824 car1.speed_counter[19]
.sym 14826 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 14829 car1.speed_counter[0]
.sym 14830 car1.speed_counter[17]
.sym 14831 car1.speed_counter[1]
.sym 14832 car1.speed_counter[2]
.sym 14836 car1.speed_counter[1]
.sym 14838 car1.speed_counter[0]
.sym 14847 car1.speed_counter[18]
.sym 14848 car1.speed_counter[19]
.sym 14849 car1.speed_counter[16]
.sym 14850 car1.speed_counter[14]
.sym 14851 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_$glb_ce
.sym 14852 clk$SB_IO_IN_$glb_clk
.sym 14853 car1.speed_counter_SB_DFFESR_Q_R[0]_$glb_sr
.sym 14854 frog_inst.db1.counter[16]
.sym 14855 frog_inst.db1.counter[17]
.sym 14856 frog_inst.db1.counter[18]
.sym 14857 frog_inst.db1.counter[19]
.sym 14860 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 14861 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 14874 switch1_SB_LUT4_I2_O
.sym 14885 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 14895 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 14898 car_x1[6]
.sym 14899 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 14900 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 14901 frog_x[5]
.sym 14904 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 14906 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 14908 car_x1[7]
.sym 14910 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 14911 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 14913 car_x1[5]
.sym 14916 frog_x[7]
.sym 14917 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 14923 frog_x[6]
.sym 14927 $nextpnr_ICESTORM_LC_14$O
.sym 14930 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 14933 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 14935 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 14939 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 14942 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 14945 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
.sym 14947 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 14951 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[4]
.sym 14954 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 14957 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[5]
.sym 14959 frog_x[5]
.sym 14960 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 14961 car_x1[5]
.sym 14963 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[6]
.sym 14965 frog_x[6]
.sym 14966 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 14967 car_x1[6]
.sym 14969 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 14971 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 14972 frog_x[7]
.sym 14973 car_x1[7]
.sym 14977 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14978 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 14979 switch2_SB_LUT4_I2_O
.sym 14980 switch2_SB_LUT4_I1_I3[2]
.sym 14981 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14982 frog_inst.db2.counter[1]
.sym 14984 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 14994 car_x1[6]
.sym 14996 car_x1[7]
.sym 15000 switch3$SB_IO_IN
.sym 15013 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[7]
.sym 15018 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 15019 switch2$SB_IO_IN
.sym 15022 switch4$SB_IO_IN
.sym 15027 switch2$SB_IO_IN
.sym 15029 switch1$SB_IO_IN
.sym 15030 car_x1[8]
.sym 15031 car_x1[9]
.sym 15033 frog_inst.db2.state_SB_DFFE_Q_E
.sym 15034 frog_x[9]
.sym 15035 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 15037 switch2_SB_LUT4_I1_I3[2]
.sym 15042 frog_x[8]
.sym 15045 frog_inst.db2.state_SB_DFFE_Q_E
.sym 15046 switch3$SB_IO_IN
.sym 15047 switch2_SB_LUT4_I1_I3[1]
.sym 15050 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[8]
.sym 15052 frog_x[8]
.sym 15053 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 15054 car_x1[8]
.sym 15056 $nextpnr_ICESTORM_LC_15$I3
.sym 15058 frog_x[9]
.sym 15059 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 15060 car_x1[9]
.sym 15066 $nextpnr_ICESTORM_LC_15$I3
.sym 15072 frog_inst.db2.state_SB_DFFE_Q_E
.sym 15084 switch2$SB_IO_IN
.sym 15087 switch1$SB_IO_IN
.sym 15088 switch2$SB_IO_IN
.sym 15089 switch4$SB_IO_IN
.sym 15090 switch3$SB_IO_IN
.sym 15093 switch2_SB_LUT4_I1_I3[2]
.sym 15094 switch2_SB_LUT4_I1_I3[1]
.sym 15096 switch2$SB_IO_IN
.sym 15097 frog_inst.db2.state_SB_DFFE_Q_E
.sym 15098 clk$SB_IO_IN_$glb_clk
.sym 15117 switch1$SB_IO_IN
.sym 15130 car_x1[6]
.sym 15133 switch1_SB_LUT4_I0_O[0]
.sym 15142 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 15144 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 15147 frog_x[6]
.sym 15150 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 15155 car_x1[5]
.sym 15156 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 15159 frog_x[5]
.sym 15165 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 15167 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 15169 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 15170 frog_x[7]
.sym 15171 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 15173 $nextpnr_ICESTORM_LC_3$O
.sym 15175 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 15179 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 15182 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 15185 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 15187 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 15191 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 15193 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 15197 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 15200 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 15203 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 15205 frog_x[5]
.sym 15206 car_x1[5]
.sym 15209 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 15211 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 15212 frog_x[6]
.sym 15213 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 15215 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 15217 frog_x[7]
.sym 15218 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 15242 switch4$SB_IO_IN
.sym 15245 switch4$SB_IO_IN
.sym 15258 switch3_SB_LUT4_I2_O
.sym 15259 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 15264 $PACKER_VCC_NET
.sym 15266 frog_x[9]
.sym 15268 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 15272 frog_x[8]
.sym 15273 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 15281 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 15282 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 15287 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 15290 car_x1[6]
.sym 15295 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 15296 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[8]
.sym 15298 frog_x[8]
.sym 15299 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 15300 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 15302 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[9]
.sym 15304 frog_x[9]
.sym 15305 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 15308 $nextpnr_ICESTORM_LC_4$I3
.sym 15311 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 15314 $nextpnr_ICESTORM_LC_4$COUT
.sym 15316 $PACKER_VCC_NET
.sym 15318 $nextpnr_ICESTORM_LC_4$I3
.sym 15321 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 15322 car_x1[6]
.sym 15323 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 15324 $nextpnr_ICESTORM_LC_4$COUT
.sym 15348 frog_inst.db3.counter[2]
.sym 15349 frog_inst.db3.counter[3]
.sym 15350 frog_inst.db3.counter[4]
.sym 15351 frog_inst.db3.counter[5]
.sym 15352 frog_inst.db3.counter[6]
.sym 15353 frog_inst.db3.counter[7]
.sym 15371 switch4_SB_LUT4_I2_O
.sym 15378 frog_inst.db3.state_SB_DFFE_Q_E
.sym 15380 switch3_SB_LUT4_I1_I3[2]
.sym 15389 frog_inst.db3.state_SB_DFFE_Q_E
.sym 15392 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 15396 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 15397 switch3_SB_LUT4_I1_I3[0]
.sym 15398 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 15399 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 15402 switch3$SB_IO_IN
.sym 15403 switch1_SB_LUT4_I0_O[0]
.sym 15406 switch1_SB_LUT4_I0_O[1]
.sym 15412 switch3_SB_LUT4_I1_I3[2]
.sym 15420 switch3_SB_LUT4_I1_I3[2]
.sym 15421 switch3_SB_LUT4_I1_I3[0]
.sym 15422 switch3$SB_IO_IN
.sym 15427 switch3$SB_IO_IN
.sym 15438 switch3_SB_LUT4_I1_I3[0]
.sym 15439 switch3$SB_IO_IN
.sym 15441 switch3_SB_LUT4_I1_I3[2]
.sym 15445 switch1_SB_LUT4_I0_O[1]
.sym 15446 switch1_SB_LUT4_I0_O[0]
.sym 15456 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 15457 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 15458 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 15459 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 15466 frog_inst.db3.state_SB_DFFE_Q_E
.sym 15467 clk$SB_IO_IN_$glb_clk
.sym 15469 frog_inst.db3.counter[8]
.sym 15470 frog_inst.db3.counter[9]
.sym 15471 frog_inst.db3.counter[10]
.sym 15472 frog_inst.db3.counter[11]
.sym 15473 frog_inst.db3.counter[12]
.sym 15474 frog_inst.db3.counter[13]
.sym 15475 frog_inst.db3.counter[14]
.sym 15476 frog_inst.db3.counter[15]
.sym 15481 switch3_SB_LUT4_I2_O
.sym 15483 switch3_SB_LUT4_I1_I3[0]
.sym 15503 frog_inst.db4.counter[13]
.sym 15512 frog_inst.db4.state_SB_DFFE_Q_E
.sym 15514 switch4_SB_LUT4_I2_I1[2]
.sym 15515 car_x1[7]
.sym 15518 switch4$SB_IO_IN
.sym 15523 switch4$SB_IO_IN
.sym 15525 $PACKER_VCC_NET
.sym 15530 switch4_SB_LUT4_I2_I1[0]
.sym 15534 car_x1[8]
.sym 15536 car_x1[9]
.sym 15542 $nextpnr_ICESTORM_LC_33$O
.sym 15544 car_x1[7]
.sym 15548 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 15550 $PACKER_VCC_NET
.sym 15551 car_x1[8]
.sym 15554 $nextpnr_ICESTORM_LC_34$I3
.sym 15556 car_x1[9]
.sym 15564 $nextpnr_ICESTORM_LC_34$I3
.sym 15569 switch4$SB_IO_IN
.sym 15574 switch4_SB_LUT4_I2_I1[2]
.sym 15575 switch4$SB_IO_IN
.sym 15576 switch4_SB_LUT4_I2_I1[0]
.sym 15579 switch4_SB_LUT4_I2_I1[0]
.sym 15580 switch4$SB_IO_IN
.sym 15581 switch4_SB_LUT4_I2_I1[2]
.sym 15589 frog_inst.db4.state_SB_DFFE_Q_E
.sym 15590 clk$SB_IO_IN_$glb_clk
.sym 15592 frog_inst.db3.counter[16]
.sym 15593 frog_inst.db3.counter[17]
.sym 15594 frog_inst.db3.counter[18]
.sym 15595 frog_inst.db3.counter[19]
.sym 15597 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 15598 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 15606 frog_inst.db4.state_SB_DFFE_Q_E
.sym 15616 switch4_SB_LUT4_I2_I1[0]
.sym 15625 switch4_SB_LUT4_I2_O
.sym 15638 frog_inst.db4.counter[5]
.sym 15644 frog_inst.db4.counter[3]
.sym 15649 frog_inst.db4.counter[0]
.sym 15655 frog_inst.db4.counter[6]
.sym 15658 frog_inst.db4.counter[1]
.sym 15659 frog_inst.db4.counter[2]
.sym 15661 frog_inst.db4.counter[4]
.sym 15662 switch4_SB_LUT4_I2_O
.sym 15664 frog_inst.db4.counter[7]
.sym 15665 $nextpnr_ICESTORM_LC_41$O
.sym 15668 frog_inst.db4.counter[0]
.sym 15671 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15673 frog_inst.db4.counter[1]
.sym 15677 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15679 frog_inst.db4.counter[2]
.sym 15681 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15683 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15685 frog_inst.db4.counter[3]
.sym 15687 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 15689 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15691 frog_inst.db4.counter[4]
.sym 15693 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 15695 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15698 frog_inst.db4.counter[5]
.sym 15699 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 15701 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15704 frog_inst.db4.counter[6]
.sym 15705 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 15707 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15709 frog_inst.db4.counter[7]
.sym 15711 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 15713 clk$SB_IO_IN_$glb_clk
.sym 15714 switch4_SB_LUT4_I2_O
.sym 15715 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15716 frog_inst.db4.counter[1]
.sym 15717 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 15719 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15721 switch4_SB_LUT4_I2_I1[0]
.sym 15722 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 15739 switch3_SB_LUT4_I2_O
.sym 15751 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15761 frog_inst.db4.counter[13]
.sym 15764 frog_inst.db4.counter[8]
.sym 15771 frog_inst.db4.counter[15]
.sym 15775 frog_inst.db4.counter[11]
.sym 15776 frog_inst.db4.counter[12]
.sym 15778 frog_inst.db4.counter[14]
.sym 15781 frog_inst.db4.counter[9]
.sym 15782 frog_inst.db4.counter[10]
.sym 15785 switch4_SB_LUT4_I2_O
.sym 15788 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15790 frog_inst.db4.counter[8]
.sym 15792 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 15794 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15796 frog_inst.db4.counter[9]
.sym 15798 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 15800 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15802 frog_inst.db4.counter[10]
.sym 15804 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 15806 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15809 frog_inst.db4.counter[11]
.sym 15810 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 15812 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15815 frog_inst.db4.counter[12]
.sym 15816 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 15818 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15821 frog_inst.db4.counter[13]
.sym 15822 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 15824 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15827 frog_inst.db4.counter[14]
.sym 15828 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 15830 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15832 frog_inst.db4.counter[15]
.sym 15834 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 15836 clk$SB_IO_IN_$glb_clk
.sym 15837 switch4_SB_LUT4_I2_O
.sym 15874 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15890 frog_inst.db4.counter[19]
.sym 15893 frog_inst.db4.counter[14]
.sym 15896 frog_inst.db4.counter[17]
.sym 15897 frog_inst.db4.counter[18]
.sym 15899 frog_inst.db4.counter[0]
.sym 15903 frog_inst.db4.counter[16]
.sym 15908 switch4_SB_LUT4_I2_O
.sym 15911 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15913 frog_inst.db4.counter[16]
.sym 15915 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 15917 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15920 frog_inst.db4.counter[17]
.sym 15921 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 15923 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15926 frog_inst.db4.counter[18]
.sym 15927 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 15931 frog_inst.db4.counter[19]
.sym 15933 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 15938 frog_inst.db4.counter[0]
.sym 15942 frog_inst.db4.counter[14]
.sym 15943 frog_inst.db4.counter[18]
.sym 15944 frog_inst.db4.counter[16]
.sym 15945 frog_inst.db4.counter[19]
.sym 15959 clk$SB_IO_IN_$glb_clk
.sym 15960 switch4_SB_LUT4_I2_O
.sym 16683 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 16687 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 16688 frog_inst.db1.counter[0]
.sym 16716 $PACKER_GND_NET
.sym 16722 frog_inst.db1.counter[6]
.sym 16750 red[0]$SB_IO_OUT
.sym 16761 frog_inst.db1.counter[3]
.sym 16768 frog_inst.db1.counter[2]
.sym 16772 frog_inst.db1.counter[6]
.sym 16773 frog_inst.db1.counter[7]
.sym 16778 frog_inst.db1.counter[4]
.sym 16779 frog_inst.db1.counter[5]
.sym 16781 frog_inst.db1.counter[0]
.sym 16783 frog_inst.db1.counter[1]
.sym 16789 frog_inst.db1.counter[0]
.sym 16790 $nextpnr_ICESTORM_LC_44$O
.sym 16792 frog_inst.db1.counter[0]
.sym 16796 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16798 frog_inst.db1.counter[1]
.sym 16800 frog_inst.db1.counter[0]
.sym 16802 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16804 frog_inst.db1.counter[2]
.sym 16806 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 16808 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16811 frog_inst.db1.counter[3]
.sym 16812 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 16814 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16817 frog_inst.db1.counter[4]
.sym 16818 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 16820 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16823 frog_inst.db1.counter[5]
.sym 16824 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 16826 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16828 frog_inst.db1.counter[6]
.sym 16830 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 16832 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16834 frog_inst.db1.counter[7]
.sym 16836 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 16838 clk$SB_IO_IN_$glb_clk
.sym 16839 switch1_SB_LUT4_I2_O_$glb_sr
.sym 16840 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 16841 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 16842 frog_inst.db1.state_SB_DFFE_Q_E
.sym 16843 switch1_SB_LUT4_I2_I1[1]
.sym 16844 frog_inst.db1.state_SB_DFFE_Q_E
.sym 16845 switch1_SB_LUT4_I2_I1[2]
.sym 16846 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 16847 switch1_SB_LUT4_I2_O
.sym 16876 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16885 frog_inst.db1.counter[12]
.sym 16888 frog_inst.db1.counter[15]
.sym 16889 frog_inst.db1.counter[8]
.sym 16890 frog_inst.db1.counter[9]
.sym 16894 frog_inst.db1.counter[13]
.sym 16907 frog_inst.db1.counter[10]
.sym 16908 frog_inst.db1.counter[11]
.sym 16911 frog_inst.db1.counter[14]
.sym 16913 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16915 frog_inst.db1.counter[8]
.sym 16917 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 16919 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16921 frog_inst.db1.counter[9]
.sym 16923 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16925 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16927 frog_inst.db1.counter[10]
.sym 16929 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 16931 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16933 frog_inst.db1.counter[11]
.sym 16935 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 16937 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16940 frog_inst.db1.counter[12]
.sym 16941 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 16943 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16945 frog_inst.db1.counter[13]
.sym 16947 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 16949 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16951 frog_inst.db1.counter[14]
.sym 16953 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 16955 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 16958 frog_inst.db1.counter[15]
.sym 16959 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 16961 clk$SB_IO_IN_$glb_clk
.sym 16962 switch1_SB_LUT4_I2_O_$glb_sr
.sym 16965 frog_inst.db2.counter[2]
.sym 16966 frog_inst.db2.counter[3]
.sym 16967 frog_inst.db2.counter[4]
.sym 16968 frog_inst.db2.counter[5]
.sym 16969 frog_inst.db2.counter[6]
.sym 16970 frog_inst.db2.counter[7]
.sym 16989 switch1_SB_LUT4_I2_I1[1]
.sym 16998 frog_inst.db2.counter[0]
.sym 16999 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17004 frog_inst.db1.counter[16]
.sym 17007 frog_inst.db1.counter[19]
.sym 17014 frog_inst.db1.counter[18]
.sym 17019 frog_inst.db1.counter[15]
.sym 17022 frog_inst.db2.counter[2]
.sym 17023 frog_inst.db2.counter[3]
.sym 17024 frog_inst.db2.counter[4]
.sym 17025 frog_inst.db2.counter[5]
.sym 17029 frog_inst.db1.counter[17]
.sym 17036 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17039 frog_inst.db1.counter[16]
.sym 17040 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17042 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17044 frog_inst.db1.counter[17]
.sym 17046 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17048 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17050 frog_inst.db1.counter[18]
.sym 17052 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17057 frog_inst.db1.counter[19]
.sym 17058 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17073 frog_inst.db1.counter[16]
.sym 17074 frog_inst.db1.counter[19]
.sym 17075 frog_inst.db1.counter[15]
.sym 17076 frog_inst.db1.counter[18]
.sym 17079 frog_inst.db2.counter[3]
.sym 17080 frog_inst.db2.counter[2]
.sym 17081 frog_inst.db2.counter[5]
.sym 17082 frog_inst.db2.counter[4]
.sym 17084 clk$SB_IO_IN_$glb_clk
.sym 17085 switch1_SB_LUT4_I2_O_$glb_sr
.sym 17086 frog_inst.db2.counter[8]
.sym 17087 frog_inst.db2.counter[9]
.sym 17088 frog_inst.db2.counter[10]
.sym 17089 frog_inst.db2.counter[11]
.sym 17090 frog_inst.db2.counter[12]
.sym 17091 frog_inst.db2.counter[13]
.sym 17092 frog_inst.db2.counter[14]
.sym 17093 frog_inst.db2.counter[15]
.sym 17132 switch2_SB_LUT4_I1_I3[1]
.sym 17134 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17138 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17139 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17140 frog_inst.db2.counter[1]
.sym 17141 frog_inst.db2.counter[6]
.sym 17142 frog_inst.db2.counter[7]
.sym 17143 frog_inst.db2.counter[8]
.sym 17144 frog_inst.db2.counter[17]
.sym 17146 frog_inst.db2.counter[11]
.sym 17147 frog_inst.db2.counter[12]
.sym 17148 frog_inst.db2.counter[13]
.sym 17150 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17151 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17152 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17153 frog_inst.db2.counter[10]
.sym 17154 switch2_SB_LUT4_I1_I3[2]
.sym 17155 switch2$SB_IO_IN
.sym 17156 frog_inst.db2.counter[0]
.sym 17157 frog_inst.db2.counter[14]
.sym 17158 frog_inst.db2.counter[15]
.sym 17160 frog_inst.db2.counter[15]
.sym 17161 frog_inst.db2.counter[6]
.sym 17162 frog_inst.db2.counter[12]
.sym 17163 frog_inst.db2.counter[13]
.sym 17166 frog_inst.db2.counter[17]
.sym 17167 frog_inst.db2.counter[1]
.sym 17168 frog_inst.db2.counter[14]
.sym 17169 frog_inst.db2.counter[0]
.sym 17172 switch2_SB_LUT4_I1_I3[2]
.sym 17173 switch2_SB_LUT4_I1_I3[1]
.sym 17175 switch2$SB_IO_IN
.sym 17178 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17179 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17180 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17181 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17184 frog_inst.db2.counter[7]
.sym 17185 frog_inst.db2.counter[11]
.sym 17186 frog_inst.db2.counter[8]
.sym 17187 frog_inst.db2.counter[10]
.sym 17191 frog_inst.db2.counter[0]
.sym 17193 frog_inst.db2.counter[1]
.sym 17202 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17204 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17207 clk$SB_IO_IN_$glb_clk
.sym 17208 switch2_SB_LUT4_I2_O_$glb_sr
.sym 17209 frog_inst.db2.counter[16]
.sym 17210 frog_inst.db2.counter[17]
.sym 17211 frog_inst.db2.counter[18]
.sym 17212 frog_inst.db2.counter[19]
.sym 17214 frog_inst.db2.counter[0]
.sym 17216 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17227 switch2_SB_LUT4_I2_O
.sym 17456 switch3_SB_LUT4_I1_I3[0]
.sym 17458 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 17460 frog_inst.db3.counter[0]
.sym 17461 frog_inst.db3.counter[1]
.sym 17462 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 17481 frog_inst.db3.counter[17]
.sym 17509 switch3_SB_LUT4_I2_O
.sym 17511 frog_inst.db3.counter[7]
.sym 17517 frog_inst.db3.counter[0]
.sym 17518 frog_inst.db3.counter[6]
.sym 17522 frog_inst.db3.counter[2]
.sym 17523 frog_inst.db3.counter[3]
.sym 17524 frog_inst.db3.counter[4]
.sym 17525 frog_inst.db3.counter[5]
.sym 17526 frog_inst.db3.counter[1]
.sym 17528 $nextpnr_ICESTORM_LC_24$O
.sym 17530 frog_inst.db3.counter[0]
.sym 17534 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17537 frog_inst.db3.counter[1]
.sym 17540 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 17542 frog_inst.db3.counter[2]
.sym 17544 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17546 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 17548 frog_inst.db3.counter[3]
.sym 17550 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 17552 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 17554 frog_inst.db3.counter[4]
.sym 17556 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 17558 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 17560 frog_inst.db3.counter[5]
.sym 17562 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 17564 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 17567 frog_inst.db3.counter[6]
.sym 17568 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 17570 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17572 frog_inst.db3.counter[7]
.sym 17574 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 17576 clk$SB_IO_IN_$glb_clk
.sym 17577 switch3_SB_LUT4_I2_O
.sym 17578 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17583 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17585 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 17603 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 17614 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17620 frog_inst.db3.counter[9]
.sym 17623 switch3_SB_LUT4_I2_O
.sym 17627 frog_inst.db3.counter[8]
.sym 17629 frog_inst.db3.counter[10]
.sym 17630 frog_inst.db3.counter[11]
.sym 17633 frog_inst.db3.counter[14]
.sym 17639 frog_inst.db3.counter[12]
.sym 17642 frog_inst.db3.counter[15]
.sym 17648 frog_inst.db3.counter[13]
.sym 17651 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 17653 frog_inst.db3.counter[8]
.sym 17655 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 17657 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 17660 frog_inst.db3.counter[9]
.sym 17661 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 17663 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 17665 frog_inst.db3.counter[10]
.sym 17667 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 17669 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 17671 frog_inst.db3.counter[11]
.sym 17673 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 17675 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 17678 frog_inst.db3.counter[12]
.sym 17679 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 17681 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 17683 frog_inst.db3.counter[13]
.sym 17685 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 17687 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 17689 frog_inst.db3.counter[14]
.sym 17691 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 17693 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17696 frog_inst.db3.counter[15]
.sym 17697 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 17699 clk$SB_IO_IN_$glb_clk
.sym 17700 switch3_SB_LUT4_I2_O
.sym 17719 switch3_SB_LUT4_I2_O
.sym 17737 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17745 frog_inst.db4.counter[3]
.sym 17748 frog_inst.db3.counter[14]
.sym 17750 frog_inst.db3.counter[16]
.sym 17753 frog_inst.db3.counter[19]
.sym 17754 frog_inst.db4.counter[4]
.sym 17755 frog_inst.db4.counter[5]
.sym 17757 frog_inst.db4.counter[7]
.sym 17759 frog_inst.db3.counter[17]
.sym 17762 switch3_SB_LUT4_I2_O
.sym 17768 frog_inst.db3.counter[18]
.sym 17774 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17776 frog_inst.db3.counter[16]
.sym 17778 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 17780 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17783 frog_inst.db3.counter[17]
.sym 17784 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 17786 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17788 frog_inst.db3.counter[18]
.sym 17790 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 17794 frog_inst.db3.counter[19]
.sym 17796 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 17805 frog_inst.db4.counter[3]
.sym 17806 frog_inst.db4.counter[7]
.sym 17807 frog_inst.db4.counter[4]
.sym 17808 frog_inst.db4.counter[5]
.sym 17811 frog_inst.db3.counter[14]
.sym 17812 frog_inst.db3.counter[16]
.sym 17813 frog_inst.db3.counter[19]
.sym 17814 frog_inst.db3.counter[18]
.sym 17822 clk$SB_IO_IN_$glb_clk
.sym 17823 switch3_SB_LUT4_I2_O
.sym 17865 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17866 frog_inst.db4.counter[9]
.sym 17868 frog_inst.db4.counter[13]
.sym 17869 frog_inst.db4.counter[12]
.sym 17870 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 17872 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 17873 frog_inst.db4.counter[8]
.sym 17874 frog_inst.db4.counter[1]
.sym 17875 frog_inst.db4.counter[10]
.sym 17876 frog_inst.db4.counter[11]
.sym 17877 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17878 switch4_SB_LUT4_I2_O
.sym 17880 frog_inst.db4.counter[15]
.sym 17883 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 17887 frog_inst.db4.counter[6]
.sym 17890 frog_inst.db4.counter[17]
.sym 17891 frog_inst.db4.counter[2]
.sym 17893 frog_inst.db4.counter[0]
.sym 17894 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 17898 frog_inst.db4.counter[6]
.sym 17899 frog_inst.db4.counter[9]
.sym 17900 frog_inst.db4.counter[15]
.sym 17901 frog_inst.db4.counter[13]
.sym 17905 frog_inst.db4.counter[1]
.sym 17906 frog_inst.db4.counter[0]
.sym 17910 frog_inst.db4.counter[17]
.sym 17911 frog_inst.db4.counter[2]
.sym 17912 frog_inst.db4.counter[1]
.sym 17913 frog_inst.db4.counter[0]
.sym 17922 frog_inst.db4.counter[11]
.sym 17923 frog_inst.db4.counter[10]
.sym 17924 frog_inst.db4.counter[12]
.sym 17925 frog_inst.db4.counter[8]
.sym 17934 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 17935 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 17936 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 17937 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 17941 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 17942 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 17945 clk$SB_IO_IN_$glb_clk
.sym 17946 switch4_SB_LUT4_I2_O
.sym 18639 red[0]$SB_IO_OUT
.sym 18652 red[0]$SB_IO_OUT
.sym 18696 $PACKER_GND_NET
.sym 18870 frog_inst.db1.counter[4]
.sym 18871 frog_inst.db1.counter[5]
.sym 18875 frog_inst.db1.counter[1]
.sym 18876 frog_inst.db1.counter[2]
.sym 18877 frog_inst.db1.counter[3]
.sym 18881 frog_inst.db1.counter[7]
.sym 18889 frog_inst.db1.counter[0]
.sym 18890 frog_inst.db1.counter[8]
.sym 18911 frog_inst.db1.counter[1]
.sym 18912 frog_inst.db1.counter[0]
.sym 18913 frog_inst.db1.counter[3]
.sym 18914 frog_inst.db1.counter[2]
.sym 18935 frog_inst.db1.counter[7]
.sym 18936 frog_inst.db1.counter[8]
.sym 18937 frog_inst.db1.counter[4]
.sym 18938 frog_inst.db1.counter[5]
.sym 18941 frog_inst.db1.counter[0]
.sym 18946 clk$SB_IO_IN_$glb_clk
.sym 18947 switch1_SB_LUT4_I2_O_$glb_sr
.sym 18989 frog_inst.db1.counter[6]
.sym 18990 switch1$SB_IO_IN
.sym 18991 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 18993 frog_inst.db1.counter[12]
.sym 18994 frog_inst.db1.counter[13]
.sym 18995 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 18997 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 18998 frog_inst.db1.counter[9]
.sym 18999 frog_inst.db1.counter[10]
.sym 19000 frog_inst.db1.counter[11]
.sym 19003 frog_inst.db1.counter[14]
.sym 19006 frog_inst.db1.counter[17]
.sym 19007 frog_inst.db1.state_SB_DFFE_Q_E
.sym 19010 switch1_SB_LUT4_I2_I1[2]
.sym 19011 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 19014 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19016 switch1_SB_LUT4_I2_I1[1]
.sym 19017 frog_inst.db1.state_SB_DFFE_Q_E
.sym 19019 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 19022 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19024 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19028 frog_inst.db1.counter[10]
.sym 19029 frog_inst.db1.counter[12]
.sym 19030 frog_inst.db1.counter[13]
.sym 19031 frog_inst.db1.counter[11]
.sym 19035 frog_inst.db1.state_SB_DFFE_Q_E
.sym 19042 switch1$SB_IO_IN
.sym 19046 switch1_SB_LUT4_I2_I1[1]
.sym 19047 switch1$SB_IO_IN
.sym 19049 switch1_SB_LUT4_I2_I1[2]
.sym 19052 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 19053 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 19054 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 19055 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 19058 frog_inst.db1.counter[6]
.sym 19059 frog_inst.db1.counter[17]
.sym 19060 frog_inst.db1.counter[9]
.sym 19061 frog_inst.db1.counter[14]
.sym 19064 switch1$SB_IO_IN
.sym 19065 switch1_SB_LUT4_I2_I1[1]
.sym 19066 switch1_SB_LUT4_I2_I1[2]
.sym 19068 frog_inst.db1.state_SB_DFFE_Q_E
.sym 19069 clk$SB_IO_IN_$glb_clk
.sym 19084 switch1$SB_IO_IN
.sym 19119 frog_inst.db2.counter[7]
.sym 19130 frog_inst.db2.counter[2]
.sym 19133 frog_inst.db2.counter[5]
.sym 19138 frog_inst.db2.counter[0]
.sym 19139 frog_inst.db2.counter[3]
.sym 19140 frog_inst.db2.counter[4]
.sym 19141 frog_inst.db2.counter[1]
.sym 19142 frog_inst.db2.counter[6]
.sym 19144 $nextpnr_ICESTORM_LC_23$O
.sym 19146 frog_inst.db2.counter[0]
.sym 19150 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19152 frog_inst.db2.counter[1]
.sym 19156 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19159 frog_inst.db2.counter[2]
.sym 19160 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19162 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19164 frog_inst.db2.counter[3]
.sym 19166 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 19168 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19170 frog_inst.db2.counter[4]
.sym 19172 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 19174 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19177 frog_inst.db2.counter[5]
.sym 19178 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 19180 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19182 frog_inst.db2.counter[6]
.sym 19184 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 19186 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19189 frog_inst.db2.counter[7]
.sym 19190 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 19192 clk$SB_IO_IN_$glb_clk
.sym 19193 switch2_SB_LUT4_I2_O_$glb_sr
.sym 19230 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19238 frog_inst.db2.counter[11]
.sym 19244 frog_inst.db2.counter[9]
.sym 19245 frog_inst.db2.counter[10]
.sym 19247 frog_inst.db2.counter[12]
.sym 19256 frog_inst.db2.counter[13]
.sym 19259 frog_inst.db2.counter[8]
.sym 19265 frog_inst.db2.counter[14]
.sym 19266 frog_inst.db2.counter[15]
.sym 19267 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19269 frog_inst.db2.counter[8]
.sym 19271 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 19273 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19275 frog_inst.db2.counter[9]
.sym 19277 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 19279 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19281 frog_inst.db2.counter[10]
.sym 19283 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 19285 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19288 frog_inst.db2.counter[11]
.sym 19289 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19291 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19293 frog_inst.db2.counter[12]
.sym 19295 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 19297 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19300 frog_inst.db2.counter[13]
.sym 19301 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 19303 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19305 frog_inst.db2.counter[14]
.sym 19307 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 19309 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19311 frog_inst.db2.counter[15]
.sym 19313 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 19315 clk$SB_IO_IN_$glb_clk
.sym 19316 switch2_SB_LUT4_I2_O_$glb_sr
.sym 19345 switch3_SB_LUT4_I2_O
.sym 19352 switch3$SB_IO_IN
.sym 19353 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19359 frog_inst.db2.counter[9]
.sym 19368 frog_inst.db2.counter[18]
.sym 19369 frog_inst.db2.counter[19]
.sym 19374 frog_inst.db2.counter[16]
.sym 19379 frog_inst.db2.counter[0]
.sym 19383 frog_inst.db2.counter[17]
.sym 19390 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19393 frog_inst.db2.counter[16]
.sym 19394 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 19396 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19398 frog_inst.db2.counter[17]
.sym 19400 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 19402 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19404 frog_inst.db2.counter[18]
.sym 19406 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 19410 frog_inst.db2.counter[19]
.sym 19412 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 19423 frog_inst.db2.counter[0]
.sym 19433 frog_inst.db2.counter[9]
.sym 19434 frog_inst.db2.counter[19]
.sym 19435 frog_inst.db2.counter[18]
.sym 19436 frog_inst.db2.counter[16]
.sym 19438 clk$SB_IO_IN_$glb_clk
.sym 19439 switch2_SB_LUT4_I2_O_$glb_sr
.sym 19606 frog_inst.db3.counter[2]
.sym 19607 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 19608 frog_inst.db3.counter[4]
.sym 19609 frog_inst.db3.counter[5]
.sym 19611 frog_inst.db3.counter[7]
.sym 19615 frog_inst.db3.counter[3]
.sym 19617 switch3_SB_LUT4_I2_O
.sym 19619 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 19623 frog_inst.db3.counter[17]
.sym 19625 frog_inst.db3.counter[0]
.sym 19626 frog_inst.db3.counter[1]
.sym 19627 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 19633 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 19643 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 19644 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 19645 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 19646 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 19655 frog_inst.db3.counter[7]
.sym 19656 frog_inst.db3.counter[3]
.sym 19657 frog_inst.db3.counter[5]
.sym 19658 frog_inst.db3.counter[4]
.sym 19669 frog_inst.db3.counter[0]
.sym 19675 frog_inst.db3.counter[1]
.sym 19676 frog_inst.db3.counter[0]
.sym 19679 frog_inst.db3.counter[0]
.sym 19680 frog_inst.db3.counter[1]
.sym 19681 frog_inst.db3.counter[17]
.sym 19682 frog_inst.db3.counter[2]
.sym 19684 clk$SB_IO_IN_$glb_clk
.sym 19685 switch3_SB_LUT4_I2_O
.sym 19727 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19731 frog_inst.db3.counter[12]
.sym 19732 frog_inst.db3.counter[13]
.sym 19735 frog_inst.db3.counter[8]
.sym 19736 frog_inst.db3.counter[9]
.sym 19737 frog_inst.db3.counter[10]
.sym 19738 frog_inst.db3.counter[11]
.sym 19742 frog_inst.db3.counter[15]
.sym 19748 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 19757 frog_inst.db3.counter[6]
.sym 19760 frog_inst.db3.counter[12]
.sym 19761 frog_inst.db3.counter[8]
.sym 19762 frog_inst.db3.counter[11]
.sym 19763 frog_inst.db3.counter[10]
.sym 19790 frog_inst.db3.counter[13]
.sym 19791 frog_inst.db3.counter[15]
.sym 19792 frog_inst.db3.counter[6]
.sym 19793 frog_inst.db3.counter[9]
.sym 19803 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 19804 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 20745 $PACKER_GND_NET
.sym 20748 $PACKER_GND_NET
.sym 20761 $PACKER_GND_NET
.sym 20769 $PACKER_GND_NET
.sym 21236 switch3$SB_IO_IN
.sym 21333 switch2$SB_IO_IN
.sym 21843 switch1_SB_LUT4_I0_O[1]
.sym 23088 switch3$SB_IO_IN
.sym 23210 switch1$SB_IO_IN
.sym 23340 switch4$SB_IO_IN
.sym 23350 switch2_SB_LUT4_I2_O
.sym 24936 switch1$SB_IO_IN
.sym 25089 switch2$SB_IO_IN
.sym 25091 switch3$SB_IO_IN
.sym 25399 switch4$SB_IO_IN
.sym 26029 switch2_SB_LUT4_I2_O
.sym 27245 switch2$SB_IO_IN
.sym 27247 switch1$SB_IO_IN
.sym 27395 switch1_SB_LUT4_I0_O[1]
.sym 27429 switch1_SB_LUT4_I0_O[1]
.sym 27447 switch1_SB_LUT4_I0_O[1]
.sym 27459 switch2_SB_LUT4_I2_O
.sym 27479 switch2_SB_LUT4_I2_O
.sym 27719 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 27720 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27721 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27722 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27723 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 27724 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27725 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 27728 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27729 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 27734 green_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27735 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27736 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27737 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 27747 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 27751 $PACKER_VCC_NET
.sym 27752 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27756 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27759 $PACKER_VCC_NET
.sym 27760 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27764 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27767 $PACKER_VCC_NET
.sym 27768 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27771 $PACKER_VCC_NET
.sym 27772 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27775 $PACKER_VCC_NET
.sym 27776 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27779 $PACKER_VCC_NET
.sym 27780 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27781 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 27784 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27786 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27787 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27788 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 27789 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 27796 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 27797 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 27798 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27799 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27800 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27801 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27804 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27805 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 27807 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27808 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27809 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 27811 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 27816 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27817 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27820 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27824 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27825 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27828 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27829 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27832 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27833 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 27836 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27837 vga_inst.v_counter[6]
.sym 27839 $PACKER_VCC_NET
.sym 27840 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27841 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 27844 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27848 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27850 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 27851 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 27852 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 27853 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3]
.sym 27861 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27862 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 27868 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27869 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27870 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27871 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27872 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27873 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27875 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27880 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27884 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27885 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27888 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 27889 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 27892 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27893 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 27896 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 27897 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 27900 vga_inst.v_counter[6]
.sym 27901 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 27904 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 27905 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 27908 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 27909 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 27912 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 27913 vga_inst.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 27914 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 27915 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 27916 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 27917 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 27920 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 27921 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 27923 vga_inst.v_counter[6]
.sym 27924 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 27925 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 27926 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 27927 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 27928 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 27929 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 27934 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 27935 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 27936 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 27937 vga_inst.v_counter[6]
.sym 28068 current_level[1]
.sym 28069 current_level[0]
.sym 28082 current_level[2]
.sym 28083 current_level[0]
.sym 28084 current_level[1]
.sym 28085 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28086 current_level_SB_DFFNSR_Q_6_D[0]
.sym 28097 current_level[0]
.sym 28099 current_level[0]
.sym 28104 current_level[1]
.sym 28108 current_level[2]
.sym 28109 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[2]
.sym 28112 current_level[3]
.sym 28113 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[3]
.sym 28116 current_level[4]
.sym 28117 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[4]
.sym 28120 current_level[5]
.sym 28121 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[5]
.sym 28124 current_level[6]
.sym 28125 current_level_SB_DFFNSR_Q_D_SB_LUT4_O_I3[6]
.sym 28182 current_level[1]
.sym 28183 current_level[2]
.sym 28184 current_level[0]
.sym 28185 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28227 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 28231 vga_inst.h_counter[5]
.sym 28235 vga_inst.h_counter[6]
.sym 28239 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28243 vga_inst.h_counter[8]
.sym 28244 $PACKER_VCC_NET
.sym 28247 vga_inst.h_counter[9]
.sym 28251 hsync_SB_LUT4_O_I1[5]
.sym 28252 hsync_SB_LUT4_O_I2[1]
.sym 28253 hsync_SB_LUT4_O_I2[2]
.sym 28254 green_SB_LUT4_O_I0[0]
.sym 28255 green_SB_LUT4_O_I0[1]
.sym 28256 green_SB_LUT4_O_I0[2]
.sym 28257 green_SB_LUT4_O_I0[3]
.sym 28259 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 28264 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28267 $PACKER_VCC_NET
.sym 28268 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28269 green_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28271 $PACKER_VCC_NET
.sym 28272 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28276 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28279 $PACKER_VCC_NET
.sym 28280 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28283 $PACKER_VCC_NET
.sym 28284 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28287 $PACKER_VCC_NET
.sym 28288 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28291 $PACKER_VCC_NET
.sym 28292 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28296 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28297 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 28300 vsync_SB_LUT4_O_I2[0]
.sym 28301 vsync_SB_LUT4_O_I2[1]
.sym 28320 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28321 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28323 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 28327 vga_inst.h_counter[5]
.sym 28328 $PACKER_VCC_NET
.sym 28331 vga_inst.h_counter[6]
.sym 28332 $PACKER_VCC_NET
.sym 28335 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28339 vga_inst.h_counter[8]
.sym 28340 $PACKER_VCC_NET
.sym 28343 vga_inst.h_counter[9]
.sym 28349 $nextpnr_ICESTORM_LC_28$I3
.sym 28350 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 28351 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 28352 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 28353 vga_inst.v_counter[6]
.sym 28355 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 28360 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28364 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28368 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28372 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28375 frog_y[5]
.sym 28376 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28379 frog_y[6]
.sym 28380 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28383 frog_y[7]
.sym 28384 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28385 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28387 frog_y[8]
.sym 28388 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28389 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28391 frog_y[9]
.sym 28392 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28394 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.sym 28395 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28396 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
.sym 28397 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.sym 28398 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28399 frog_y[9]
.sym 28400 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 28401 vga_inst.v_counter[6]
.sym 28402 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28403 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28404 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 28405 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 28406 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28407 frog_y[5]
.sym 28408 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 28409 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 28419 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28423 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 28424 $PACKER_VCC_NET
.sym 28427 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 28428 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28429 frog_y[5]
.sym 28431 vga_inst.v_counter[6]
.sym 28432 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28435 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 28436 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28439 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
.sym 28440 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28443 red_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 28444 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28445 frog_y[9]
.sym 28446 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28447 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28448 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28449 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28451 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 28456 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28459 $PACKER_VCC_NET
.sym 28460 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28464 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28468 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28470 frog_y[5]
.sym 28471 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28472 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28473 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28475 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28476 frog_y[9]
.sym 28477 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28483 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28487 $PACKER_VCC_NET
.sym 28488 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28491 $PACKER_VCC_NET
.sym 28492 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28496 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28501 $nextpnr_ICESTORM_LC_2$I3
.sym 28515 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28520 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28524 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28528 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28530 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 28531 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28532 frog_y[5]
.sym 28533 frog_inst.switch3_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 28579 current_level_SB_DFFNSR_Q_6_D[0]
.sym 28584 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[1]
.sym 28585 current_level[1]
.sym 28588 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[2]
.sym 28589 current_level[2]
.sym 28591 $PACKER_VCC_NET
.sym 28592 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[3]
.sym 28593 current_level[3]
.sym 28596 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[4]
.sym 28597 current_level[4]
.sym 28600 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[5]
.sym 28601 current_level[5]
.sym 28604 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_I1[6]
.sym 28605 current_level[6]
.sym 28609 current_level_SB_DFFNSR_Q_6_D_SB_CARRY_CI_CO_SB_CARRY_CI_CO[6]
.sym 28623 current_level[4]
.sym 28624 current_level[5]
.sym 28625 current_level[6]
.sym 28630 current_level[2]
.sym 28631 current_level[1]
.sym 28632 current_level[3]
.sym 28633 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28640 current_level[3]
.sym 28641 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 28650 current_level[0]
.sym 28651 current_level[3]
.sym 28652 current_level[2]
.sym 28653 current_level[1]
.sym 28672 o_Segment2_SB_LUT4_O_I2[0]
.sym 28673 o_Segment2_SB_LUT4_O_I2[1]
.sym 28674 current_level[0]
.sym 28675 current_level[1]
.sym 28676 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28677 current_level[2]
.sym 28678 current_level[1]
.sym 28679 current_level[2]
.sym 28680 current_level[0]
.sym 28681 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28694 current_level[2]
.sym 28695 current_level[0]
.sym 28696 o_Segment2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 28697 current_level[1]
.sym 28698 current_level[1]
.sym 28699 current_level[2]
.sym 28700 current_level[0]
.sym 28701 o_Segment2_SB_LUT4_O_I2[1]
.sym 28707 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28712 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28716 green_SB_LUT4_O_I0[2]
.sym 28717 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28720 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28721 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28724 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 28725 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28728 vga_inst.h_counter[5]
.sym 28729 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28732 vga_inst.h_counter[6]
.sym 28733 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28736 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28737 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28740 vga_inst.h_counter[8]
.sym 28741 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 28744 vga_inst.h_counter[9]
.sym 28745 vga_inst.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 28746 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28747 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 28748 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28749 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28750 vga_inst.h_counter[5]
.sym 28751 vga_inst.h_counter[6]
.sym 28752 vga_inst.h_counter[9]
.sym 28753 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 28754 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28755 green_SB_LUT4_O_I0[2]
.sym 28756 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28757 vga_inst.h_counter[8]
.sym 28758 green_SB_LUT4_O_I0[2]
.sym 28759 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28760 vga_inst.h_counter[8]
.sym 28761 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28766 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 28767 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 28768 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28769 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28771 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I3[0]
.sym 28776 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28780 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28784 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28788 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28791 $PACKER_VCC_NET
.sym 28792 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28795 $PACKER_VCC_NET
.sym 28796 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28800 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28804 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28808 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28810 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.sym 28811 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28812 vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28813 red_SB_LUT4_O_I1_SB_LUT4_O_1_I3[9]
.sym 28820 vga_inst.h_counter[6]
.sym 28821 car_x1[6]
.sym 28822 green_SB_LUT4_O_I0[2]
.sym 28823 car_x1[2]
.sym 28824 car_x1[3]
.sym 28825 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28826 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28827 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28828 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 28829 red_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28830 vga_inst.h_counter[9]
.sym 28831 car_x1[9]
.sym 28832 car_x1[5]
.sym 28833 vga_inst.h_counter[5]
.sym 28835 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 28839 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 28840 $PACKER_VCC_NET
.sym 28843 vga_inst.h_counter[5]
.sym 28844 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 28845 frog_x[5]
.sym 28847 vga_inst.h_counter[6]
.sym 28848 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28851 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 28852 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 28853 frog_x[7]
.sym 28855 vga_inst.h_counter[8]
.sym 28856 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28859 vga_inst.h_counter[9]
.sym 28860 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28861 frog_x[9]
.sym 28865 $nextpnr_ICESTORM_LC_49$I3
.sym 28867 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28872 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 28876 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28880 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28882 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 28883 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28884 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28885 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 28890 switch4_SB_LUT4_I2_I1[2]
.sym 28895 frog_x[7]
.sym 28896 frog_x[9]
.sym 28897 frog_x[5]
.sym 28899 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 28903 $PACKER_VCC_NET
.sym 28904 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28908 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[1]
.sym 28912 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28915 $PACKER_VCC_NET
.sym 28916 frog_inst.switch4_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28921 $nextpnr_ICESTORM_LC_10$I3
.sym 28931 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28936 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 28940 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[3]
.sym 28942 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28943 frog_y[5]
.sym 28944 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 28945 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 28963 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 28968 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 28969 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 28972 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 28976 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 28978 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 28979 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 28980 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[2]
.sym 28981 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I2[3]
.sym 28983 frog_inst.switch1_prev
.sym 28984 frog_inst.switch1_prev_SB_LUT4_I1_I2[3]
.sym 28985 switch1_SB_LUT4_I2_I1[1]
.sym 28986 switch1_SB_LUT4_I2_I1[1]
.sym 28995 frog_y[5]
.sym 29000 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[1]
.sym 29001 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29003 $PACKER_VCC_NET
.sym 29004 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[2]
.sym 29005 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29008 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[3]
.sym 29012 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[4]
.sym 29013 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29016 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1[5]
.sym 29017 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 29018 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29019 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[5]
.sym 29020 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 29021 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 29022 frog_y[5]
.sym 29023 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29024 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29025 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29026 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29027 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29028 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29029 frog_y[5]
.sym 29040 frog_y[6]
.sym 29041 frog_y[5]
.sym 29219 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29224 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 29225 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29228 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 29229 green_SB_LUT4_O_I0[2]
.sym 29232 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 29233 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 29236 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 29237 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29239 frog_x[5]
.sym 29240 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 29241 vga_inst.h_counter[5]
.sym 29243 frog_x[6]
.sym 29244 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 29247 frog_x[7]
.sym 29248 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 29249 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 29251 frog_x[8]
.sym 29252 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 29255 frog_x[9]
.sym 29256 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 29258 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 29259 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 29260 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 29261 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.sym 29269 vga_inst.h_counter[5]
.sym 29270 vga_inst.h_counter[5]
.sym 29271 frog_x[5]
.sym 29272 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29273 vga_inst.h_counter[6]
.sym 29274 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29278 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29279 green_SB_LUT4_O_I0[2]
.sym 29280 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 29281 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 29283 car_x1[0]
.sym 29284 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29285 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29287 car_x1[1]
.sym 29288 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 29291 car_x1[2]
.sym 29292 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 29295 car_x1[3]
.sym 29296 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 29299 car_x1[4]
.sym 29300 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 29303 car_x1[5]
.sym 29304 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 29307 car_x1[6]
.sym 29308 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 29309 vga_inst.h_counter[6]
.sym 29311 car_x1[7]
.sym 29312 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 29315 car_x1[8]
.sym 29316 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 29317 vga_inst.h_counter[8]
.sym 29319 car_x1[9]
.sym 29320 red_SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 29321 vga_inst.h_counter[9]
.sym 29325 $nextpnr_ICESTORM_LC_17$I3
.sym 29330 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29331 car_x1[4]
.sym 29332 red_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29333 red_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 29334 switch2_SB_LUT4_I1_I3[1]
.sym 29338 red_SB_LUT4_O_I0[9]
.sym 29339 red_SB_LUT4_O_I1[1]
.sym 29340 red_SB_LUT4_O_I1[2]
.sym 29341 red_SB_LUT4_O_I1[3]
.sym 29342 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 29343 car_x1[7]
.sym 29344 car_x1[8]
.sym 29345 vga_inst.h_counter[8]
.sym 29347 frog_x[5]
.sym 29351 frog_x[6]
.sym 29352 $PACKER_VCC_NET
.sym 29353 frog_x[5]
.sym 29355 frog_x[7]
.sym 29356 $PACKER_VCC_NET
.sym 29357 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29359 frog_x[8]
.sym 29360 $PACKER_VCC_NET
.sym 29361 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29362 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29363 frog_x[9]
.sym 29364 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29365 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29375 frog_inst.switch2_prev
.sym 29376 frog_inst.switch2_prev_SB_LUT4_I1_I2[4]
.sym 29377 switch2_SB_LUT4_I1_I3[1]
.sym 29381 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29382 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29386 frog_inst.switch4_prev_SB_LUT4_I1_I0[0]
.sym 29387 frog_inst.switch4_prev
.sym 29388 switch4_SB_LUT4_I2_I1[2]
.sym 29389 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29397 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29398 frog_x[7]
.sym 29399 car_x1[7]
.sym 29400 car_x1[5]
.sym 29401 frog_x[5]
.sym 29404 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 29405 frog_inst.switch4_prev_SB_LUT4_I1_O[1]
.sym 29411 car_x1[5]
.sym 29412 frog_x[5]
.sym 29415 car_x1[6]
.sym 29416 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 29417 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29419 car_x1[7]
.sym 29420 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 29421 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29423 car_x1[8]
.sym 29424 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 29425 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29427 car_x1[9]
.sym 29428 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 29429 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29432 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[5]
.sym 29433 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29437 $nextpnr_ICESTORM_LC_26$I3
.sym 29438 car_x1[4]
.sym 29439 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29440 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29441 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 29443 car_x1[0]
.sym 29446 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29448 car_x1[1]
.sym 29449 car_x1[0]
.sym 29450 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29452 car_x1[2]
.sym 29453 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29454 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29456 car_x1[3]
.sym 29457 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29458 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29460 car_x1[4]
.sym 29461 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29462 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29464 car_x1[5]
.sym 29465 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29466 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29468 car_x1[6]
.sym 29469 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29470 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29472 car_x1[7]
.sym 29473 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29474 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29476 car_x1[8]
.sym 29477 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29478 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29480 car_x1[9]
.sym 29481 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29485 car1.car_x_SB_DFFESR_Q_E
.sym 29486 frog_x[5]
.sym 29487 car_x1[5]
.sym 29488 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29489 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 29492 car1.speed_counter_SB_DFFESR_Q_R[0]
.sym 29493 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 29494 car_x1[0]
.sym 29495 car_x1[2]
.sym 29496 car_x1[1]
.sym 29497 car_x1[3]
.sym 29501 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 29502 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 29503 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 29504 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 29505 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 29507 frog_y[5]
.sym 29512 frog_y[6]
.sym 29513 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 29516 frog_y[7]
.sym 29517 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[2]
.sym 29520 frog_y[8]
.sym 29521 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 29524 frog_y[9]
.sym 29525 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I1[4]
.sym 29529 $nextpnr_ICESTORM_LC_38$I3
.sym 29530 switch3_SB_LUT4_I1_I3[2]
.sym 29534 frog_inst.switch3_prev_SB_LUT4_I1_I0[0]
.sym 29535 frog_inst.switch3_prev
.sym 29536 switch3_SB_LUT4_I1_I3[2]
.sym 29537 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 29539 frog_y[6]
.sym 29540 $PACKER_VCC_NET
.sym 29541 frog_y[5]
.sym 29543 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[3]
.sym 29544 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29545 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 29546 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 29553 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 29555 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[1]
.sym 29556 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 29557 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 29559 frog_y[9]
.sym 29560 frog_inst.switch3_prev_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFESR_E_Q[2]
.sym 29561 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 29567 frog_inst.switch1_prev_SB_LUT4_I1_O_SB_LUT4_I3_I1[2]
.sym 29568 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29569 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 29742 car1.speed_counter[3]
.sym 29743 car1.speed_counter[4]
.sym 29744 car1.speed_counter[6]
.sym 29745 car1.speed_counter[7]
.sym 29762 vga_inst.h_counter[5]
.sym 29763 frog_x[5]
.sym 29764 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29765 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29777 car1.speed_counter[0]
.sym 29778 car1.speed_counter[9]
.sym 29779 car1.speed_counter[10]
.sym 29780 car1.speed_counter[11]
.sym 29781 car1.speed_counter[12]
.sym 29788 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29789 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29790 car1.speed_counter[5]
.sym 29791 car1.speed_counter[8]
.sym 29792 car1.speed_counter[13]
.sym 29793 car1.speed_counter[15]
.sym 29802 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29803 car_x1[1]
.sym 29804 car_x1[0]
.sym 29805 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29810 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[0]
.sym 29811 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[1]
.sym 29812 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[2]
.sym 29813 car1.speed_counter_SB_DFFESR_Q_R_SB_LUT4_O_I0[3]
.sym 29819 frog_x[7]
.sym 29820 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 29821 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 29827 green_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29828 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 29829 car_x1[0]
.sym 29831 green_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29832 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 29833 car_x1[1]
.sym 29835 green_SB_LUT4_O_I0[2]
.sym 29836 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 29839 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 29840 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 29841 car_x1[3]
.sym 29843 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29844 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 29845 car_x1[4]
.sym 29847 vga_inst.h_counter[5]
.sym 29848 car_x1[5]
.sym 29851 vga_inst.h_counter[6]
.sym 29852 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 29855 green_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 29856 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 29859 vga_inst.h_counter[8]
.sym 29860 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 29863 vga_inst.h_counter[9]
.sym 29864 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 29868 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 29873 $nextpnr_ICESTORM_LC_0$I3
.sym 29875 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 29876 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29877 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29879 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 29880 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29881 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29882 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29883 vga_inst.h_counter[9]
.sym 29884 frog_x[9]
.sym 29885 vga_inst.h_counter[8]
.sym 29891 frog_x[5]
.sym 29896 frog_x[6]
.sym 29900 frog_x[7]
.sym 29901 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[2]
.sym 29904 frog_x[8]
.sym 29905 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[3]
.sym 29908 frog_x[9]
.sym 29909 frog_inst.frog_x_SB_DFFESR_Q_2_D_SB_CARRY_I0_CO_SB_CARRY_CO_8_I0[4]
.sym 29913 $nextpnr_ICESTORM_LC_46$I3
.sym 29914 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29915 car_x1[9]
.sym 29916 frog_x[9]
.sym 29917 car_x1[8]
.sym 29919 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 29920 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29921 frog_inst.switch2_prev_SB_LUT4_I1_O[2]
.sym 29923 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 29928 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 29932 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 29933 car_x1[2]
.sym 29936 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 29940 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 29943 frog_inst.frog_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 29944 car_x1[5]
.sym 29946 frog_x[6]
.sym 29947 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29948 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 29949 frog_x[5]
.sym 29951 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29952 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 29955 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29956 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 29959 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29960 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 29963 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29964 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 29965 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 29966 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 29967 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.sym 29968 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
.sym 29969 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
.sym 29970 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[0]
.sym 29971 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[1]
.sym 29972 car_x1[6]
.sym 29973 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 29974 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29975 car_x1[7]
.sym 29976 car_x1[9]
.sym 29977 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[4]
.sym 29979 car_x1[4]
.sym 29980 car_x1[8]
.sym 29981 frog_inst.frog_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 29984 car1.car_x_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 29985 car_x1[0]
.sym 29987 car_x1[5]
.sym 29992 car_x1[6]
.sym 29993 car_x1[5]
.sym 29996 car_x1[7]
.sym 29997 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 30000 car_x1[8]
.sym 30001 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 30004 car_x1[9]
.sym 30005 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 30009 $nextpnr_ICESTORM_LC_40$I3
.sym 30010 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30011 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 30012 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 30013 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 30019 frog_y[5]
.sym 30023 frog_y[6]
.sym 30024 $PACKER_VCC_NET
.sym 30027 frog_y[7]
.sym 30028 $PACKER_VCC_NET
.sym 30029 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30031 frog_y[8]
.sym 30032 $PACKER_VCC_NET
.sym 30033 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30034 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 30035 frog_y[9]
.sym 30036 frog_inst.switch1_prev_SB_LUT4_I1_O[2]
.sym 30037 frog_inst.frog_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30039 frog_y[5]
.sym 30040 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 30041 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30048 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 30049 frog_inst.switch3_prev_SB_LUT4_I1_O[1]
.sym 30243 car1.speed_counter[0]
.sym 30248 car1.speed_counter[1]
.sym 30252 car1.speed_counter[2]
.sym 30253 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30256 car1.speed_counter[3]
.sym 30257 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30260 car1.speed_counter[4]
.sym 30261 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30264 car1.speed_counter[5]
.sym 30265 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30268 car1.speed_counter[6]
.sym 30269 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30272 car1.speed_counter[7]
.sym 30273 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30276 car1.speed_counter[8]
.sym 30277 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 30280 car1.speed_counter[9]
.sym 30281 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 30284 car1.speed_counter[10]
.sym 30285 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 30288 car1.speed_counter[11]
.sym 30289 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 30292 car1.speed_counter[12]
.sym 30293 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 30296 car1.speed_counter[13]
.sym 30297 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 30300 car1.speed_counter[14]
.sym 30301 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 30304 car1.speed_counter[15]
.sym 30305 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 30308 car1.speed_counter[16]
.sym 30309 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 30312 car1.speed_counter[17]
.sym 30313 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 30316 car1.speed_counter[18]
.sym 30317 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 30320 car1.speed_counter[19]
.sym 30321 car1.speed_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 30322 car1.speed_counter[0]
.sym 30323 car1.speed_counter[1]
.sym 30324 car1.speed_counter[2]
.sym 30325 car1.speed_counter[17]
.sym 30328 car1.speed_counter[1]
.sym 30329 car1.speed_counter[0]
.sym 30334 car1.speed_counter[14]
.sym 30335 car1.speed_counter[19]
.sym 30336 car1.speed_counter[16]
.sym 30337 car1.speed_counter[18]
.sym 30339 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 30344 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 30348 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 30352 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 30356 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 30359 frog_x[5]
.sym 30360 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 30361 car_x1[5]
.sym 30363 frog_x[6]
.sym 30364 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[6]
.sym 30365 car_x1[6]
.sym 30367 frog_x[7]
.sym 30368 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[7]
.sym 30369 car_x1[7]
.sym 30371 frog_x[8]
.sym 30372 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[8]
.sym 30373 car_x1[8]
.sym 30375 frog_x[9]
.sym 30376 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_CARRY_CO_I1[9]
.sym 30377 car_x1[9]
.sym 30381 $nextpnr_ICESTORM_LC_15$I3
.sym 30385 frog_inst.db2.state_SB_DFFE_Q_E
.sym 30390 switch2$SB_IO_IN
.sym 30394 switch1$SB_IO_IN
.sym 30395 switch2$SB_IO_IN
.sym 30396 switch3$SB_IO_IN
.sym 30397 switch4$SB_IO_IN
.sym 30399 switch2$SB_IO_IN
.sym 30400 switch2_SB_LUT4_I1_I3[1]
.sym 30401 switch2_SB_LUT4_I1_I3[2]
.sym 30403 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[0]
.sym 30408 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[1]
.sym 30412 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[2]
.sym 30416 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[3]
.sym 30420 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[4]
.sym 30423 frog_x[5]
.sym 30424 car_x1[5]
.sym 30427 frog_x[6]
.sym 30428 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[6]
.sym 30429 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 30431 frog_x[7]
.sym 30432 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[7]
.sym 30435 frog_x[8]
.sym 30436 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[8]
.sym 30437 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 30439 frog_x[9]
.sym 30440 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[9]
.sym 30444 red_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_CARRY_CO_I1[10]
.sym 30447 $PACKER_VCC_NET
.sym 30449 $nextpnr_ICESTORM_LC_4$I3
.sym 30450 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 30451 frog_inst.switch4_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 30452 car_x1[6]
.sym 30453 $nextpnr_ICESTORM_LC_4$COUT
.sym 30467 switch3$SB_IO_IN
.sym 30468 switch3_SB_LUT4_I1_I3[2]
.sym 30469 switch3_SB_LUT4_I1_I3[0]
.sym 30470 switch3$SB_IO_IN
.sym 30479 switch3_SB_LUT4_I1_I3[0]
.sym 30480 switch3$SB_IO_IN
.sym 30481 switch3_SB_LUT4_I1_I3[2]
.sym 30484 switch1_SB_LUT4_I0_O[0]
.sym 30485 switch1_SB_LUT4_I0_O[1]
.sym 30490 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[10]
.sym 30491 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1[9]
.sym 30492 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 30493 switch1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 30499 car_x1[7]
.sym 30503 car_x1[8]
.sym 30504 $PACKER_VCC_NET
.sym 30507 car_x1[9]
.sym 30513 $nextpnr_ICESTORM_LC_34$I3
.sym 30514 switch4$SB_IO_IN
.sym 30519 switch4$SB_IO_IN
.sym 30520 switch4_SB_LUT4_I2_I1[2]
.sym 30521 switch4_SB_LUT4_I2_I1[0]
.sym 30523 switch4_SB_LUT4_I2_I1[0]
.sym 30524 switch4$SB_IO_IN
.sym 30525 switch4_SB_LUT4_I2_I1[2]
.sym 30531 frog_inst.db4.counter[0]
.sym 30536 frog_inst.db4.counter[1]
.sym 30540 frog_inst.db4.counter[2]
.sym 30541 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30544 frog_inst.db4.counter[3]
.sym 30545 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30548 frog_inst.db4.counter[4]
.sym 30549 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30552 frog_inst.db4.counter[5]
.sym 30553 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30556 frog_inst.db4.counter[6]
.sym 30557 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30560 frog_inst.db4.counter[7]
.sym 30561 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30564 frog_inst.db4.counter[8]
.sym 30565 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30568 frog_inst.db4.counter[9]
.sym 30569 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30572 frog_inst.db4.counter[10]
.sym 30573 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30576 frog_inst.db4.counter[11]
.sym 30577 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30580 frog_inst.db4.counter[12]
.sym 30581 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30584 frog_inst.db4.counter[13]
.sym 30585 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30588 frog_inst.db4.counter[14]
.sym 30589 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30592 frog_inst.db4.counter[15]
.sym 30593 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30596 frog_inst.db4.counter[16]
.sym 30597 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30600 frog_inst.db4.counter[17]
.sym 30601 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30604 frog_inst.db4.counter[18]
.sym 30605 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30608 frog_inst.db4.counter[19]
.sym 30609 frog_inst.db4.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30613 frog_inst.db4.counter[0]
.sym 30614 frog_inst.db4.counter[14]
.sym 30615 frog_inst.db4.counter[16]
.sym 30616 frog_inst.db4.counter[18]
.sym 30617 frog_inst.db4.counter[19]
.sym 30787 frog_inst.db1.counter[0]
.sym 30792 frog_inst.db1.counter[1]
.sym 30793 frog_inst.db1.counter[0]
.sym 30796 frog_inst.db1.counter[2]
.sym 30797 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30800 frog_inst.db1.counter[3]
.sym 30801 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30804 frog_inst.db1.counter[4]
.sym 30805 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 30808 frog_inst.db1.counter[5]
.sym 30809 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 30812 frog_inst.db1.counter[6]
.sym 30813 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 30816 frog_inst.db1.counter[7]
.sym 30817 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 30820 frog_inst.db1.counter[8]
.sym 30821 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 30824 frog_inst.db1.counter[9]
.sym 30825 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 30828 frog_inst.db1.counter[10]
.sym 30829 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 30832 frog_inst.db1.counter[11]
.sym 30833 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 30836 frog_inst.db1.counter[12]
.sym 30837 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 30840 frog_inst.db1.counter[13]
.sym 30841 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 30844 frog_inst.db1.counter[14]
.sym 30845 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 30848 frog_inst.db1.counter[15]
.sym 30849 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 30852 frog_inst.db1.counter[16]
.sym 30853 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 30856 frog_inst.db1.counter[17]
.sym 30857 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 30860 frog_inst.db1.counter[18]
.sym 30861 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 30864 frog_inst.db1.counter[19]
.sym 30865 frog_inst.db1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 30874 frog_inst.db1.counter[15]
.sym 30875 frog_inst.db1.counter[16]
.sym 30876 frog_inst.db1.counter[18]
.sym 30877 frog_inst.db1.counter[19]
.sym 30878 frog_inst.db2.counter[2]
.sym 30879 frog_inst.db2.counter[3]
.sym 30880 frog_inst.db2.counter[4]
.sym 30881 frog_inst.db2.counter[5]
.sym 30882 frog_inst.db2.counter[12]
.sym 30883 frog_inst.db2.counter[13]
.sym 30884 frog_inst.db2.counter[15]
.sym 30885 frog_inst.db2.counter[6]
.sym 30886 frog_inst.db2.counter[0]
.sym 30887 frog_inst.db2.counter[1]
.sym 30888 frog_inst.db2.counter[14]
.sym 30889 frog_inst.db2.counter[17]
.sym 30891 switch2_SB_LUT4_I1_I3[2]
.sym 30892 switch2$SB_IO_IN
.sym 30893 switch2_SB_LUT4_I1_I3[1]
.sym 30894 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 30895 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 30896 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 30897 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 30898 frog_inst.db2.counter[7]
.sym 30899 frog_inst.db2.counter[8]
.sym 30900 frog_inst.db2.counter[10]
.sym 30901 frog_inst.db2.counter[11]
.sym 30904 frog_inst.db2.counter[1]
.sym 30905 frog_inst.db2.counter[0]
.sym 30912 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30913 switch2_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30979 frog_inst.db3.counter[0]
.sym 30984 frog_inst.db3.counter[1]
.sym 30988 frog_inst.db3.counter[2]
.sym 30989 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 30992 frog_inst.db3.counter[3]
.sym 30993 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 30996 frog_inst.db3.counter[4]
.sym 30997 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31000 frog_inst.db3.counter[5]
.sym 31001 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31004 frog_inst.db3.counter[6]
.sym 31005 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31008 frog_inst.db3.counter[7]
.sym 31009 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31012 frog_inst.db3.counter[8]
.sym 31013 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31016 frog_inst.db3.counter[9]
.sym 31017 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31020 frog_inst.db3.counter[10]
.sym 31021 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31024 frog_inst.db3.counter[11]
.sym 31025 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31028 frog_inst.db3.counter[12]
.sym 31029 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31032 frog_inst.db3.counter[13]
.sym 31033 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31036 frog_inst.db3.counter[14]
.sym 31037 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31040 frog_inst.db3.counter[15]
.sym 31041 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31044 frog_inst.db3.counter[16]
.sym 31045 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31048 frog_inst.db3.counter[17]
.sym 31049 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31052 frog_inst.db3.counter[18]
.sym 31053 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 31056 frog_inst.db3.counter[19]
.sym 31057 frog_inst.db3.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 31062 frog_inst.db4.counter[3]
.sym 31063 frog_inst.db4.counter[4]
.sym 31064 frog_inst.db4.counter[5]
.sym 31065 frog_inst.db4.counter[7]
.sym 31066 frog_inst.db3.counter[14]
.sym 31067 frog_inst.db3.counter[16]
.sym 31068 frog_inst.db3.counter[18]
.sym 31069 frog_inst.db3.counter[19]
.sym 31074 frog_inst.db4.counter[13]
.sym 31075 frog_inst.db4.counter[15]
.sym 31076 frog_inst.db4.counter[6]
.sym 31077 frog_inst.db4.counter[9]
.sym 31080 frog_inst.db4.counter[1]
.sym 31081 frog_inst.db4.counter[0]
.sym 31082 frog_inst.db4.counter[0]
.sym 31083 frog_inst.db4.counter[1]
.sym 31084 frog_inst.db4.counter[2]
.sym 31085 frog_inst.db4.counter[17]
.sym 31090 frog_inst.db4.counter[8]
.sym 31091 frog_inst.db4.counter[10]
.sym 31092 frog_inst.db4.counter[11]
.sym 31093 frog_inst.db4.counter[12]
.sym 31098 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 31099 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 31100 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 31101 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 31104 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31105 switch4_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31306 frog_inst.db1.counter[0]
.sym 31307 frog_inst.db1.counter[1]
.sym 31308 frog_inst.db1.counter[2]
.sym 31309 frog_inst.db1.counter[3]
.sym 31322 frog_inst.db1.counter[4]
.sym 31323 frog_inst.db1.counter[5]
.sym 31324 frog_inst.db1.counter[7]
.sym 31325 frog_inst.db1.counter[8]
.sym 31329 frog_inst.db1.counter[0]
.sym 31332 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31333 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 31334 frog_inst.db1.counter[10]
.sym 31335 frog_inst.db1.counter[11]
.sym 31336 frog_inst.db1.counter[12]
.sym 31337 frog_inst.db1.counter[13]
.sym 31341 frog_inst.db1.state_SB_DFFE_Q_E
.sym 31342 switch1$SB_IO_IN
.sym 31347 switch1$SB_IO_IN
.sym 31348 switch1_SB_LUT4_I2_I1[1]
.sym 31349 switch1_SB_LUT4_I2_I1[2]
.sym 31350 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[0]
.sym 31351 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[1]
.sym 31352 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[2]
.sym 31353 switch1_SB_LUT4_I2_I1_SB_LUT4_O_I0[3]
.sym 31354 frog_inst.db1.counter[6]
.sym 31355 frog_inst.db1.counter[9]
.sym 31356 frog_inst.db1.counter[14]
.sym 31357 frog_inst.db1.counter[17]
.sym 31359 switch1_SB_LUT4_I2_I1[2]
.sym 31360 switch1$SB_IO_IN
.sym 31361 switch1_SB_LUT4_I2_I1[1]
.sym 31363 frog_inst.db2.counter[0]
.sym 31368 frog_inst.db2.counter[1]
.sym 31372 frog_inst.db2.counter[2]
.sym 31373 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31376 frog_inst.db2.counter[3]
.sym 31377 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31380 frog_inst.db2.counter[4]
.sym 31381 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31384 frog_inst.db2.counter[5]
.sym 31385 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31388 frog_inst.db2.counter[6]
.sym 31389 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31392 frog_inst.db2.counter[7]
.sym 31393 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31396 frog_inst.db2.counter[8]
.sym 31397 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31400 frog_inst.db2.counter[9]
.sym 31401 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31404 frog_inst.db2.counter[10]
.sym 31405 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31408 frog_inst.db2.counter[11]
.sym 31409 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 31412 frog_inst.db2.counter[12]
.sym 31413 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 31416 frog_inst.db2.counter[13]
.sym 31417 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 31420 frog_inst.db2.counter[14]
.sym 31421 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 31424 frog_inst.db2.counter[15]
.sym 31425 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 31428 frog_inst.db2.counter[16]
.sym 31429 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 31432 frog_inst.db2.counter[17]
.sym 31433 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 31436 frog_inst.db2.counter[18]
.sym 31437 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 31440 frog_inst.db2.counter[19]
.sym 31441 frog_inst.db2.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 31449 frog_inst.db2.counter[0]
.sym 31454 frog_inst.db2.counter[9]
.sym 31455 frog_inst.db2.counter[16]
.sym 31456 frog_inst.db2.counter[18]
.sym 31457 frog_inst.db2.counter[19]
.sym 31494 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.sym 31495 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
.sym 31496 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
.sym 31497 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
.sym 31502 frog_inst.db3.counter[3]
.sym 31503 frog_inst.db3.counter[4]
.sym 31504 frog_inst.db3.counter[5]
.sym 31505 frog_inst.db3.counter[7]
.sym 31513 frog_inst.db3.counter[0]
.sym 31516 frog_inst.db3.counter[1]
.sym 31517 frog_inst.db3.counter[0]
.sym 31518 frog_inst.db3.counter[0]
.sym 31519 frog_inst.db3.counter[1]
.sym 31520 frog_inst.db3.counter[2]
.sym 31521 frog_inst.db3.counter[17]
.sym 31522 frog_inst.db3.counter[8]
.sym 31523 frog_inst.db3.counter[10]
.sym 31524 frog_inst.db3.counter[11]
.sym 31525 frog_inst.db3.counter[12]
.sym 31542 frog_inst.db3.counter[13]
.sym 31543 frog_inst.db3.counter[15]
.sym 31544 frog_inst.db3.counter[6]
.sym 31545 frog_inst.db3.counter[9]
.sym 31552 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 31553 switch3_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
