module bus(clk, reset_n, m0_req, m0_wr, m0_address, m0_dout, m1_req, m1_wr, m1_address, m1_dout, s0_dout, s1_dout, m0_grant,
 m1_grant, m_din, s0_sel, s1_sel, s_address, s_wr, s_din);
 
 input clk, reset_n;
 input m0_req, m0_wr
 input [7:0] m0_address;
 input [31:0] m0_dout;
 
 input m1_req, m1_wr
 input [7:0] m1_address;
 input [31:0] m1_dout;
 
 input [31:0] s0_dout, d1_dout;
 
 output m0_grant, m1_grant, s0_sel, s1_sel, s_wrl;
 output [7:0] s_address;
 output [31:0] m_din, s_din
 