|i2c_qip_test
clk => clk.IN1
rst => rst.IN1
sclk => sclk.IN1
sda <> i2c_sys:i2c.bladerf_oc_i2c_master_0_conduit_end_scl_pad_o


|i2c_qip_test|i2c_sys:i2c
bladerf_oc_i2c_master_0_conduit_end_scl_pad_o <= i2c_master_top:bladerf_oc_i2c_master_0.scl_pad_o
bladerf_oc_i2c_master_0_conduit_end_scl_padoen_o <= i2c_master_top:bladerf_oc_i2c_master_0.scl_padoen_o
bladerf_oc_i2c_master_0_conduit_end_sda_pad_i => i2c_master_top:bladerf_oc_i2c_master_0.sda_pad_i
bladerf_oc_i2c_master_0_conduit_end_sda_pad_o <= i2c_master_top:bladerf_oc_i2c_master_0.sda_pad_o
bladerf_oc_i2c_master_0_conduit_end_sda_padoen_o <= i2c_master_top:bladerf_oc_i2c_master_0.sda_padoen_o
bladerf_oc_i2c_master_0_conduit_end_arst_i => i2c_master_top:bladerf_oc_i2c_master_0.arst_i
bladerf_oc_i2c_master_0_conduit_end_scl_pad_i => i2c_master_top:bladerf_oc_i2c_master_0.scl_pad_i
bladerf_oc_i2c_master_0_interrupt_sender_irq <= i2c_master_top:bladerf_oc_i2c_master_0.wb_inta_o
clk_clk => i2c_master_top:bladerf_oc_i2c_master_0.wb_clk_i
clk_clk => altera_reset_controller:rst_controller.clk
reset_reset_n => altera_reset_controller:rst_controller.reset_in0


|i2c_qip_test|i2c_sys:i2c|i2c_master_top:bladerf_oc_i2c_master_0
wb_clk_i => wb_clk_i.IN1
wb_rst_i => wb_rst_i.IN1
arst_i => txr[0].ACLR
arst_i => txr[1].ACLR
arst_i => txr[2].ACLR
arst_i => txr[3].ACLR
arst_i => txr[4].ACLR
arst_i => txr[5].ACLR
arst_i => txr[6].ACLR
arst_i => txr[7].ACLR
arst_i => ctr[0].ACLR
arst_i => ctr[1].ACLR
arst_i => ctr[2].ACLR
arst_i => ctr[3].ACLR
arst_i => ctr[4].ACLR
arst_i => ctr[5].ACLR
arst_i => ctr[6].ACLR
arst_i => ctr[7].ACLR
arst_i => prer[0].PRESET
arst_i => prer[1].PRESET
arst_i => prer[2].PRESET
arst_i => prer[3].PRESET
arst_i => prer[4].PRESET
arst_i => prer[5].PRESET
arst_i => prer[6].PRESET
arst_i => prer[7].PRESET
arst_i => prer[8].PRESET
arst_i => prer[9].PRESET
arst_i => prer[10].PRESET
arst_i => prer[11].PRESET
arst_i => prer[12].PRESET
arst_i => prer[13].PRESET
arst_i => prer[14].PRESET
arst_i => prer[15].PRESET
arst_i => cr[0].ACLR
arst_i => cr[1].ACLR
arst_i => cr[2].ACLR
arst_i => cr[3].ACLR
arst_i => cr[4].ACLR
arst_i => cr[5].ACLR
arst_i => cr[6].ACLR
arst_i => cr[7].ACLR
arst_i => irq_flag.ACLR
arst_i => tip.ACLR
arst_i => rxack.ACLR
arst_i => al.ACLR
arst_i => wb_inta_o~reg0.ACLR
arst_i => rst_i.IN1
wb_adr_i[0] => Mux0.IN3
wb_adr_i[0] => Mux1.IN3
wb_adr_i[0] => Mux2.IN3
wb_adr_i[0] => Mux3.IN4
wb_adr_i[0] => Mux4.IN4
wb_adr_i[0] => Mux5.IN4
wb_adr_i[0] => Mux6.IN3
wb_adr_i[0] => Mux7.IN3
wb_adr_i[0] => Decoder0.IN2
wb_adr_i[0] => Equal0.IN2
wb_adr_i[1] => Mux0.IN2
wb_adr_i[1] => Mux1.IN2
wb_adr_i[1] => Mux2.IN2
wb_adr_i[1] => Mux3.IN3
wb_adr_i[1] => Mux4.IN3
wb_adr_i[1] => Mux5.IN3
wb_adr_i[1] => Mux6.IN2
wb_adr_i[1] => Mux7.IN2
wb_adr_i[1] => Decoder0.IN1
wb_adr_i[1] => Equal0.IN1
wb_adr_i[2] => Mux0.IN1
wb_adr_i[2] => Mux1.IN1
wb_adr_i[2] => Mux2.IN1
wb_adr_i[2] => Mux3.IN2
wb_adr_i[2] => Mux4.IN2
wb_adr_i[2] => Mux5.IN2
wb_adr_i[2] => Mux6.IN1
wb_adr_i[2] => Mux7.IN1
wb_adr_i[2] => Decoder0.IN0
wb_adr_i[2] => Equal0.IN0
wb_dat_i[0] => txr.DATAB
wb_dat_i[0] => ctr.DATAB
wb_dat_i[0] => prer.DATAB
wb_dat_i[0] => prer.DATAB
wb_dat_i[0] => cr.DATAB
wb_dat_i[1] => txr.DATAB
wb_dat_i[1] => ctr.DATAB
wb_dat_i[1] => prer.DATAB
wb_dat_i[1] => prer.DATAB
wb_dat_i[1] => cr.DATAB
wb_dat_i[2] => txr.DATAB
wb_dat_i[2] => ctr.DATAB
wb_dat_i[2] => prer.DATAB
wb_dat_i[2] => prer.DATAB
wb_dat_i[2] => cr.DATAB
wb_dat_i[3] => txr.DATAB
wb_dat_i[3] => ctr.DATAB
wb_dat_i[3] => prer.DATAB
wb_dat_i[3] => prer.DATAB
wb_dat_i[3] => cr.DATAB
wb_dat_i[4] => txr.DATAB
wb_dat_i[4] => ctr.DATAB
wb_dat_i[4] => prer.DATAB
wb_dat_i[4] => prer.DATAB
wb_dat_i[4] => cr.DATAB
wb_dat_i[5] => txr.DATAB
wb_dat_i[5] => ctr.DATAB
wb_dat_i[5] => prer.DATAB
wb_dat_i[5] => prer.DATAB
wb_dat_i[5] => cr.DATAB
wb_dat_i[6] => txr.DATAB
wb_dat_i[6] => ctr.DATAB
wb_dat_i[6] => prer.DATAB
wb_dat_i[6] => prer.DATAB
wb_dat_i[6] => cr.DATAB
wb_dat_i[7] => txr.DATAB
wb_dat_i[7] => ctr.DATAB
wb_dat_i[7] => prer.DATAB
wb_dat_i[7] => prer.DATAB
wb_dat_i[7] => cr.DATAB
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_we_i => wb_wacc.IN1
wb_stb_i => wb_ack_o.IN0
wb_cyc_i => wb_ack_o.IN1
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_inta_o <= wb_inta_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_pad_i => scl_pad_i.IN1
scl_pad_o <= i2c_master_byte_ctrl:byte_controller.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:byte_controller.scl_oen
sda_pad_i => sda_pad_i.IN1
sda_pad_o <= i2c_master_byte_ctrl:byte_controller.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:byte_controller.sda_oen


|i2c_qip_test|i2c_sys:i2c|i2c_master_top:bladerf_oc_i2c_master_0|i2c_master_byte_ctrl:byte_controller
clk => clk.IN1
rst => rst.IN1
nReset => nReset.IN1
ena => ena.IN1
clk_cnt[0] => clk_cnt[0].IN1
clk_cnt[1] => clk_cnt[1].IN1
clk_cnt[2] => clk_cnt[2].IN1
clk_cnt[3] => clk_cnt[3].IN1
clk_cnt[4] => clk_cnt[4].IN1
clk_cnt[5] => clk_cnt[5].IN1
clk_cnt[6] => clk_cnt[6].IN1
clk_cnt[7] => clk_cnt[7].IN1
clk_cnt[8] => clk_cnt[8].IN1
clk_cnt[9] => clk_cnt[9].IN1
clk_cnt[10] => clk_cnt[10].IN1
clk_cnt[11] => clk_cnt[11].IN1
clk_cnt[12] => clk_cnt[12].IN1
clk_cnt[13] => clk_cnt[13].IN1
clk_cnt[14] => clk_cnt[14].IN1
clk_cnt[15] => clk_cnt[15].IN1
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => cmd_ack.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => core_cmd.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:bit_controller.busy
i2c_al <= i2c_master_bit_ctrl:bit_controller.al
scl_i => scl_i.IN1
scl_o <= i2c_master_bit_ctrl:bit_controller.scl_o
scl_oen <= i2c_master_bit_ctrl:bit_controller.scl_oen
sda_i => sda_i.IN1
sda_o <= i2c_master_bit_ctrl:bit_controller.sda_o
sda_oen <= i2c_master_bit_ctrl:bit_controller.sda_oen


|i2c_qip_test|i2c_sys:i2c|i2c_master_top:bladerf_oc_i2c_master_0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
clk => sda_chk.CLK
clk => sda_oen~reg0.CLK
clk => scl_oen~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => c_state[0].CLK
clk => c_state[1].CLK
clk => c_state[2].CLK
clk => c_state[3].CLK
clk => c_state[4].CLK
clk => c_state[5].CLK
clk => c_state[6].CLK
clk => c_state[7].CLK
clk => c_state[8].CLK
clk => c_state[9].CLK
clk => c_state[10].CLK
clk => c_state[11].CLK
clk => c_state[12].CLK
clk => c_state[13].CLK
clk => c_state[14].CLK
clk => c_state[15].CLK
clk => c_state[16].CLK
clk => c_state[17].CLK
clk => dout~reg0.CLK
clk => al~reg0.CLK
clk => cmd_stop.CLK
clk => busy~reg0.CLK
clk => sto_condition.CLK
clk => sta_condition.CLK
clk => dSDA.CLK
clk => dSCL.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => fSDA[0].CLK
clk => fSDA[1].CLK
clk => fSDA[2].CLK
clk => fSCL[0].CLK
clk => fSCL[1].CLK
clk => fSCL[2].CLK
clk => filter_cnt[0].CLK
clk => filter_cnt[1].CLK
clk => filter_cnt[2].CLK
clk => filter_cnt[3].CLK
clk => filter_cnt[4].CLK
clk => filter_cnt[5].CLK
clk => filter_cnt[6].CLK
clk => filter_cnt[7].CLK
clk => filter_cnt[8].CLK
clk => filter_cnt[9].CLK
clk => filter_cnt[10].CLK
clk => filter_cnt[11].CLK
clk => filter_cnt[12].CLK
clk => filter_cnt[13].CLK
clk => cSDA[0].CLK
clk => cSDA[1].CLK
clk => cSCL[0].CLK
clk => cSCL[1].CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => slave_wait.CLK
clk => dscl_oen.CLK
rst => always2.IN1
rst => cSCL.OUTPUTSELECT
rst => cSCL.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => cSDA.OUTPUTSELECT
rst => always4.IN0
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSCL.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => fSDA.OUTPUTSELECT
rst => sSCL.OUTPUTSELECT
rst => sSDA.OUTPUTSELECT
rst => dSCL.OUTPUTSELECT
rst => dSDA.OUTPUTSELECT
rst => sta_condition.OUTPUTSELECT
rst => sto_condition.OUTPUTSELECT
rst => busy.OUTPUTSELECT
rst => cmd_stop.OUTPUTSELECT
rst => al.OUTPUTSELECT
rst => always12.IN1
nReset => sda_chk.ACLR
nReset => sda_oen~reg0.PRESET
nReset => scl_oen~reg0.PRESET
nReset => cmd_ack~reg0.ACLR
nReset => c_state[0].ACLR
nReset => c_state[1].ACLR
nReset => c_state[2].ACLR
nReset => c_state[3].ACLR
nReset => c_state[4].ACLR
nReset => c_state[5].ACLR
nReset => c_state[6].ACLR
nReset => c_state[7].ACLR
nReset => c_state[8].ACLR
nReset => c_state[9].ACLR
nReset => c_state[10].ACLR
nReset => c_state[11].ACLR
nReset => c_state[12].ACLR
nReset => c_state[13].ACLR
nReset => c_state[14].ACLR
nReset => c_state[15].ACLR
nReset => c_state[16].ACLR
nReset => c_state[17].ACLR
nReset => busy~reg0.ACLR
nReset => al~reg0.ACLR
nReset => slave_wait.ACLR
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => cSDA[0].ACLR
nReset => cSDA[1].ACLR
nReset => cSCL[0].ACLR
nReset => cSCL[1].ACLR
nReset => filter_cnt[0].ACLR
nReset => filter_cnt[1].ACLR
nReset => filter_cnt[2].ACLR
nReset => filter_cnt[3].ACLR
nReset => filter_cnt[4].ACLR
nReset => filter_cnt[5].ACLR
nReset => filter_cnt[6].ACLR
nReset => filter_cnt[7].ACLR
nReset => filter_cnt[8].ACLR
nReset => filter_cnt[9].ACLR
nReset => filter_cnt[10].ACLR
nReset => filter_cnt[11].ACLR
nReset => filter_cnt[12].ACLR
nReset => filter_cnt[13].ACLR
nReset => fSDA[0].PRESET
nReset => fSDA[1].PRESET
nReset => fSDA[2].PRESET
nReset => fSCL[0].PRESET
nReset => fSCL[1].PRESET
nReset => fSCL[2].PRESET
nReset => dSDA.PRESET
nReset => dSCL.PRESET
nReset => sSDA.PRESET
nReset => sSCL.PRESET
nReset => sto_condition.ACLR
nReset => sta_condition.ACLR
nReset => cmd_stop.ACLR
ena => always2.IN1
ena => always4.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[2] => filter_cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[3] => filter_cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[4] => filter_cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[5] => filter_cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[6] => filter_cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[7] => filter_cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[8] => filter_cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[9] => filter_cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[10] => filter_cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[11] => filter_cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[12] => filter_cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[13] => filter_cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[14] => filter_cnt.DATAB
clk_cnt[15] => cnt.DATAB
clk_cnt[15] => filter_cnt.DATAB
cmd[0] => Decoder0.IN3
cmd[0] => Equal0.IN3
cmd[1] => Decoder0.IN2
cmd[1] => Equal0.IN0
cmd[2] => Decoder0.IN1
cmd[2] => Equal0.IN2
cmd[3] => Decoder0.IN0
cmd[3] => Equal0.IN1
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
al <= al~reg0.DB_MAX_OUTPUT_PORT_TYPE
din => Selector1.IN6
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => cSCL.DATAA
scl_o <= <GND>
scl_oen <= scl_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda_i => cSDA.DATAA
sda_o <= <GND>
sda_oen <= sda_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|i2c_qip_test|i2c_sys:i2c|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|i2c_qip_test|i2c_sys:i2c|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|i2c_qip_test|i2c_sys:i2c|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


