<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4622" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4622{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4622{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4622{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4622{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t5_4622{left:138px;bottom:979px;letter-spacing:-0.16px;}
#t6_4622{left:188px;bottom:979px;letter-spacing:-0.14px;}
#t7_4622{left:429px;bottom:979px;letter-spacing:-0.13px;}
#t8_4622{left:522px;bottom:979px;letter-spacing:-0.11px;}
#t9_4622{left:522px;bottom:962px;letter-spacing:-0.1px;}
#ta_4622{left:522px;bottom:941px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tb_4622{left:522px;bottom:920px;letter-spacing:-0.12px;}
#tc_4622{left:81px;bottom:895px;letter-spacing:-0.17px;}
#td_4622{left:138px;bottom:895px;letter-spacing:-0.16px;}
#te_4622{left:188px;bottom:895px;letter-spacing:-0.14px;}
#tf_4622{left:429px;bottom:895px;letter-spacing:-0.13px;}
#tg_4622{left:522px;bottom:895px;letter-spacing:-0.11px;}
#th_4622{left:522px;bottom:878px;letter-spacing:-0.1px;}
#ti_4622{left:522px;bottom:857px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tj_4622{left:522px;bottom:836px;letter-spacing:-0.12px;}
#tk_4622{left:81px;bottom:811px;letter-spacing:-0.17px;}
#tl_4622{left:138px;bottom:811px;letter-spacing:-0.16px;}
#tm_4622{left:188px;bottom:811px;letter-spacing:-0.14px;}
#tn_4622{left:429px;bottom:811px;letter-spacing:-0.13px;}
#to_4622{left:522px;bottom:811px;letter-spacing:-0.11px;}
#tp_4622{left:522px;bottom:794px;letter-spacing:-0.1px;}
#tq_4622{left:522px;bottom:773px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_4622{left:522px;bottom:752px;letter-spacing:-0.12px;}
#ts_4622{left:81px;bottom:727px;letter-spacing:-0.14px;}
#tt_4622{left:138px;bottom:727px;letter-spacing:-0.16px;}
#tu_4622{left:189px;bottom:727px;letter-spacing:-0.15px;}
#tv_4622{left:429px;bottom:727px;letter-spacing:-0.14px;}
#tw_4622{left:522px;bottom:727px;letter-spacing:-0.11px;}
#tx_4622{left:522px;bottom:710px;letter-spacing:-0.12px;}
#ty_4622{left:522px;bottom:689px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tz_4622{left:522px;bottom:668px;letter-spacing:-0.12px;}
#t10_4622{left:81px;bottom:643px;letter-spacing:-0.15px;}
#t11_4622{left:138px;bottom:643px;letter-spacing:-0.15px;}
#t12_4622{left:189px;bottom:643px;letter-spacing:-0.15px;}
#t13_4622{left:429px;bottom:643px;letter-spacing:-0.15px;}
#t14_4622{left:522px;bottom:643px;letter-spacing:-0.12px;}
#t15_4622{left:522px;bottom:626px;letter-spacing:-0.12px;}
#t16_4622{left:522px;bottom:605px;letter-spacing:-0.11px;}
#t17_4622{left:81px;bottom:580px;letter-spacing:-0.16px;}
#t18_4622{left:138px;bottom:580px;letter-spacing:-0.16px;}
#t19_4622{left:189px;bottom:580px;letter-spacing:-0.15px;}
#t1a_4622{left:429px;bottom:580px;letter-spacing:-0.14px;}
#t1b_4622{left:522px;bottom:580px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1c_4622{left:522px;bottom:559px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1d_4622{left:81px;bottom:535px;letter-spacing:-0.17px;}
#t1e_4622{left:138px;bottom:535px;letter-spacing:-0.16px;}
#t1f_4622{left:189px;bottom:535px;letter-spacing:-0.14px;}
#t1g_4622{left:429px;bottom:535px;letter-spacing:-0.13px;}
#t1h_4622{left:522px;bottom:535px;letter-spacing:-0.11px;}
#t1i_4622{left:522px;bottom:518px;letter-spacing:-0.12px;}
#t1j_4622{left:522px;bottom:496px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1k_4622{left:81px;bottom:472px;letter-spacing:-0.16px;}
#t1l_4622{left:138px;bottom:472px;letter-spacing:-0.16px;}
#t1m_4622{left:189px;bottom:472px;letter-spacing:-0.15px;}
#t1n_4622{left:429px;bottom:472px;letter-spacing:-0.14px;}
#t1o_4622{left:522px;bottom:472px;letter-spacing:-0.12px;}
#t1p_4622{left:522px;bottom:455px;letter-spacing:-0.12px;}
#t1q_4622{left:522px;bottom:434px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1r_4622{left:81px;bottom:409px;letter-spacing:-0.16px;}
#t1s_4622{left:138px;bottom:409px;letter-spacing:-0.16px;}
#t1t_4622{left:189px;bottom:409px;letter-spacing:-0.14px;}
#t1u_4622{left:429px;bottom:409px;letter-spacing:-0.13px;}
#t1v_4622{left:522px;bottom:409px;letter-spacing:-0.11px;}
#t1w_4622{left:522px;bottom:393px;letter-spacing:-0.12px;}
#t1x_4622{left:522px;bottom:371px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1y_4622{left:81px;bottom:347px;letter-spacing:-0.17px;}
#t1z_4622{left:138px;bottom:347px;letter-spacing:-0.17px;}
#t20_4622{left:188px;bottom:347px;letter-spacing:-0.15px;}
#t21_4622{left:429px;bottom:347px;letter-spacing:-0.14px;}
#t22_4622{left:522px;bottom:347px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t23_4622{left:522px;bottom:330px;letter-spacing:-0.12px;}
#t24_4622{left:522px;bottom:309px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t25_4622{left:81px;bottom:284px;letter-spacing:-0.17px;}
#t26_4622{left:138px;bottom:284px;letter-spacing:-0.16px;}
#t27_4622{left:189px;bottom:284px;letter-spacing:-0.15px;}
#t28_4622{left:429px;bottom:284px;letter-spacing:-0.13px;}
#t29_4622{left:522px;bottom:284px;letter-spacing:-0.11px;}
#t2a_4622{left:522px;bottom:267px;letter-spacing:-0.12px;}
#t2b_4622{left:522px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2c_4622{left:81px;bottom:221px;letter-spacing:-0.16px;}
#t2d_4622{left:138px;bottom:221px;letter-spacing:-0.16px;}
#t2e_4622{left:189px;bottom:221px;letter-spacing:-0.14px;}
#t2f_4622{left:429px;bottom:221px;letter-spacing:-0.13px;}
#t2g_4622{left:522px;bottom:221px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2h_4622{left:81px;bottom:197px;letter-spacing:-0.16px;}
#t2i_4622{left:138px;bottom:197px;letter-spacing:-0.16px;}
#t2j_4622{left:189px;bottom:197px;letter-spacing:-0.14px;}
#t2k_4622{left:429px;bottom:197px;letter-spacing:-0.13px;}
#t2l_4622{left:522px;bottom:197px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2m_4622{left:81px;bottom:173px;letter-spacing:-0.17px;}
#t2n_4622{left:138px;bottom:173px;letter-spacing:-0.17px;}
#t2o_4622{left:188px;bottom:173px;letter-spacing:-0.14px;}
#t2p_4622{left:429px;bottom:173px;letter-spacing:-0.14px;}
#t2q_4622{left:522px;bottom:173px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_4622{left:522px;bottom:151px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2s_4622{left:522px;bottom:130px;letter-spacing:-0.12px;}
#t2t_4622{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2u_4622{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2v_4622{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t2w_4622{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t2x_4622{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2y_4622{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2z_4622{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t30_4622{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t31_4622{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t32_4622{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t33_4622{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4622{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4622{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4622{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4622{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4622{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4622" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4622Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4622" style="-webkit-user-select: none;"><object width="935" height="1210" data="4622/4622.svg" type="image/svg+xml" id="pdf4622" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4622" class="t s1_4622">2-100 </span><span id="t2_4622" class="t s1_4622">Vol. 4 </span>
<span id="t3_4622" class="t s2_4622">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4622" class="t s3_4622">487H </span><span id="t5_4622" class="t s3_4622">1159 </span><span id="t6_4622" class="t s3_4622">IA32_VMX_CR0_FIXED1 </span><span id="t7_4622" class="t s3_4622">Core </span><span id="t8_4622" class="t s3_4622">Capability Reporting Register of CR0 Bits Fixed to 1 </span>
<span id="t9_4622" class="t s3_4622">(R/O) </span>
<span id="ta_4622" class="t s3_4622">See Table 2-2. </span>
<span id="tb_4622" class="t s3_4622">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tc_4622" class="t s3_4622">488H </span><span id="td_4622" class="t s3_4622">1160 </span><span id="te_4622" class="t s3_4622">IA32_VMX_CR4_FIXED0 </span><span id="tf_4622" class="t s3_4622">Core </span><span id="tg_4622" class="t s3_4622">Capability Reporting Register of CR4 Bits Fixed to 0 </span>
<span id="th_4622" class="t s3_4622">(R/O) </span>
<span id="ti_4622" class="t s3_4622">See Table 2-2. </span>
<span id="tj_4622" class="t s3_4622">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="tk_4622" class="t s3_4622">489H </span><span id="tl_4622" class="t s3_4622">1161 </span><span id="tm_4622" class="t s3_4622">IA32_VMX_CR4_FIXED1 </span><span id="tn_4622" class="t s3_4622">Core </span><span id="to_4622" class="t s3_4622">Capability Reporting Register of CR4 Bits Fixed to 1 </span>
<span id="tp_4622" class="t s3_4622">(R/O) </span>
<span id="tq_4622" class="t s3_4622">See Table 2-2. </span>
<span id="tr_4622" class="t s3_4622">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="ts_4622" class="t s3_4622">48AH </span><span id="tt_4622" class="t s3_4622">1162 </span><span id="tu_4622" class="t s3_4622">IA32_VMX_VMCS_ENUM </span><span id="tv_4622" class="t s3_4622">Core </span><span id="tw_4622" class="t s3_4622">Capability Reporting Register of VMCS Field </span>
<span id="tx_4622" class="t s3_4622">Enumeration (R/O) </span>
<span id="ty_4622" class="t s3_4622">See Table 2-2. </span>
<span id="tz_4622" class="t s3_4622">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t10_4622" class="t s3_4622">48BH </span><span id="t11_4622" class="t s3_4622">1163 </span><span id="t12_4622" class="t s3_4622">IA32_VMX_PROCBASED_CTLS2 </span><span id="t13_4622" class="t s3_4622">Core </span><span id="t14_4622" class="t s3_4622">Capability Reporting Register of Secondary Processor- </span>
<span id="t15_4622" class="t s3_4622">Based VM-Execution Controls (R/O) </span>
<span id="t16_4622" class="t s3_4622">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t17_4622" class="t s3_4622">48CH </span><span id="t18_4622" class="t s3_4622">1164 </span><span id="t19_4622" class="t s3_4622">IA32_VMX_EPT_VPID_ENUM </span><span id="t1a_4622" class="t s3_4622">Core </span><span id="t1b_4622" class="t s3_4622">Capability Reporting Register of EPT and VPID (R/O) </span>
<span id="t1c_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t1d_4622" class="t s3_4622">48DH </span><span id="t1e_4622" class="t s3_4622">1165 </span><span id="t1f_4622" class="t s3_4622">IA32_VMX_TRUE_PINBASED_CTLS </span><span id="t1g_4622" class="t s3_4622">Core </span><span id="t1h_4622" class="t s3_4622">Capability Reporting Register of Pin-Based </span>
<span id="t1i_4622" class="t s3_4622">VM-Execution Flex Controls (R/O) </span>
<span id="t1j_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t1k_4622" class="t s3_4622">48EH </span><span id="t1l_4622" class="t s3_4622">1166 </span><span id="t1m_4622" class="t s3_4622">IA32_VMX_TRUE_PROCBASED_CTLS </span><span id="t1n_4622" class="t s3_4622">Core </span><span id="t1o_4622" class="t s3_4622">Capability Reporting Register of Primary Processor- </span>
<span id="t1p_4622" class="t s3_4622">based VM-Execution Flex Controls (R/O) </span>
<span id="t1q_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t1r_4622" class="t s3_4622">48FH </span><span id="t1s_4622" class="t s3_4622">1167 </span><span id="t1t_4622" class="t s3_4622">IA32_VMX_TRUE_EXIT_CTLS </span><span id="t1u_4622" class="t s3_4622">Core </span><span id="t1v_4622" class="t s3_4622">Capability Reporting Register of VM-Exit Flex Controls </span>
<span id="t1w_4622" class="t s3_4622">(R/O) </span>
<span id="t1x_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t1y_4622" class="t s3_4622">490H </span><span id="t1z_4622" class="t s3_4622">1168 </span><span id="t20_4622" class="t s3_4622">IA32_VMX_TRUE_ENTRY_CTLS </span><span id="t21_4622" class="t s3_4622">Core </span><span id="t22_4622" class="t s3_4622">Capability Reporting Register of VM-Entry Flex Controls </span>
<span id="t23_4622" class="t s3_4622">(R/O) </span>
<span id="t24_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t25_4622" class="t s3_4622">491H </span><span id="t26_4622" class="t s3_4622">1169 </span><span id="t27_4622" class="t s3_4622">IA32_VMX_FMFUNC </span><span id="t28_4622" class="t s3_4622">Core </span><span id="t29_4622" class="t s3_4622">Capability Reporting Register of VM-Function Controls </span>
<span id="t2a_4622" class="t s3_4622">(R/O) </span>
<span id="t2b_4622" class="t s3_4622">See Table 2-2 </span>
<span id="t2c_4622" class="t s3_4622">4C1H </span><span id="t2d_4622" class="t s3_4622">1217 </span><span id="t2e_4622" class="t s3_4622">IA32_A_PMC0 </span><span id="t2f_4622" class="t s3_4622">Core </span><span id="t2g_4622" class="t s3_4622">See Table 2-2. </span>
<span id="t2h_4622" class="t s3_4622">4C2H </span><span id="t2i_4622" class="t s3_4622">1218 </span><span id="t2j_4622" class="t s3_4622">IA32_A_PMC1 </span><span id="t2k_4622" class="t s3_4622">Core </span><span id="t2l_4622" class="t s3_4622">See Table 2-2. </span>
<span id="t2m_4622" class="t s3_4622">600H </span><span id="t2n_4622" class="t s3_4622">1536 </span><span id="t2o_4622" class="t s3_4622">IA32_DS_AREA </span><span id="t2p_4622" class="t s3_4622">Core </span><span id="t2q_4622" class="t s3_4622">DS Save Area (R/W) </span>
<span id="t2r_4622" class="t s3_4622">See Table 2-2. </span>
<span id="t2s_4622" class="t s3_4622">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t2t_4622" class="t s4_4622">Table 2-6. </span><span id="t2u_4622" class="t s4_4622">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2v_4622" class="t s4_4622">Processors </span><span id="t2w_4622" class="t s4_4622">(Contd.) </span>
<span id="t2x_4622" class="t s5_4622">Register </span>
<span id="t2y_4622" class="t s5_4622">Address </span><span id="t2z_4622" class="t s5_4622">Register Name / Bit Fields </span><span id="t30_4622" class="t s5_4622">Scope </span><span id="t31_4622" class="t s5_4622">Bit Description </span>
<span id="t32_4622" class="t s5_4622">Hex </span><span id="t33_4622" class="t s5_4622">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
