{:input (genetic.crossover/dumb-crossover 288975274 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 73873442 (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , wire1_16, wire2_12, wire25_12);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire \\wire12_:missing_13_32 ;\n  wire wire14;\n  wire wire19_24;\n  output wire1_16;\n  wire wire1_16;\n  wire wire21;\n  output wire25_12;\n  wire wire25_12;\n  wire \\wire26_38_:missing_41 ;\n  wire wire28_11;\n  wire wire28_12;\n  wire wire28_14_17_20;\n  wire wire28_15;\n  wire wire28_37_39_40;\n  wire wire28_9;\n  wire \\wire28_:missing_18_21 ;\n  wire \\wire28_:missing_8 ;\n  wire \\wire28_:missing_8_10 ;\n  wire \\wire29_:missing ;\n  output wire2_12;\n  wire wire2_12;\n  wire wire30_12;\n  wire wire31_33;\n  wire wire31_34;\n  wire wire32_36_42;\n  wire wire34_36_27;\n  wire wire37;\n  wire wire38;\n  wire wire39;\n  wire wire4_12;\n  wire wire5_11_24;\n  wire \\wire5_:missing ;\n  wire wire6_19;\n  wire \\wire6_:missing ;\n  wire wire7_12_23;\n  wire wire9_11;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_43 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_33_35_32 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire4_12;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire12_:missing_13_32 , \\wire12_:missing_13_32  };\n  assign wire21 = 2'hx >> \\wire28_:missing_18_21 ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_11_24;\n  assign \\wire28_:missing_8_10  = 2'h1 >> wire28_12;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire30_12;\n  assign wire31_34 = 2'h1 >> wire31_33;\n  assign \\wire12_:missing_13_32  = 2'h1 >> wire32_36_42;\n  assign wire31_33 = 4'h8 >> { \\wire:missing_33_35_32 , \\wire:missing_33_35_32  };\n  assign \\wire:missing_34  = 4'h6 >> { wire31_34, wire34_36_27 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_33_35_32 , \\wire:missing_33_35_32  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_19;\n  assign wire32_36_42 = 4'h8 >> { wire34_36_27, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire26_38_:missing_41 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_12_23;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire28_:missing_8_10 , \\wire28_:missing_8  };\n  assign wire9_11 = 4'h8 >> { \\wire:missing_edge , wire28_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire0_:missing_10 , \\wire28_:missing_8_10  };\n  assign wire5_11_24 = 4'h8 >> { wire28_11, wire9_11 };\n  assign wire2_12 = 4'h4 >> { \\wire12_:missing_13_32 , \\wire12_:missing_13_32  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire26_38_:missing_41  = 1'h1;\n  assign \\wire:missing_27  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_12_43 ;\n  assign \\wire:missing_42  = wire32_36_42;\n  assign \\wire:missing_edge  = wire28_37_39_40;\n  assign wire39 = wire28_37_39_40;\n  assign wire38 = \\wire26_38_:missing_41 ;\n  assign wire37 = wire28_37_39_40;\n  assign wire19_24 = wire5_11_24;\n  assign \\wire:missing_edge  = wire7_12_23;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire28_14_17_20;\n  assign wire6_19 = wire19_24;\n  assign \\wire:missing_edge  = \\wire28_:missing_18_21 ;\n  assign \\wire:missing_edge  = wire28_14_17_20;\n  assign wire1_16 = \\wire:missing_edge ;\n  assign \\wire:missing_15  = wire28_15;\n  assign wire14 = wire28_14_17_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:3.1-92.10\" *)\nmodule postsynth(\\wire0_:missing_10 , wire1_16, wire2_12, wire25_12);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:7.8-7.30\" *)\n  wire \\wire12_:missing_13_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:8.8-8.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:10.10-10.18\" *)\n  output wire1_16;\n  wire wire1_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:12.8-12.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:13.10-13.19\" *)\n  output wire25_12;\n  wire wire25_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:15.8-15.30\" *)\n  wire \\wire26_38_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:18.8-18.23\" *)\n  wire wire28_14_17_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:20.8-20.23\" *)\n  wire wire28_37_39_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:22.8-22.30\" *)\n  wire \\wire28_:missing_18_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:25.8-25.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:26.10-26.18\" *)\n  output wire2_12;\n  wire wire2_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:31.8-31.20\" *)\n  wire wire32_36_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:32.8-32.20\" *)\n  wire wire34_36_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:33.8-33.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:34.8-34.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:35.8-35.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:41.8-41.19\" *)\n  wire wire7_12_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:44.8-44.27\" *)\n  wire \\wire:missing_12_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:46.8-46.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:49.8-49.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/8449F34A.v:50.8-50.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire12_:missing_13_32  = 1'hx;\n  assign wire14 = 1'h0;\n  assign wire1_16 = 1'h0;\n  assign wire21 = 1'hx;\n  assign wire25_12 = 1'hx;\n  assign \\wire26_38_:missing_41  = 1'h1;\n  assign wire28_14_17_20 = 1'h0;\n  assign wire28_37_39_40 = 1'h0;\n  assign \\wire28_:missing_18_21  = 1'h0;\n  assign \\wire29_:missing  = 1'h1;\n  assign wire2_12 = 1'hx;\n  assign wire32_36_42 = 1'hx;\n  assign wire34_36_27 = 1'hx;\n  assign wire37 = 1'h0;\n  assign wire38 = 1'h1;\n  assign wire39 = 1'h0;\n  assign wire7_12_23 = 1'h0;\n  assign \\wire:missing_12_43  = 1'h0;\n  assign \\wire:missing_27  = 1'h0;\n  assign \\wire:missing_42  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:44:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7/src/top.v'.\nSBY  2:44:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] Copy '/tmp/fuzzmount2DDF5D8C/8449F34A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7/src/8449F34A.v'.\nSBY  2:44:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] Copy '/tmp/fuzzmount2DDF5D8C/8449F34A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7/src/8449F34A.post.v'.\nSBY  2:44:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: abc pdr\nSBY  2:44:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:67$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:67$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:62$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:62$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:57$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:57$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:52$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:52$24.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:51$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/8449F34A.v:51$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Wire presynth.\\wire25_12 is used but has no driver.\nSBY  2:44:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: Warning: Wire presynth.\\wire34_36_27 is used but has no driver.\nSBY  2:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] base: finished (returncode=0)\nSBY  2:44:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] aig: Warning: Wire presynth.\\wire25_12 is used but has no driver.\nSBY  2:44:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] aig: Warning: Wire presynth.\\wire34_36_27 is used but has no driver.\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] aig: finished (returncode=0)\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: Warning: The network has no constraints.\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: finished (returncode=0)\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] engine_0: Status returned by engine: FAIL\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7'.\nSBY  2:44:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpo3noxze7] DONE (FAIL, rc=2)\n", :err ""}}}