Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Sep  3 16:26:45 2020
| Host              : Shears running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 565 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.277        0.000                      0               109709        0.010        0.000                      0               109709        0.558        0.000                       0                 62939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.453        0.000                      0                35425        0.010        0.000                      0                35425        1.171        0.000                       0                 43535  
clk2x               0.521        0.000                      0                60172        0.010        0.000                      0                60172        0.558        0.000                       0                 19404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.279        0.000                      0                12544        0.010        0.000                      0                12544  
clk           clk2x               0.277        0.000                      0                 4704        0.010        0.000                      0                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            mem_e_12/memory_reg_bram_0/REGCEB
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.072ns (2.816%)  route 2.485ns (97.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 5.403 - 3.333 ) 
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.279ns (routing 1.370ns, distribution 0.909ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.262ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.279     2.279    fsm/dff_loadingWeights/clk
    SLICE_X32Y197        FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y197        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.072     2.351 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=1470, routed)        2.485     4.836    mem_e_12/loadingWeights
    RAMB18_X5Y132        RAMB18E2                                     r  mem_e_12/memory_reg_bram_0/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.070     5.403    mem_e_12/clk
    RAMB18_X5Y132        RAMB18E2                                     r  mem_e_12/memory_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.108     5.511    
                         clock uncertainty           -0.035     5.476    
    RAMB18_X5Y132        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_REGCEB)
                                                     -0.186     5.290    mem_e_12/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_8_2/int8_quad_mac/acc_x_dff/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_9_2/int8_quad_mac/acc_x_dff/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.099ns (48.293%)  route 0.106ns (51.707%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      2.114ns (routing 1.262ns, distribution 0.852ns)
  Clock Net Delay (Destination): 2.371ns (routing 1.370ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.114     2.114    array/pe_8_2/int8_quad_mac/acc_x_dff/clk
    SLICE_X16Y240        FDRE                                         r  array/pe_8_2/int8_quad_mac/acc_x_dff/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y240        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.055     2.169 r  array/pe_8_2/int8_quad_mac/acc_x_dff/q_reg[19]/Q
                         net (fo=3, routed)           0.088     2.257    array/pe_8_2/int8_quad_mac/acc_x_dff/Q[19]
    SLICE_X17Y239        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.020     2.277 r  array/pe_8_2/int8_quad_mac/acc_x_dff/z_carry__1_i_4__551/O
                         net (fo=1, routed)           0.008     2.285    array/pe_9_2/int8_quad_mac/acc_x/q_reg[22][4]
    SLICE_X17Y239        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.024     2.309 r  array/pe_9_2/int8_quad_mac/acc_x/z_carry__1/O[4]
                         net (fo=1, routed)           0.010     2.319    array/pe_9_2/int8_quad_mac/acc_x_dff/D[20]
    SLICE_X17Y239        FDRE                                         r  array/pe_9_2/int8_quad_mac/acc_x_dff/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.371     2.371    array/pe_9_2/int8_quad_mac/acc_x_dff/clk
    SLICE_X17Y239        FDRE                                         r  array/pe_9_2/int8_quad_mac/acc_x_dff/q_reg[20]/C
                         clock pessimism             -0.108     2.263    
    SLICE_X17Y239        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.309    array/pe_9_2/int8_quad_mac/acc_x_dff/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X4Y77  mem_a_0/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X4Y77  mem_a_0/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X4Y77  mem_a_0/memory_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 array/pe_2_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[29]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.071ns (9.221%)  route 0.699ns (90.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns = ( 3.763 - 1.666 ) 
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 1.382ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.275ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.282     2.282    array/pe_2_2/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X29Y206        FDRE                                         r  array/pe_2_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y206        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.071     2.353 r  array/pe_2_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/Q
                         net (fo=6, routed)           0.699     3.052    array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29]
    DSP48E2_X4Y98        DSP_A_B_DATA                                 r  array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.097     3.763    array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y98        DSP_A_B_DATA                                 r  array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.107     3.870    
                         clock uncertainty           -0.035     3.835    
    DSP48E2_X4Y98        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[29])
                                                     -0.261     3.574    array/pe_2_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  0.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_8_6/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_8_6/int8_quad_mac/mul/dff_ae1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.056ns (26.794%)  route 0.153ns (73.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      2.032ns (routing 1.275ns, distribution 0.757ns)
  Clock Net Delay (Destination): 2.291ns (routing 1.382ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.032     2.032    array/pe_8_6/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X39Y239        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y239        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.056     2.088 r  array/pe_8_6/int8_quad_mac/mul/dff_ae0/q_reg[10]/Q
                         net (fo=2, routed)           0.153     2.241    array/pe_8_6/int8_quad_mac/mul/dff_ae1/D[10]
    SLICE_X39Y241        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_ae1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.291     2.291    array/pe_8_6/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X39Y241        FDRE                                         r  array/pe_8_6/int8_quad_mac/mul/dff_ae1/q_reg[10]/C
                         clock pessimism             -0.107     2.184    
    SLICE_X39Y241        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.231    array/pe_8_6/int8_quad_mac/mul/dff_ae1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X26Y252  array/pe_1_2/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X27Y258  array/pe_1_2/int8_quad_mac/mul/dff_ae1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X26Y252  array/pe_1_2/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 array/pe_10_1/int8_quad_mac/mul/dff_ae0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.113ns  (logic 0.073ns (6.559%)  route 1.040ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    2.339ns = ( 4.005 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.339ns (routing 1.382ns, distribution 0.957ns)
  Clock Net Delay (Destination): 2.068ns (routing 1.262ns, distribution 0.806ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.339     4.005    array/pe_10_1/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X28Y228        FDRE                                         r  array/pe_10_1/int8_quad_mac/mul/dff_ae0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y228        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.073     4.078 r  array/pe_10_1/int8_quad_mac/mul/dff_ae0/q_reg[8]/Q
                         net (fo=2, routed)           1.040     5.118    array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/D[8]
    SLICE_X28Y228        FDRE                                         r  array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.068     5.401    array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X28Y228        FDRE                                         r  array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/q_reg[8]/C
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.035     5.366    
    SLICE_X28Y228        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.032     5.398    array/pe_10_1/int8_quad_mac/mul/dff_mul_ce/q_reg[8]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_0_13/int8_quad_mac/mul/dff_ae0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.057ns (14.467%)  route 0.337ns (85.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.055ns (routing 1.275ns, distribution 0.780ns)
  Clock Net Delay (Destination): 2.357ns (routing 1.370ns, distribution 0.987ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.055     2.055    array/pe_0_13/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X31Y333        FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_ae0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y333        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.057     2.112 r  array/pe_0_13/int8_quad_mac/mul/dff_ae0/q_reg[3]/Q
                         net (fo=2, routed)           0.337     2.449    array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/D[3]
    SLICE_X28Y332        FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.357     2.357    array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X28Y332        FDRE                                         r  array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/q_reg[3]/C
                         clock pessimism              0.000     2.357    
                         clock uncertainty            0.035     2.393    
    SLICE_X28Y332        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.439    array/pe_0_13/int8_quad_mac/mul/dff_mul_ce/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 array/pe_12_2/dff_d/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.180ns (16.000%)  route 0.945ns (84.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns = ( 3.777 - 1.666 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.370ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.275ns, distribution 0.836ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.371     2.371    array/pe_12_2/dff_d/clk
    SLICE_X15Y229        FDRE                                         r  array/pe_12_2/dff_d/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y229        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.072     2.443 r  array/pe_12_2/dff_d/q_reg[2]/Q
                         net (fo=2, routed)           0.895     3.338    array/pe_12_2/int8_quad_mac/mul/q_reg[7]_7[2]
    SLICE_X15Y229        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.108     3.446 r  array/pe_12_2/int8_quad_mac/mul/q[2]_i_1__224/O
                         net (fo=1, routed)           0.050     3.496    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/D[2]
    SLICE_X15Y229        FDRE                                         r  array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.111     3.777    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X15Y229        FDRE                                         r  array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/C
                         clock pessimism              0.000     3.777    
                         clock uncertainty           -0.035     3.742    
    SLICE_X15Y229        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.032     3.774    array/pe_12_2/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_11_13/dff_c/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.087ns (23.901%)  route 0.277ns (76.099%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 1.262ns, distribution 0.808ns)
  Clock Net Delay (Destination): 2.342ns (routing 1.382ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=43534, unset)        2.070     2.070    array/pe_11_13/dff_c/clk
    SLICE_X25Y287        FDRE                                         r  array/pe_11_13/dff_c/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y287        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.055     2.125 r  array/pe_11_13/dff_c/q_reg[2]/Q
                         net (fo=1, routed)           0.242     2.367    array/pe_11_13/int8_quad_mac/mul/q_reg[7]_5[2]
    SLICE_X25Y287        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.032     2.399 r  array/pe_11_13/int8_quad_mac/mul/q[2]_i_1__151/O
                         net (fo=1, routed)           0.035     2.434    array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/D[2]
    SLICE_X25Y287        FDRE                                         r  array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y4 (CLOCK_ROOT)    net (fo=20187, unset)        2.342     2.342    array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X25Y287        FDRE                                         r  array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]/C
                         clock pessimism              0.000     2.342    
                         clock uncertainty            0.035     2.378    
    SLICE_X25Y287        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.424    array/pe_11_13/int8_quad_mac/mul/dff_dsp_in0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.010    





