
<html><head><title>Features to License Checklist</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864897" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Features to License Checklist" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed Signal,Analog Mixed Signal,AMS Designer,Explorer," />
<meta name="prod_subfeature" content="Install/Lic/Config,Install/Lic/Config,AMS Designer," />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864897" />
<meta name="NextFile" content="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="License_Reason_Printing.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Features to License Checklist" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="License_Reason_Printing.html" title="License_Reason_Printing">License_Reason_Printing</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" title="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities">PART_1__Spectre_AMS_Designer_S ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Features to License Checklist</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The following table lists the default license checkout order for different features.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh">
<p>Feature</p>
</th><th class="confluenceTh">
<p>Default License Checkout Order</p>
</th></tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL or VHDL-AMS design</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer</li><li>2 MMSIM tokens</li><li>Spectre AMS Connector + Xcelium Single Core</li><li>1 MMSIM token + Xcelium Single Core</li><li>Spectre AMS Connector + Xcelium Multi Core</li><li>1 MMSIM token + Xcelium Multi Core</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL or VHDL-AMS design + WREAL</p>
</td>
<td class="confluenceTd"><ul><li>
<p>Spectre AMS Designer</p>
</li><li>
<p>2 MMSIM tokens</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited</p>
</li><li>
<p>1xMMSIM + Xcelium Limited</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core</p>
</li><li>
<p>1 MMSIM token + Xcelium Single Core</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core</p>
</li><li>
<p>1 MMSIM token + Xcelium Multi Core</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>
<p>Spectre AMS Designer + Xcelium DMSO</p>
</li><li>
<p>2 MMSIM tokens + Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited +Xcelium DMSO</p>
</li><li>
<p>1xMMSIM + Xcelium Limited + Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core + Xcelium DMSO</p>
</li><li>
<p>1 MMSIM token + Xcelium Single Core + Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core + Xcelium DMSO</p>
</li><li>
<p>1 MMSIM token + Xcelium Multi Core + Xcelium DMSO</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + SVRNM + SVA</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer + Xcelium DMSO</li><li>
<p>2xMMSIM + Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Limited +Xcelium DMSO</p>
</li><li>
<p>1xMMSIM + Xcelium Limited + Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Single Core + Xcelium DMSO</p>
</li><li>
<p>1xMMSIM + Xcelium Single Core+ Xcelium DMSO</p>
</li><li>
<p>Spectre AMS Connector + Xcelium Multi Core + Xcelium DMSO</p>
</li><li>
<p>1xMMSIM + Xcelium Multi Core + Xcelium DMSO</p>
</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS, or Verilog, or VHDL, or VHDL-AMS design + UVM/SVTB</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Connector + Xcelium Single Core + Xcelium DMSO</li><li>1 MMSIM token + Xcelium Single Core + Xcelium DMSO</li><li>Spectre AMS Connector + Xcelium Multi Core + Xcelium DMSO</li><li>1 MMSIM token + Xcelium Multi Core + Xcelium DMSO</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Verilog-AMS or Verilog, or VHDL or VHDL-AMS design +UVM/SVTB + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Connector+ Xcelium Single Core + Xcelium DMSO</li><li>1 MMSIM token + Xcelium Single Core + Xcelium DMSO</li><li>Spectre AMS Connector + Xcelium Multi Core + Xcelium DMSO</li><li>1 MMSIM token + Xcelium Multi Core+ Xcelium DMSO</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (Verilog/VHDL) + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Limited + Xcelium DMSO</li><li>Xcelium Single Core + Xcelium DMSO</li><li>Spectre AMS Designer + Xcelium DMSO</li><li>2 MMSIM tokens + Xcelium DMSO</li><li>Xcelium Multi Core + Xcelium DMSO</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (SystemVerilog) + SVRNM</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Limited + Xcelium DMSO</li><li>Xcelium Single Core + Xcelium DMSO</li><li>Xcelium Multi Core + Xcelium DMSO</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (Verilog/VHDL, SystemVerilog Design or SVA) + WREAL</p>
</td>
<td class="confluenceTd"><ul><li>Spectre AMS Designer</li><li>2 MMSIM tokens</li><li>Xcelium Limited + Xcelium DMSO</li><li>Xcelium Limited + Spectre AMS Connector</li><li>Xcelium Limited + 1xMMSIM</li><li>Xcelium Single Core + Xcelium DMSO</li><li>Xcelium Single Core + Spectre AMS Connector</li><li>Xcelium Single Core + 1 MMSIM token</li><li>Xcelium Multi Core + Xcelium DMSO</li><li>Xcelium Multi Core + Spectre AMS Connector</li><li>Xcelium Multi Core + 1 MMSIM token</li></ul></td>
</tr>
<tr><td class="confluenceTd">
<p>Digital (SystemVerilog Testbench)+ WREAL</p>
</td>
<td class="confluenceTd"><ul><li>Xcelium Single Core + Xcelium DMSO</li><li>Xcelium Multi Core + Xcelium DMSO</li></ul></td>
</tr>
</tbody></table></div>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="License_Reason_Printing.html" id="prev" title="License_Reason_Printing">License_Reason_Printing</a></em></b><b><em><a href="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html" id="nex" title="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities">PART_1__Spectre_AMS_Designer_S ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>