
ST7735_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001108  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  08001214  08001214  00011214  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800158c  0800158c  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800158c  0800158c  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800158c  0800158c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800158c  0800158c  0001158c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001590  08001590  00011590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08001594  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  20000014  080015a8  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080015a8  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006b6d  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001768  00000000  00000000  00026baa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00002efc  00000000  00000000  00028312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000548  00000000  00000000  0002b210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000768  00000000  00000000  0002b758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015bda  00000000  00000000  0002bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007edf  00000000  00000000  00041a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007b86c  00000000  00000000  00049979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000c51e5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000dec  00000000  00000000  000c5238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	080011fc 	.word	0x080011fc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	080011fc 	.word	0x080011fc

0800014c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800014c:	b510      	push	{r4, lr}
 800014e:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000150:	2220      	movs	r2, #32
 8000152:	2100      	movs	r1, #0
 8000154:	a807      	add	r0, sp, #28
 8000156:	f001 f849 	bl	80011ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800015a:	2214      	movs	r2, #20
 800015c:	2100      	movs	r1, #0
 800015e:	a801      	add	r0, sp, #4
 8000160:	f001 f844 	bl	80011ec <memset>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000164:	2310      	movs	r3, #16
 8000166:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000168:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800016a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800016e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000172:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000174:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000176:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000178:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800017a:	f000 fadf 	bl	800073c <HAL_RCC_OscConfig>
 800017e:	b108      	cbz	r0, 8000184 <SystemClock_Config+0x38>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000180:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000182:	e7fe      	b.n	8000182 <SystemClock_Config+0x36>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000184:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000186:	e9cd 3401 	strd	r3, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800018a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800018e:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000190:	e9cd 3004 	strd	r3, r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000194:	4621      	mov	r1, r4
 8000196:	a801      	add	r0, sp, #4
 8000198:	f000 fca6 	bl	8000ae8 <HAL_RCC_ClockConfig>
 800019c:	b108      	cbz	r0, 80001a2 <SystemClock_Config+0x56>
 800019e:	b672      	cpsid	i
  while (1)
 80001a0:	e7fe      	b.n	80001a0 <SystemClock_Config+0x54>
}
 80001a2:	b010      	add	sp, #64	; 0x40
 80001a4:	bd10      	pop	{r4, pc}
	...

080001a8 <main>:
{
 80001a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80001ac:	b088      	sub	sp, #32
  HAL_Init();
 80001ae:	f000 f95b 	bl	8000468 <HAL_Init>
  SystemClock_Config();
 80001b2:	f7ff ffcb 	bl	800014c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001b6:	2210      	movs	r2, #16
 80001b8:	2100      	movs	r1, #0
 80001ba:	eb0d 0002 	add.w	r0, sp, r2
 80001be:	f001 f815 	bl	80011ec <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001c2:	4b51      	ldr	r3, [pc, #324]	; (8000308 <main+0x160>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001c8:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001ca:	4850      	ldr	r0, [pc, #320]	; (800030c <main+0x164>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001cc:	f042 0210 	orr.w	r2, r2, #16
 80001d0:	619a      	str	r2, [r3, #24]
 80001d2:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001d4:	2500      	movs	r5, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001d6:	f002 0210 	and.w	r2, r2, #16
 80001da:	9202      	str	r2, [sp, #8]
 80001dc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001de:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e0:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001e2:	f042 0204 	orr.w	r2, r2, #4
 80001e6:	619a      	str	r2, [r3, #24]
 80001e8:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001ea:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001ec:	f003 0304 	and.w	r3, r3, #4
 80001f0:	9303      	str	r3, [sp, #12]
 80001f2:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001f4:	f000 fa9c 	bl	8000730 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	210e      	movs	r1, #14
 80001fc:	4844      	ldr	r0, [pc, #272]	; (8000310 <main+0x168>)
 80001fe:	f000 fa97 	bl	8000730 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000202:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000204:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000208:	4840      	ldr	r0, [pc, #256]	; (800030c <main+0x164>)
 800020a:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800020c:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000210:	e9cd 5706 	strd	r5, r7, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000214:	f000 f9b6 	bl	8000584 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000218:	230e      	movs	r3, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800021a:	483d      	ldr	r0, [pc, #244]	; (8000310 <main+0x168>)
 800021c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800021e:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000222:	e9cd 5706 	strd	r5, r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000226:	f000 f9ad 	bl	8000584 <HAL_GPIO_Init>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800022a:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 800022e:	4c39      	ldr	r4, [pc, #228]	; (8000314 <main+0x16c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000230:	4a39      	ldr	r2, [pc, #228]	; (8000318 <main+0x170>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000232:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000236:	e9c4 2300 	strd	r2, r3, [r4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800023a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800023e:	e9c4 3502 	strd	r3, r5, [r4, #8]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000242:	2308      	movs	r3, #8
 8000244:	e9c4 1306 	strd	r1, r3, [r4, #24]
  hspi1.Init.CRCPolynomial = 10;
 8000248:	230a      	movs	r3, #10
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800024a:	4620      	mov	r0, r4
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800024c:	e9c4 5508 	strd	r5, r5, [r4, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000250:	62a5      	str	r5, [r4, #40]	; 0x28
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000252:	e9c4 7604 	strd	r7, r6, [r4, #16]
  hspi1.Init.CRCPolynomial = 10;
 8000256:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000258:	f000 fd46 	bl	8000ce8 <HAL_SPI_Init>
 800025c:	4605      	mov	r5, r0
 800025e:	b108      	cbz	r0, 8000264 <main+0xbc>
 8000260:	b672      	cpsid	i
  while (1)
 8000262:	e7fe      	b.n	8000262 <main+0xba>
  ST7735_TFT_init(&hspi1);
 8000264:	4620      	mov	r0, r4
 8000266:	f000 fedd 	bl	8001024 <ST7735_TFT_init>
  ST7735_TFT_fillScreen(BLUE);
 800026a:	201f      	movs	r0, #31
 800026c:	f000 ff18 	bl	80010a0 <ST7735_TFT_fillScreen>
  char buff[16]={' ','!','"','#','$','%','&','\'','{','}','*','+',',','-','.','/'};
 8000270:	4b2a      	ldr	r3, [pc, #168]	; (800031c <main+0x174>)
 8000272:	ac04      	add	r4, sp, #16
 8000274:	f103 0610 	add.w	r6, r3, #16
 8000278:	4622      	mov	r2, r4
 800027a:	6818      	ldr	r0, [r3, #0]
 800027c:	6859      	ldr	r1, [r3, #4]
 800027e:	3308      	adds	r3, #8
 8000280:	c203      	stmia	r2!, {r0, r1}
 8000282:	42b3      	cmp	r3, r6
 8000284:	4614      	mov	r4, r2
 8000286:	d1f7      	bne.n	8000278 <main+0xd0>
  for(uint8_t i = 0; i < 16; i++){
 8000288:	ac04      	add	r4, sp, #16
  char buff[16]={' ','!','"','#','$','%','&','\'','{','}','*','+',',','-','.','/'};
 800028a:	2600      	movs	r6, #0
 800028c:	4627      	mov	r7, r4
	  ST7735_TFT_writeChar(buff[i], i*8, 0, BLACK, WHITE);
 800028e:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8000292:	2300      	movs	r3, #0
 8000294:	4631      	mov	r1, r6
 8000296:	f8cd 8000 	str.w	r8, [sp]
  for(uint8_t i = 0; i < 16; i++){
 800029a:	3608      	adds	r6, #8
	  ST7735_TFT_writeChar(buff[i], i*8, 0, BLACK, WHITE);
 800029c:	461a      	mov	r2, r3
 800029e:	f817 0b01 	ldrb.w	r0, [r7], #1
  for(uint8_t i = 0; i < 16; i++){
 80002a2:	b2f6      	uxtb	r6, r6
	  ST7735_TFT_writeChar(buff[i], i*8, 0, BLACK, WHITE);
 80002a4:	f000 ff24 	bl	80010f0 <ST7735_TFT_writeChar>
  for(uint8_t i = 0; i < 16; i++){
 80002a8:	2e80      	cmp	r6, #128	; 0x80
 80002aa:	d1f2      	bne.n	8000292 <main+0xea>
  ST7735_TFT_writeChar(buff[i], i*8, 10, YELLOW, BLUE);
 80002ac:	261f      	movs	r6, #31
 80002ae:	4629      	mov	r1, r5
 80002b0:	9600      	str	r6, [sp, #0]
  for(uint8_t i = 0; i < 16; i++){
 80002b2:	3508      	adds	r5, #8
  ST7735_TFT_writeChar(buff[i], i*8, 10, YELLOW, BLUE);
 80002b4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80002b8:	220a      	movs	r2, #10
 80002ba:	f814 0b01 	ldrb.w	r0, [r4], #1
  for(uint8_t i = 0; i < 16; i++){
 80002be:	b2ed      	uxtb	r5, r5
  ST7735_TFT_writeChar(buff[i], i*8, 10, YELLOW, BLUE);
 80002c0:	f000 ff16 	bl	80010f0 <ST7735_TFT_writeChar>
  for(uint8_t i = 0; i < 16; i++){
 80002c4:	2d80      	cmp	r5, #128	; 0x80
 80002c6:	d1f2      	bne.n	80002ae <main+0x106>
  HAL_Delay(1000);
 80002c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002cc:	f000 f8f0 	bl	80004b0 <HAL_Delay>
  ST7735_TFT_writeString("merhaba ben furkan yildiran c", 0, 20, YELLOW, BLUE);
 80002d0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80002d4:	2214      	movs	r2, #20
 80002d6:	2100      	movs	r1, #0
 80002d8:	4811      	ldr	r0, [pc, #68]	; (8000320 <main+0x178>)
 80002da:	9600      	str	r6, [sp, #0]
 80002dc:	f000 ff42 	bl	8001164 <ST7735_TFT_writeString>
  ST7735_TFT_writeString("Bu bir DENEMEDIR", 0, 40, YELLOW, BLUE);
 80002e0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80002e4:	2228      	movs	r2, #40	; 0x28
 80002e6:	2100      	movs	r1, #0
 80002e8:	480e      	ldr	r0, [pc, #56]	; (8000324 <main+0x17c>)
 80002ea:	9600      	str	r6, [sp, #0]
 80002ec:	f000 ff3a 	bl	8001164 <ST7735_TFT_writeString>
  ST7735_TFT_writeString("furkanyldrn0@gmail.com", 0, 50, RED, WHITE);
 80002f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80002f4:	2232      	movs	r2, #50	; 0x32
 80002f6:	9300      	str	r3, [sp, #0]
 80002f8:	2100      	movs	r1, #0
 80002fa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80002fe:	480a      	ldr	r0, [pc, #40]	; (8000328 <main+0x180>)
 8000300:	f000 ff30 	bl	8001164 <ST7735_TFT_writeString>
  while(1);
 8000304:	e7fe      	b.n	8000304 <main+0x15c>
 8000306:	bf00      	nop
 8000308:	40021000 	.word	0x40021000
 800030c:	40011000 	.word	0x40011000
 8000310:	40010800 	.word	0x40010800
 8000314:	20000030 	.word	0x20000030
 8000318:	40013000 	.word	0x40013000
 800031c:	0800125a 	.word	0x0800125a
 8000320:	08001214 	.word	0x08001214
 8000324:	08001232 	.word	0x08001232
 8000328:	08001243 	.word	0x08001243

0800032c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800032c:	4b0a      	ldr	r3, [pc, #40]	; (8000358 <HAL_MspInit+0x2c>)
{
 800032e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000330:	699a      	ldr	r2, [r3, #24]
 8000332:	f042 0201 	orr.w	r2, r2, #1
 8000336:	619a      	str	r2, [r3, #24]
 8000338:	699a      	ldr	r2, [r3, #24]
 800033a:	f002 0201 	and.w	r2, r2, #1
 800033e:	9200      	str	r2, [sp, #0]
 8000340:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000342:	69da      	ldr	r2, [r3, #28]
 8000344:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000348:	61da      	str	r2, [r3, #28]
 800034a:	69db      	ldr	r3, [r3, #28]
 800034c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000354:	b002      	add	sp, #8
 8000356:	4770      	bx	lr
 8000358:	40021000 	.word	0x40021000

0800035c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800035c:	b510      	push	{r4, lr}
 800035e:	4604      	mov	r4, r0
 8000360:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000362:	2210      	movs	r2, #16
 8000364:	2100      	movs	r1, #0
 8000366:	a802      	add	r0, sp, #8
 8000368:	f000 ff40 	bl	80011ec <memset>
  if(hspi->Instance==SPI1)
 800036c:	6822      	ldr	r2, [r4, #0]
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <HAL_SPI_MspInit+0x58>)
 8000370:	429a      	cmp	r2, r3
 8000372:	d11d      	bne.n	80003b0 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000374:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8000378:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037a:	480f      	ldr	r0, [pc, #60]	; (80003b8 <HAL_SPI_MspInit+0x5c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 800037c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000380:	619a      	str	r2, [r3, #24]
 8000382:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000384:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000386:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800038a:	9200      	str	r2, [sp, #0]
 800038c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800038e:	699a      	ldr	r2, [r3, #24]
 8000390:	f042 0204 	orr.w	r2, r2, #4
 8000394:	619a      	str	r2, [r3, #24]
 8000396:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000398:	22a0      	movs	r2, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800039a:	f003 0304 	and.w	r3, r3, #4
 800039e:	9301      	str	r3, [sp, #4]
 80003a0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003a2:	2302      	movs	r3, #2
 80003a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a8:	2303      	movs	r3, #3
 80003aa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ac:	f000 f8ea 	bl	8000584 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80003b0:	b006      	add	sp, #24
 80003b2:	bd10      	pop	{r4, pc}
 80003b4:	40013000 	.word	0x40013000
 80003b8:	40010800 	.word	0x40010800

080003bc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003bc:	e7fe      	b.n	80003bc <NMI_Handler>

080003be <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003be:	e7fe      	b.n	80003be <HardFault_Handler>

080003c0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <MemManage_Handler>

080003c2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003c2:	e7fe      	b.n	80003c2 <BusFault_Handler>

080003c4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003c4:	e7fe      	b.n	80003c4 <UsageFault_Handler>

080003c6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003c6:	4770      	bx	lr

080003c8 <DebugMon_Handler>:
 80003c8:	4770      	bx	lr

080003ca <PendSV_Handler>:
 80003ca:	4770      	bx	lr

080003cc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003cc:	f000 b85e 	b.w	800048c <HAL_IncTick>

080003d0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003d0:	4770      	bx	lr
	...

080003d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d4:	480c      	ldr	r0, [pc, #48]	; (8000408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80003d6:	490d      	ldr	r1, [pc, #52]	; (800040c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80003d8:	4a0d      	ldr	r2, [pc, #52]	; (8000410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80003da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003dc:	e002      	b.n	80003e4 <LoopCopyDataInit>

080003de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003e2:	3304      	adds	r3, #4

080003e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e8:	d3f9      	bcc.n	80003de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ea:	4a0a      	ldr	r2, [pc, #40]	; (8000414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80003ec:	4c0a      	ldr	r4, [pc, #40]	; (8000418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80003ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f0:	e001      	b.n	80003f6 <LoopFillZerobss>

080003f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f4:	3204      	adds	r2, #4

080003f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f8:	d3fb      	bcc.n	80003f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80003fa:	f7ff ffe9 	bl	80003d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003fe:	f000 fed1 	bl	80011a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000402:	f7ff fed1 	bl	80001a8 <main>
  bx lr
 8000406:	4770      	bx	lr
  ldr r0, =_sdata
 8000408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800040c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000410:	08001594 	.word	0x08001594
  ldr r2, =_sbss
 8000414:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000418:	20000090 	.word	0x20000090

0800041c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800041c:	e7fe      	b.n	800041c <ADC1_2_IRQHandler>
	...

08000420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000420:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <HAL_InitTick+0x3c>)
{
 8000424:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000426:	7818      	ldrb	r0, [r3, #0]
 8000428:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800042c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000430:	4a0b      	ldr	r2, [pc, #44]	; (8000460 <HAL_InitTick+0x40>)
 8000432:	6810      	ldr	r0, [r2, #0]
 8000434:	fbb0 f0f3 	udiv	r0, r0, r3
 8000438:	f000 f890 	bl	800055c <HAL_SYSTICK_Config>
 800043c:	4604      	mov	r4, r0
 800043e:	b958      	cbnz	r0, 8000458 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000440:	2d0f      	cmp	r5, #15
 8000442:	d809      	bhi.n	8000458 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000444:	4602      	mov	r2, r0
 8000446:	4629      	mov	r1, r5
 8000448:	f04f 30ff 	mov.w	r0, #4294967295
 800044c:	f000 f854 	bl	80004f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000450:	4620      	mov	r0, r4
 8000452:	4b04      	ldr	r3, [pc, #16]	; (8000464 <HAL_InitTick+0x44>)
 8000454:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000456:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000458:	2001      	movs	r0, #1
 800045a:	e7fc      	b.n	8000456 <HAL_InitTick+0x36>
 800045c:	20000004 	.word	0x20000004
 8000460:	20000000 	.word	0x20000000
 8000464:	20000008 	.word	0x20000008

08000468 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000468:	4a07      	ldr	r2, [pc, #28]	; (8000488 <HAL_Init+0x20>)
{
 800046a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800046c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800046e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000470:	f043 0310 	orr.w	r3, r3, #16
 8000474:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000476:	f000 f82d 	bl	80004d4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800047a:	200f      	movs	r0, #15
 800047c:	f7ff ffd0 	bl	8000420 <HAL_InitTick>
  HAL_MspInit();
 8000480:	f7ff ff54 	bl	800032c <HAL_MspInit>
}
 8000484:	2000      	movs	r0, #0
 8000486:	bd08      	pop	{r3, pc}
 8000488:	40022000 	.word	0x40022000

0800048c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800048c:	4a03      	ldr	r2, [pc, #12]	; (800049c <HAL_IncTick+0x10>)
 800048e:	4b04      	ldr	r3, [pc, #16]	; (80004a0 <HAL_IncTick+0x14>)
 8000490:	6811      	ldr	r1, [r2, #0]
 8000492:	781b      	ldrb	r3, [r3, #0]
 8000494:	440b      	add	r3, r1
 8000496:	6013      	str	r3, [r2, #0]
}
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	20000088 	.word	0x20000088
 80004a0:	20000004 	.word	0x20000004

080004a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004a4:	4b01      	ldr	r3, [pc, #4]	; (80004ac <HAL_GetTick+0x8>)
 80004a6:	6818      	ldr	r0, [r3, #0]
}
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	20000088 	.word	0x20000088

080004b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004b0:	b538      	push	{r3, r4, r5, lr}
 80004b2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004b4:	f7ff fff6 	bl	80004a4 <HAL_GetTick>
 80004b8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004ba:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80004bc:	bf1e      	ittt	ne
 80004be:	4b04      	ldrne	r3, [pc, #16]	; (80004d0 <HAL_Delay+0x20>)
 80004c0:	781b      	ldrbne	r3, [r3, #0]
 80004c2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80004c4:	f7ff ffee 	bl	80004a4 <HAL_GetTick>
 80004c8:	1b43      	subs	r3, r0, r5
 80004ca:	42a3      	cmp	r3, r4
 80004cc:	d3fa      	bcc.n	80004c4 <HAL_Delay+0x14>
  {
  }
}
 80004ce:	bd38      	pop	{r3, r4, r5, pc}
 80004d0:	20000004 	.word	0x20000004

080004d4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004d4:	4907      	ldr	r1, [pc, #28]	; (80004f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004d6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004d8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80004da:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80004e2:	0412      	lsls	r2, r2, #16
 80004e4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80004e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80004e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80004f0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80004f2:	4770      	bx	lr
 80004f4:	e000ed00 	.word	0xe000ed00

080004f8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004f8:	4b16      	ldr	r3, [pc, #88]	; (8000554 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	68dc      	ldr	r4, [r3, #12]
 80004fe:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000502:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000506:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000508:	2b04      	cmp	r3, #4
 800050a:	bf28      	it	cs
 800050c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800050e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000510:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000514:	bf98      	it	ls
 8000516:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000518:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800051c:	bf88      	it	hi
 800051e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000520:	ea21 0303 	bic.w	r3, r1, r3
 8000524:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000526:	fa05 f404 	lsl.w	r4, r5, r4
 800052a:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 800052e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000530:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000534:	bfac      	ite	ge
 8000536:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800053a:	4a07      	ldrlt	r2, [pc, #28]	; (8000558 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800053c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000540:	b2db      	uxtb	r3, r3
 8000542:	bfab      	itete	ge
 8000544:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000548:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000552:	bd30      	pop	{r4, r5, pc}
 8000554:	e000ed00 	.word	0xe000ed00
 8000558:	e000ed14 	.word	0xe000ed14

0800055c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800055c:	3801      	subs	r0, #1
 800055e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000562:	d20b      	bcs.n	800057c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000564:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000568:	21f0      	movs	r1, #240	; 0xf0
 800056a:	4a05      	ldr	r2, [pc, #20]	; (8000580 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800056c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800056e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000572:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000574:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000576:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000578:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800057a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800057c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800057e:	4770      	bx	lr
 8000580:	e000ed00 	.word	0xe000ed00

08000584 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000588:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800058a:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800058c:	4f61      	ldr	r7, [pc, #388]	; (8000714 <HAL_GPIO_Init+0x190>)
 800058e:	4b62      	ldr	r3, [pc, #392]	; (8000718 <HAL_GPIO_Init+0x194>)
      switch (GPIO_Init->Mode)
 8000590:	f8df c188 	ldr.w	ip, [pc, #392]	; 800071c <HAL_GPIO_Init+0x198>
 8000594:	f8df e188 	ldr.w	lr, [pc, #392]	; 8000720 <HAL_GPIO_Init+0x19c>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000598:	680d      	ldr	r5, [r1, #0]
 800059a:	fa35 f406 	lsrs.w	r4, r5, r6
 800059e:	d102      	bne.n	80005a6 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80005a0:	b003      	add	sp, #12
 80005a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80005a6:	f04f 0801 	mov.w	r8, #1
 80005aa:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005ae:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 80005b2:	ea38 0505 	bics.w	r5, r8, r5
 80005b6:	d177      	bne.n	80006a8 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80005b8:	684d      	ldr	r5, [r1, #4]
 80005ba:	2d03      	cmp	r5, #3
 80005bc:	d807      	bhi.n	80005ce <HAL_GPIO_Init+0x4a>
 80005be:	3d01      	subs	r5, #1
 80005c0:	2d02      	cmp	r5, #2
 80005c2:	f200 8082 	bhi.w	80006ca <HAL_GPIO_Init+0x146>
 80005c6:	e8df f005 	tbb	[pc, r5]
 80005ca:	9792      	.short	0x9792
 80005cc:	9d          	.byte	0x9d
 80005cd:	00          	.byte	0x00
 80005ce:	2d12      	cmp	r5, #18
 80005d0:	f000 8095 	beq.w	80006fe <HAL_GPIO_Init+0x17a>
 80005d4:	d86a      	bhi.n	80006ac <HAL_GPIO_Init+0x128>
 80005d6:	2d11      	cmp	r5, #17
 80005d8:	f000 808b 	beq.w	80006f2 <HAL_GPIO_Init+0x16e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005dc:	2cff      	cmp	r4, #255	; 0xff
 80005de:	bf98      	it	ls
 80005e0:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005e2:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80005e6:	bf88      	it	hi
 80005e8:	f100 0a04 	addhi.w	sl, r0, #4
 80005ec:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005f0:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80005f4:	bf88      	it	hi
 80005f6:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80005f8:	fa09 fb05 	lsl.w	fp, r9, r5
 80005fc:	ea28 080b 	bic.w	r8, r8, fp
 8000600:	fa02 f505 	lsl.w	r5, r2, r5
 8000604:	ea48 0505 	orr.w	r5, r8, r5
 8000608:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800060c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000610:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000614:	d048      	beq.n	80006a8 <HAL_GPIO_Init+0x124>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000616:	69bd      	ldr	r5, [r7, #24]
 8000618:	f026 0803 	bic.w	r8, r6, #3
 800061c:	f045 0501 	orr.w	r5, r5, #1
 8000620:	61bd      	str	r5, [r7, #24]
 8000622:	69bd      	ldr	r5, [r7, #24]
 8000624:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000628:	f005 0501 	and.w	r5, r5, #1
 800062c:	9501      	str	r5, [sp, #4]
 800062e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000632:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000636:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000638:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800063c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000640:	fa09 f90b 	lsl.w	r9, r9, fp
 8000644:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000648:	4d36      	ldr	r5, [pc, #216]	; (8000724 <HAL_GPIO_Init+0x1a0>)
 800064a:	42a8      	cmp	r0, r5
 800064c:	d05e      	beq.n	800070c <HAL_GPIO_Init+0x188>
 800064e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000652:	42a8      	cmp	r0, r5
 8000654:	d05c      	beq.n	8000710 <HAL_GPIO_Init+0x18c>
 8000656:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800065a:	42a8      	cmp	r0, r5
 800065c:	bf0c      	ite	eq
 800065e:	2502      	moveq	r5, #2
 8000660:	2503      	movne	r5, #3
 8000662:	fa05 f50b 	lsl.w	r5, r5, fp
 8000666:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800066a:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 800066e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000670:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000674:	bf14      	ite	ne
 8000676:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000678:	43a5      	biceq	r5, r4
 800067a:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 800067c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800067e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000682:	bf14      	ite	ne
 8000684:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000686:	43a5      	biceq	r5, r4
 8000688:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800068a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800068c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000690:	bf14      	ite	ne
 8000692:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000694:	43a5      	biceq	r5, r4
 8000696:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000698:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800069a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800069e:	bf14      	ite	ne
 80006a0:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006a2:	ea25 0404 	biceq.w	r4, r5, r4
 80006a6:	60dc      	str	r4, [r3, #12]
	position++;
 80006a8:	3601      	adds	r6, #1
 80006aa:	e775      	b.n	8000598 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80006ac:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000728 <HAL_GPIO_Init+0x1a4>
 80006b0:	454d      	cmp	r5, r9
 80006b2:	d00a      	beq.n	80006ca <HAL_GPIO_Init+0x146>
 80006b4:	d815      	bhi.n	80006e2 <HAL_GPIO_Init+0x15e>
 80006b6:	4575      	cmp	r5, lr
 80006b8:	d007      	beq.n	80006ca <HAL_GPIO_Init+0x146>
 80006ba:	f5a9 3980 	sub.w	r9, r9, #65536	; 0x10000
 80006be:	454d      	cmp	r5, r9
 80006c0:	d003      	beq.n	80006ca <HAL_GPIO_Init+0x146>
 80006c2:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80006c6:	454d      	cmp	r5, r9
 80006c8:	d188      	bne.n	80005dc <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80006ca:	688a      	ldr	r2, [r1, #8]
 80006cc:	b1e2      	cbz	r2, 8000708 <HAL_GPIO_Init+0x184>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80006ce:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80006d0:	bf08      	it	eq
 80006d2:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80006d6:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 80006da:	bf18      	it	ne
 80006dc:	f8c0 8014 	strne.w	r8, [r0, #20]
 80006e0:	e77c      	b.n	80005dc <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 80006e2:	f8df 9048 	ldr.w	r9, [pc, #72]	; 800072c <HAL_GPIO_Init+0x1a8>
 80006e6:	454d      	cmp	r5, r9
 80006e8:	d0ef      	beq.n	80006ca <HAL_GPIO_Init+0x146>
 80006ea:	4565      	cmp	r5, ip
 80006ec:	e7ec      	b.n	80006c8 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80006ee:	68ca      	ldr	r2, [r1, #12]
          break;
 80006f0:	e774      	b.n	80005dc <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80006f2:	68ca      	ldr	r2, [r1, #12]
 80006f4:	3204      	adds	r2, #4
          break;
 80006f6:	e771      	b.n	80005dc <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80006f8:	68ca      	ldr	r2, [r1, #12]
 80006fa:	3208      	adds	r2, #8
          break;
 80006fc:	e76e      	b.n	80005dc <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80006fe:	68ca      	ldr	r2, [r1, #12]
 8000700:	320c      	adds	r2, #12
          break;
 8000702:	e76b      	b.n	80005dc <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8000704:	2200      	movs	r2, #0
 8000706:	e769      	b.n	80005dc <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000708:	2204      	movs	r2, #4
 800070a:	e767      	b.n	80005dc <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800070c:	2500      	movs	r5, #0
 800070e:	e7a8      	b.n	8000662 <HAL_GPIO_Init+0xde>
 8000710:	2501      	movs	r5, #1
 8000712:	e7a6      	b.n	8000662 <HAL_GPIO_Init+0xde>
 8000714:	40021000 	.word	0x40021000
 8000718:	40010400 	.word	0x40010400
 800071c:	10320000 	.word	0x10320000
 8000720:	10120000 	.word	0x10120000
 8000724:	40010800 	.word	0x40010800
 8000728:	10220000 	.word	0x10220000
 800072c:	10310000 	.word	0x10310000

08000730 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000730:	b10a      	cbz	r2, 8000736 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000732:	6101      	str	r1, [r0, #16]
  }
}
 8000734:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000736:	0409      	lsls	r1, r1, #16
 8000738:	e7fb      	b.n	8000732 <HAL_GPIO_WritePin+0x2>
	...

0800073c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800073c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000740:	4605      	mov	r5, r0
 8000742:	b338      	cbz	r0, 8000794 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000744:	6803      	ldr	r3, [r0, #0]
 8000746:	07db      	lsls	r3, r3, #31
 8000748:	d410      	bmi.n	800076c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800074a:	682b      	ldr	r3, [r5, #0]
 800074c:	079f      	lsls	r7, r3, #30
 800074e:	d45e      	bmi.n	800080e <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000750:	682b      	ldr	r3, [r5, #0]
 8000752:	0719      	lsls	r1, r3, #28
 8000754:	f100 8095 	bmi.w	8000882 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000758:	682b      	ldr	r3, [r5, #0]
 800075a:	075a      	lsls	r2, r3, #29
 800075c:	f100 80c1 	bmi.w	80008e2 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000760:	69e8      	ldr	r0, [r5, #28]
 8000762:	2800      	cmp	r0, #0
 8000764:	f040 812c 	bne.w	80009c0 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8000768:	2000      	movs	r0, #0
 800076a:	e029      	b.n	80007c0 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800076c:	4c90      	ldr	r4, [pc, #576]	; (80009b0 <HAL_RCC_OscConfig+0x274>)
 800076e:	6863      	ldr	r3, [r4, #4]
 8000770:	f003 030c 	and.w	r3, r3, #12
 8000774:	2b04      	cmp	r3, #4
 8000776:	d007      	beq.n	8000788 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000778:	6863      	ldr	r3, [r4, #4]
 800077a:	f003 030c 	and.w	r3, r3, #12
 800077e:	2b08      	cmp	r3, #8
 8000780:	d10a      	bne.n	8000798 <HAL_RCC_OscConfig+0x5c>
 8000782:	6863      	ldr	r3, [r4, #4]
 8000784:	03de      	lsls	r6, r3, #15
 8000786:	d507      	bpl.n	8000798 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000788:	6823      	ldr	r3, [r4, #0]
 800078a:	039c      	lsls	r4, r3, #14
 800078c:	d5dd      	bpl.n	800074a <HAL_RCC_OscConfig+0xe>
 800078e:	686b      	ldr	r3, [r5, #4]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d1da      	bne.n	800074a <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8000794:	2001      	movs	r0, #1
 8000796:	e013      	b.n	80007c0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000798:	686b      	ldr	r3, [r5, #4]
 800079a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800079e:	d112      	bne.n	80007c6 <HAL_RCC_OscConfig+0x8a>
 80007a0:	6823      	ldr	r3, [r4, #0]
 80007a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007a6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007a8:	f7ff fe7c 	bl	80004a4 <HAL_GetTick>
 80007ac:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007ae:	6823      	ldr	r3, [r4, #0]
 80007b0:	0398      	lsls	r0, r3, #14
 80007b2:	d4ca      	bmi.n	800074a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007b4:	f7ff fe76 	bl	80004a4 <HAL_GetTick>
 80007b8:	1b80      	subs	r0, r0, r6
 80007ba:	2864      	cmp	r0, #100	; 0x64
 80007bc:	d9f7      	bls.n	80007ae <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 80007be:	2003      	movs	r0, #3
}
 80007c0:	b002      	add	sp, #8
 80007c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007c6:	b99b      	cbnz	r3, 80007f0 <HAL_RCC_OscConfig+0xb4>
 80007c8:	6823      	ldr	r3, [r4, #0]
 80007ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007ce:	6023      	str	r3, [r4, #0]
 80007d0:	6823      	ldr	r3, [r4, #0]
 80007d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007d6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007d8:	f7ff fe64 	bl	80004a4 <HAL_GetTick>
 80007dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007de:	6823      	ldr	r3, [r4, #0]
 80007e0:	0399      	lsls	r1, r3, #14
 80007e2:	d5b2      	bpl.n	800074a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007e4:	f7ff fe5e 	bl	80004a4 <HAL_GetTick>
 80007e8:	1b80      	subs	r0, r0, r6
 80007ea:	2864      	cmp	r0, #100	; 0x64
 80007ec:	d9f7      	bls.n	80007de <HAL_RCC_OscConfig+0xa2>
 80007ee:	e7e6      	b.n	80007be <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007f4:	6823      	ldr	r3, [r4, #0]
 80007f6:	d103      	bne.n	8000800 <HAL_RCC_OscConfig+0xc4>
 80007f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007fc:	6023      	str	r3, [r4, #0]
 80007fe:	e7cf      	b.n	80007a0 <HAL_RCC_OscConfig+0x64>
 8000800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000804:	6023      	str	r3, [r4, #0]
 8000806:	6823      	ldr	r3, [r4, #0]
 8000808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800080c:	e7cb      	b.n	80007a6 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800080e:	4c68      	ldr	r4, [pc, #416]	; (80009b0 <HAL_RCC_OscConfig+0x274>)
 8000810:	6863      	ldr	r3, [r4, #4]
 8000812:	f013 0f0c 	tst.w	r3, #12
 8000816:	d007      	beq.n	8000828 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000818:	6863      	ldr	r3, [r4, #4]
 800081a:	f003 030c 	and.w	r3, r3, #12
 800081e:	2b08      	cmp	r3, #8
 8000820:	d110      	bne.n	8000844 <HAL_RCC_OscConfig+0x108>
 8000822:	6863      	ldr	r3, [r4, #4]
 8000824:	03da      	lsls	r2, r3, #15
 8000826:	d40d      	bmi.n	8000844 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000828:	6823      	ldr	r3, [r4, #0]
 800082a:	079b      	lsls	r3, r3, #30
 800082c:	d502      	bpl.n	8000834 <HAL_RCC_OscConfig+0xf8>
 800082e:	692b      	ldr	r3, [r5, #16]
 8000830:	2b01      	cmp	r3, #1
 8000832:	d1af      	bne.n	8000794 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000834:	6823      	ldr	r3, [r4, #0]
 8000836:	696a      	ldr	r2, [r5, #20]
 8000838:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800083c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000840:	6023      	str	r3, [r4, #0]
 8000842:	e785      	b.n	8000750 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000844:	692a      	ldr	r2, [r5, #16]
 8000846:	4b5b      	ldr	r3, [pc, #364]	; (80009b4 <HAL_RCC_OscConfig+0x278>)
 8000848:	b16a      	cbz	r2, 8000866 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800084a:	2201      	movs	r2, #1
 800084c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800084e:	f7ff fe29 	bl	80004a4 <HAL_GetTick>
 8000852:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000854:	6823      	ldr	r3, [r4, #0]
 8000856:	079f      	lsls	r7, r3, #30
 8000858:	d4ec      	bmi.n	8000834 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800085a:	f7ff fe23 	bl	80004a4 <HAL_GetTick>
 800085e:	1b80      	subs	r0, r0, r6
 8000860:	2802      	cmp	r0, #2
 8000862:	d9f7      	bls.n	8000854 <HAL_RCC_OscConfig+0x118>
 8000864:	e7ab      	b.n	80007be <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8000866:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000868:	f7ff fe1c 	bl	80004a4 <HAL_GetTick>
 800086c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	0798      	lsls	r0, r3, #30
 8000872:	f57f af6d 	bpl.w	8000750 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000876:	f7ff fe15 	bl	80004a4 <HAL_GetTick>
 800087a:	1b80      	subs	r0, r0, r6
 800087c:	2802      	cmp	r0, #2
 800087e:	d9f6      	bls.n	800086e <HAL_RCC_OscConfig+0x132>
 8000880:	e79d      	b.n	80007be <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000882:	69aa      	ldr	r2, [r5, #24]
 8000884:	4e4a      	ldr	r6, [pc, #296]	; (80009b0 <HAL_RCC_OscConfig+0x274>)
 8000886:	4b4b      	ldr	r3, [pc, #300]	; (80009b4 <HAL_RCC_OscConfig+0x278>)
 8000888:	b1e2      	cbz	r2, 80008c4 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800088a:	2201      	movs	r2, #1
 800088c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8000890:	f7ff fe08 	bl	80004a4 <HAL_GetTick>
 8000894:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000896:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000898:	079b      	lsls	r3, r3, #30
 800089a:	d50d      	bpl.n	80008b8 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800089c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80008a0:	4b45      	ldr	r3, [pc, #276]	; (80009b8 <HAL_RCC_OscConfig+0x27c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80008a8:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80008aa:	bf00      	nop
  }
  while (Delay --);
 80008ac:	9b01      	ldr	r3, [sp, #4]
 80008ae:	1e5a      	subs	r2, r3, #1
 80008b0:	9201      	str	r2, [sp, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d1f9      	bne.n	80008aa <HAL_RCC_OscConfig+0x16e>
 80008b6:	e74f      	b.n	8000758 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008b8:	f7ff fdf4 	bl	80004a4 <HAL_GetTick>
 80008bc:	1b00      	subs	r0, r0, r4
 80008be:	2802      	cmp	r0, #2
 80008c0:	d9e9      	bls.n	8000896 <HAL_RCC_OscConfig+0x15a>
 80008c2:	e77c      	b.n	80007be <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80008c4:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80008c8:	f7ff fdec 	bl	80004a4 <HAL_GetTick>
 80008cc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008ce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80008d0:	079f      	lsls	r7, r3, #30
 80008d2:	f57f af41 	bpl.w	8000758 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008d6:	f7ff fde5 	bl	80004a4 <HAL_GetTick>
 80008da:	1b00      	subs	r0, r0, r4
 80008dc:	2802      	cmp	r0, #2
 80008de:	d9f6      	bls.n	80008ce <HAL_RCC_OscConfig+0x192>
 80008e0:	e76d      	b.n	80007be <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008e2:	4c33      	ldr	r4, [pc, #204]	; (80009b0 <HAL_RCC_OscConfig+0x274>)
 80008e4:	69e3      	ldr	r3, [r4, #28]
 80008e6:	00d8      	lsls	r0, r3, #3
 80008e8:	d424      	bmi.n	8000934 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80008ea:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	69e3      	ldr	r3, [r4, #28]
 80008ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f2:	61e3      	str	r3, [r4, #28]
 80008f4:	69e3      	ldr	r3, [r4, #28]
 80008f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008fe:	4e2f      	ldr	r6, [pc, #188]	; (80009bc <HAL_RCC_OscConfig+0x280>)
 8000900:	6833      	ldr	r3, [r6, #0]
 8000902:	05d9      	lsls	r1, r3, #23
 8000904:	d518      	bpl.n	8000938 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000906:	68eb      	ldr	r3, [r5, #12]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d126      	bne.n	800095a <HAL_RCC_OscConfig+0x21e>
 800090c:	6a23      	ldr	r3, [r4, #32]
 800090e:	f043 0301 	orr.w	r3, r3, #1
 8000912:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000914:	f7ff fdc6 	bl	80004a4 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000918:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800091c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800091e:	6a23      	ldr	r3, [r4, #32]
 8000920:	079b      	lsls	r3, r3, #30
 8000922:	d53f      	bpl.n	80009a4 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8000924:	2f00      	cmp	r7, #0
 8000926:	f43f af1b 	beq.w	8000760 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800092a:	69e3      	ldr	r3, [r4, #28]
 800092c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000930:	61e3      	str	r3, [r4, #28]
 8000932:	e715      	b.n	8000760 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8000934:	2700      	movs	r7, #0
 8000936:	e7e2      	b.n	80008fe <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000938:	6833      	ldr	r3, [r6, #0]
 800093a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800093e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000940:	f7ff fdb0 	bl	80004a4 <HAL_GetTick>
 8000944:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000946:	6833      	ldr	r3, [r6, #0]
 8000948:	05da      	lsls	r2, r3, #23
 800094a:	d4dc      	bmi.n	8000906 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800094c:	f7ff fdaa 	bl	80004a4 <HAL_GetTick>
 8000950:	eba0 0008 	sub.w	r0, r0, r8
 8000954:	2864      	cmp	r0, #100	; 0x64
 8000956:	d9f6      	bls.n	8000946 <HAL_RCC_OscConfig+0x20a>
 8000958:	e731      	b.n	80007be <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800095a:	b9ab      	cbnz	r3, 8000988 <HAL_RCC_OscConfig+0x24c>
 800095c:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800095e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000962:	f023 0301 	bic.w	r3, r3, #1
 8000966:	6223      	str	r3, [r4, #32]
 8000968:	6a23      	ldr	r3, [r4, #32]
 800096a:	f023 0304 	bic.w	r3, r3, #4
 800096e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000970:	f7ff fd98 	bl	80004a4 <HAL_GetTick>
 8000974:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000976:	6a23      	ldr	r3, [r4, #32]
 8000978:	0798      	lsls	r0, r3, #30
 800097a:	d5d3      	bpl.n	8000924 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800097c:	f7ff fd92 	bl	80004a4 <HAL_GetTick>
 8000980:	1b80      	subs	r0, r0, r6
 8000982:	4540      	cmp	r0, r8
 8000984:	d9f7      	bls.n	8000976 <HAL_RCC_OscConfig+0x23a>
 8000986:	e71a      	b.n	80007be <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000988:	2b05      	cmp	r3, #5
 800098a:	6a23      	ldr	r3, [r4, #32]
 800098c:	d103      	bne.n	8000996 <HAL_RCC_OscConfig+0x25a>
 800098e:	f043 0304 	orr.w	r3, r3, #4
 8000992:	6223      	str	r3, [r4, #32]
 8000994:	e7ba      	b.n	800090c <HAL_RCC_OscConfig+0x1d0>
 8000996:	f023 0301 	bic.w	r3, r3, #1
 800099a:	6223      	str	r3, [r4, #32]
 800099c:	6a23      	ldr	r3, [r4, #32]
 800099e:	f023 0304 	bic.w	r3, r3, #4
 80009a2:	e7b6      	b.n	8000912 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80009a4:	f7ff fd7e 	bl	80004a4 <HAL_GetTick>
 80009a8:	1b80      	subs	r0, r0, r6
 80009aa:	4540      	cmp	r0, r8
 80009ac:	d9b7      	bls.n	800091e <HAL_RCC_OscConfig+0x1e2>
 80009ae:	e706      	b.n	80007be <HAL_RCC_OscConfig+0x82>
 80009b0:	40021000 	.word	0x40021000
 80009b4:	42420000 	.word	0x42420000
 80009b8:	20000000 	.word	0x20000000
 80009bc:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009c0:	4c2a      	ldr	r4, [pc, #168]	; (8000a6c <HAL_RCC_OscConfig+0x330>)
 80009c2:	6863      	ldr	r3, [r4, #4]
 80009c4:	f003 030c 	and.w	r3, r3, #12
 80009c8:	2b08      	cmp	r3, #8
 80009ca:	d03e      	beq.n	8000a4a <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009cc:	2200      	movs	r2, #0
 80009ce:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <HAL_RCC_OscConfig+0x334>)
 80009d0:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80009d2:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009d4:	d12c      	bne.n	8000a30 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80009d6:	f7ff fd65 	bl	80004a4 <HAL_GetTick>
 80009da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009dc:	6823      	ldr	r3, [r4, #0]
 80009de:	0199      	lsls	r1, r3, #6
 80009e0:	d420      	bmi.n	8000a24 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80009e2:	6a2b      	ldr	r3, [r5, #32]
 80009e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80009e8:	d105      	bne.n	80009f6 <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80009ea:	6862      	ldr	r2, [r4, #4]
 80009ec:	68a9      	ldr	r1, [r5, #8]
 80009ee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80009f2:	430a      	orrs	r2, r1
 80009f4:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009f6:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009f8:	6862      	ldr	r2, [r4, #4]
 80009fa:	430b      	orrs	r3, r1
 80009fc:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000a00:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8000a02:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a04:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a06:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <HAL_RCC_OscConfig+0x334>)
 8000a08:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8000a0a:	f7ff fd4b 	bl	80004a4 <HAL_GetTick>
 8000a0e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a10:	6823      	ldr	r3, [r4, #0]
 8000a12:	019a      	lsls	r2, r3, #6
 8000a14:	f53f aea8 	bmi.w	8000768 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a18:	f7ff fd44 	bl	80004a4 <HAL_GetTick>
 8000a1c:	1b40      	subs	r0, r0, r5
 8000a1e:	2802      	cmp	r0, #2
 8000a20:	d9f6      	bls.n	8000a10 <HAL_RCC_OscConfig+0x2d4>
 8000a22:	e6cc      	b.n	80007be <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a24:	f7ff fd3e 	bl	80004a4 <HAL_GetTick>
 8000a28:	1b80      	subs	r0, r0, r6
 8000a2a:	2802      	cmp	r0, #2
 8000a2c:	d9d6      	bls.n	80009dc <HAL_RCC_OscConfig+0x2a0>
 8000a2e:	e6c6      	b.n	80007be <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8000a30:	f7ff fd38 	bl	80004a4 <HAL_GetTick>
 8000a34:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a36:	6823      	ldr	r3, [r4, #0]
 8000a38:	019b      	lsls	r3, r3, #6
 8000a3a:	f57f ae95 	bpl.w	8000768 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000a3e:	f7ff fd31 	bl	80004a4 <HAL_GetTick>
 8000a42:	1b40      	subs	r0, r0, r5
 8000a44:	2802      	cmp	r0, #2
 8000a46:	d9f6      	bls.n	8000a36 <HAL_RCC_OscConfig+0x2fa>
 8000a48:	e6b9      	b.n	80007be <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a4a:	2801      	cmp	r0, #1
 8000a4c:	f43f aeb8 	beq.w	80007c0 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8000a50:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a52:	6a2a      	ldr	r2, [r5, #32]
 8000a54:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8000a58:	4291      	cmp	r1, r2
 8000a5a:	f47f ae9b 	bne.w	8000794 <HAL_RCC_OscConfig+0x58>
 8000a5e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000a60:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a64:	4293      	cmp	r3, r2
 8000a66:	f43f ae7f 	beq.w	8000768 <HAL_RCC_OscConfig+0x2c>
 8000a6a:	e693      	b.n	8000794 <HAL_RCC_OscConfig+0x58>
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	42420000 	.word	0x42420000

08000a74 <HAL_RCC_GetSysClockFreq>:
{
 8000a74:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a76:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8000a78:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000a7a:	ac02      	add	r4, sp, #8
 8000a7c:	f103 0510 	add.w	r5, r3, #16
 8000a80:	4622      	mov	r2, r4
 8000a82:	6818      	ldr	r0, [r3, #0]
 8000a84:	6859      	ldr	r1, [r3, #4]
 8000a86:	3308      	adds	r3, #8
 8000a88:	c203      	stmia	r2!, {r0, r1}
 8000a8a:	42ab      	cmp	r3, r5
 8000a8c:	4614      	mov	r4, r2
 8000a8e:	d1f7      	bne.n	8000a80 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a90:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 8000a94:	4911      	ldr	r1, [pc, #68]	; (8000adc <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000a96:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000a9a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a9c:	f003 020c 	and.w	r2, r3, #12
 8000aa0:	2a08      	cmp	r2, #8
 8000aa2:	d117      	bne.n	8000ad4 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000aa4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000aa8:	3218      	adds	r2, #24
 8000aaa:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000aac:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000aae:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ab2:	d50c      	bpl.n	8000ace <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ab4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ab6:	4a0a      	ldr	r2, [pc, #40]	; (8000ae0 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ab8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000abc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000abe:	3318      	adds	r3, #24
 8000ac0:	446b      	add	r3, sp
 8000ac2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ac6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000aca:	b007      	add	sp, #28
 8000acc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ace:	4b05      	ldr	r3, [pc, #20]	; (8000ae4 <HAL_RCC_GetSysClockFreq+0x70>)
 8000ad0:	4358      	muls	r0, r3
 8000ad2:	e7fa      	b.n	8000aca <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8000ad4:	4802      	ldr	r0, [pc, #8]	; (8000ae0 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 8000ad6:	e7f8      	b.n	8000aca <HAL_RCC_GetSysClockFreq+0x56>
 8000ad8:	0800127b 	.word	0x0800127b
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	007a1200 	.word	0x007a1200
 8000ae4:	003d0900 	.word	0x003d0900

08000ae8 <HAL_RCC_ClockConfig>:
{
 8000ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000aec:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8000aee:	4604      	mov	r4, r0
 8000af0:	b910      	cbnz	r0, 8000af8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000af2:	2001      	movs	r0, #1
}
 8000af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000af8:	4a44      	ldr	r2, [pc, #272]	; (8000c0c <HAL_RCC_ClockConfig+0x124>)
 8000afa:	6813      	ldr	r3, [r2, #0]
 8000afc:	f003 0307 	and.w	r3, r3, #7
 8000b00:	428b      	cmp	r3, r1
 8000b02:	d328      	bcc.n	8000b56 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b04:	6821      	ldr	r1, [r4, #0]
 8000b06:	078e      	lsls	r6, r1, #30
 8000b08:	d430      	bmi.n	8000b6c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b0a:	07ca      	lsls	r2, r1, #31
 8000b0c:	d443      	bmi.n	8000b96 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000b0e:	4a3f      	ldr	r2, [pc, #252]	; (8000c0c <HAL_RCC_ClockConfig+0x124>)
 8000b10:	6813      	ldr	r3, [r2, #0]
 8000b12:	f003 0307 	and.w	r3, r3, #7
 8000b16:	42ab      	cmp	r3, r5
 8000b18:	d865      	bhi.n	8000be6 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b1a:	6822      	ldr	r2, [r4, #0]
 8000b1c:	4d3c      	ldr	r5, [pc, #240]	; (8000c10 <HAL_RCC_ClockConfig+0x128>)
 8000b1e:	f012 0f04 	tst.w	r2, #4
 8000b22:	d16c      	bne.n	8000bfe <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b24:	0713      	lsls	r3, r2, #28
 8000b26:	d506      	bpl.n	8000b36 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000b28:	686b      	ldr	r3, [r5, #4]
 8000b2a:	6922      	ldr	r2, [r4, #16]
 8000b2c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b30:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b34:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000b36:	f7ff ff9d 	bl	8000a74 <HAL_RCC_GetSysClockFreq>
 8000b3a:	686b      	ldr	r3, [r5, #4]
 8000b3c:	4a35      	ldr	r2, [pc, #212]	; (8000c14 <HAL_RCC_ClockConfig+0x12c>)
 8000b3e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b42:	5cd3      	ldrb	r3, [r2, r3]
 8000b44:	40d8      	lsrs	r0, r3
 8000b46:	4b34      	ldr	r3, [pc, #208]	; (8000c18 <HAL_RCC_ClockConfig+0x130>)
 8000b48:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8000b4a:	4b34      	ldr	r3, [pc, #208]	; (8000c1c <HAL_RCC_ClockConfig+0x134>)
 8000b4c:	6818      	ldr	r0, [r3, #0]
 8000b4e:	f7ff fc67 	bl	8000420 <HAL_InitTick>
  return HAL_OK;
 8000b52:	2000      	movs	r0, #0
 8000b54:	e7ce      	b.n	8000af4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b56:	6813      	ldr	r3, [r2, #0]
 8000b58:	f023 0307 	bic.w	r3, r3, #7
 8000b5c:	430b      	orrs	r3, r1
 8000b5e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b60:	6813      	ldr	r3, [r2, #0]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d1c3      	bne.n	8000af2 <HAL_RCC_ClockConfig+0xa>
 8000b6a:	e7cb      	b.n	8000b04 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b6c:	4b28      	ldr	r3, [pc, #160]	; (8000c10 <HAL_RCC_ClockConfig+0x128>)
 8000b6e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b72:	bf1e      	ittt	ne
 8000b74:	685a      	ldrne	r2, [r3, #4]
 8000b76:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000b7a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b7c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b7e:	bf42      	ittt	mi
 8000b80:	685a      	ldrmi	r2, [r3, #4]
 8000b82:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000b86:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b88:	685a      	ldr	r2, [r3, #4]
 8000b8a:	68a0      	ldr	r0, [r4, #8]
 8000b8c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000b90:	4302      	orrs	r2, r0
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	e7b9      	b.n	8000b0a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b96:	6862      	ldr	r2, [r4, #4]
 8000b98:	4e1d      	ldr	r6, [pc, #116]	; (8000c10 <HAL_RCC_ClockConfig+0x128>)
 8000b9a:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b9c:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b9e:	d11a      	bne.n	8000bd6 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ba0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ba4:	d0a5      	beq.n	8000af2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ba6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ba8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bac:	f023 0303 	bic.w	r3, r3, #3
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000bb4:	f7ff fc76 	bl	80004a4 <HAL_GetTick>
 8000bb8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000bba:	6873      	ldr	r3, [r6, #4]
 8000bbc:	6862      	ldr	r2, [r4, #4]
 8000bbe:	f003 030c 	and.w	r3, r3, #12
 8000bc2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bc6:	d0a2      	beq.n	8000b0e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bc8:	f7ff fc6c 	bl	80004a4 <HAL_GetTick>
 8000bcc:	1bc0      	subs	r0, r0, r7
 8000bce:	4540      	cmp	r0, r8
 8000bd0:	d9f3      	bls.n	8000bba <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8000bd2:	2003      	movs	r0, #3
 8000bd4:	e78e      	b.n	8000af4 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bd6:	2a02      	cmp	r2, #2
 8000bd8:	d102      	bne.n	8000be0 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bde:	e7e1      	b.n	8000ba4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be0:	f013 0f02 	tst.w	r3, #2
 8000be4:	e7de      	b.n	8000ba4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000be6:	6813      	ldr	r3, [r2, #0]
 8000be8:	f023 0307 	bic.w	r3, r3, #7
 8000bec:	432b      	orrs	r3, r5
 8000bee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bf0:	6813      	ldr	r3, [r2, #0]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	42ab      	cmp	r3, r5
 8000bf8:	f47f af7b 	bne.w	8000af2 <HAL_RCC_ClockConfig+0xa>
 8000bfc:	e78d      	b.n	8000b1a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bfe:	686b      	ldr	r3, [r5, #4]
 8000c00:	68e1      	ldr	r1, [r4, #12]
 8000c02:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c06:	430b      	orrs	r3, r1
 8000c08:	606b      	str	r3, [r5, #4]
 8000c0a:	e78b      	b.n	8000b24 <HAL_RCC_ClockConfig+0x3c>
 8000c0c:	40022000 	.word	0x40022000
 8000c10:	40021000 	.word	0x40021000
 8000c14:	0800126b 	.word	0x0800126b
 8000c18:	20000000 	.word	0x20000000
 8000c1c:	20000008 	.word	0x20000008

08000c20 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000c20:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000c24:	461c      	mov	r4, r3
 8000c26:	4616      	mov	r6, r2
 8000c28:	460f      	mov	r7, r1
 8000c2a:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8000c2c:	f7ff fc3a 	bl	80004a4 <HAL_GetTick>
 8000c30:	4434      	add	r4, r6
 8000c32:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8000c34:	f7ff fc36 	bl	80004a4 <HAL_GetTick>
 8000c38:	4680      	mov	r8, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8000c3a:	4b23      	ldr	r3, [pc, #140]	; (8000cc8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8000c42:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000c44:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8000c46:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000c48:	6893      	ldr	r3, [r2, #8]
 8000c4a:	ea37 0303 	bics.w	r3, r7, r3
 8000c4e:	d001      	beq.n	8000c54 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 8000c50:	2000      	movs	r0, #0
 8000c52:	e02e      	b.n	8000cb2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 8000c54:	1c73      	adds	r3, r6, #1
 8000c56:	d0f7      	beq.n	8000c48 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8000c58:	f7ff fc24 	bl	80004a4 <HAL_GetTick>
 8000c5c:	eba0 0008 	sub.w	r0, r0, r8
 8000c60:	42a0      	cmp	r0, r4
 8000c62:	d329      	bcc.n	8000cb8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000c64:	682b      	ldr	r3, [r5, #0]
 8000c66:	685a      	ldr	r2, [r3, #4]
 8000c68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000c6c:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000c6e:	686a      	ldr	r2, [r5, #4]
 8000c70:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000c74:	d10a      	bne.n	8000c8c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 8000c76:	68aa      	ldr	r2, [r5, #8]
 8000c78:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000c7c:	d002      	beq.n	8000c84 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000c7e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000c82:	d103      	bne.n	8000c8c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000c8a:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000c8c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000c8e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000c92:	d107      	bne.n	8000ca4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ca2:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000caa:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8000cac:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8000cae:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 8000cb2:	b002      	add	sp, #8
 8000cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(count == 0U)
 8000cb8:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8000cba:	2b00      	cmp	r3, #0
      count--;
 8000cbc:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8000cbe:	bf08      	it	eq
 8000cc0:	2400      	moveq	r4, #0
      count--;
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	e7be      	b.n	8000c44 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 8000cc6:	bf00      	nop
 8000cc8:	20000000 	.word	0x20000000

08000ccc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000ccc:	b510      	push	{r4, lr}
 8000cce:	4613      	mov	r3, r2
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000cd0:	460a      	mov	r2, r1
 8000cd2:	2180      	movs	r1, #128	; 0x80
{
 8000cd4:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000cd6:	f7ff ffa3 	bl	8000c20 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8000cda:	b120      	cbz	r0, 8000ce6 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000cdc:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000cde:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000ce0:	f043 0320 	orr.w	r3, r3, #32
 8000ce4:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000ce6:	bd10      	pop	{r4, pc}

08000ce8 <HAL_SPI_Init>:
{
 8000ce8:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000cea:	4604      	mov	r4, r0
 8000cec:	2800      	cmp	r0, #0
 8000cee:	d051      	beq.n	8000d94 <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8000cf0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14a      	bne.n	8000d8c <HAL_SPI_Init+0xa4>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8000cf6:	6842      	ldr	r2, [r0, #4]
 8000cf8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000cfc:	d000      	beq.n	8000d00 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cfe:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000d04:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8000d08:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d0c:	b923      	cbnz	r3, 8000d18 <HAL_SPI_Init+0x30>
    HAL_SPI_MspInit(hspi);
 8000d0e:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8000d10:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000d14:	f7ff fb22 	bl	800035c <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8000d18:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8000d1a:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000d1c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000d20:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000d22:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d28:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000d2a:	6863      	ldr	r3, [r4, #4]
 8000d2c:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 8000d30:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8000d34:	4303      	orrs	r3, r0
 8000d36:	68e0      	ldr	r0, [r4, #12]
 8000d38:	69a1      	ldr	r1, [r4, #24]
 8000d3a:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 8000d3e:	4303      	orrs	r3, r0
 8000d40:	6920      	ldr	r0, [r4, #16]
 8000d42:	f000 0002 	and.w	r0, r0, #2
 8000d46:	4303      	orrs	r3, r0
 8000d48:	6960      	ldr	r0, [r4, #20]
 8000d4a:	f000 0001 	and.w	r0, r0, #1
 8000d4e:	4303      	orrs	r3, r0
 8000d50:	f401 7000 	and.w	r0, r1, #512	; 0x200
 8000d54:	4303      	orrs	r3, r0
 8000d56:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000d58:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000d5a:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8000d5e:	4303      	orrs	r3, r0
 8000d60:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000d62:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8000d66:	f000 0080 	and.w	r0, r0, #128	; 0x80
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000d6e:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 8000d72:	4303      	orrs	r3, r0
 8000d74:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8000d76:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000d78:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000d7a:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000d7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d80:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8000d82:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000d84:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000d86:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8000d8a:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d8c:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8000d8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000d92:	e7b5      	b.n	8000d00 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8000d94:	2001      	movs	r0, #1
 8000d96:	e7f8      	b.n	8000d8a <HAL_SPI_Init+0xa2>

08000d98 <HAL_SPI_Transmit>:
{
 8000d98:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000d9c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000d9e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000da2:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000da4:	2b01      	cmp	r3, #1
{
 8000da6:	460d      	mov	r5, r1
 8000da8:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 8000daa:	f000 80a0 	beq.w	8000eee <HAL_SPI_Transmit+0x156>
 8000dae:	2301      	movs	r3, #1
 8000db0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000db4:	f7ff fb76 	bl	80004a4 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8000db8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8000dbc:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	b2d8      	uxtb	r0, r3
 8000dc2:	f040 8092 	bne.w	8000eea <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d05d      	beq.n	8000e86 <HAL_SPI_Transmit+0xee>
 8000dca:	2f00      	cmp	r7, #0
 8000dcc:	d05b      	beq.n	8000e86 <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000dd4:	2300      	movs	r3, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000dd6:	68a2      	ldr	r2, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000dd8:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000dda:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->RxISR       = NULL;
 8000dde:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8000de2:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000de4:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8000de6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000de8:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000dea:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_DISABLE(hspi);
 8000dec:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000dee:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000df0:	d107      	bne.n	8000e02 <HAL_SPI_Transmit+0x6a>
    __HAL_SPI_DISABLE(hspi);
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000df8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000e00:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000e02:	681a      	ldr	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000e04:	68e1      	ldr	r1, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000e06:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000e08:	bf5e      	ittt	pl
 8000e0a:	681a      	ldrpl	r2, [r3, #0]
 8000e0c:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000e10:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000e12:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000e16:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000e18:	d141      	bne.n	8000e9e <HAL_SPI_Transmit+0x106>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000e1a:	b10a      	cbz	r2, 8000e20 <HAL_SPI_Transmit+0x88>
 8000e1c:	2f01      	cmp	r7, #1
 8000e1e:	d107      	bne.n	8000e30 <HAL_SPI_Transmit+0x98>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000e20:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000e24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000e26:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000e28:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000e30:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b9a3      	cbnz	r3, 8000e60 <HAL_SPI_Transmit+0xc8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000e36:	4642      	mov	r2, r8
 8000e38:	4631      	mov	r1, r6
 8000e3a:	4620      	mov	r0, r4
 8000e3c:	f7ff ff46 	bl	8000ccc <SPI_EndRxTxTransaction>
 8000e40:	2800      	cmp	r0, #0
 8000e42:	d14f      	bne.n	8000ee4 <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000e44:	68a3      	ldr	r3, [r4, #8]
 8000e46:	b933      	cbnz	r3, 8000e56 <HAL_SPI_Transmit+0xbe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000e48:	9301      	str	r3, [sp, #4]
 8000e4a:	6823      	ldr	r3, [r4, #0]
 8000e4c:	68da      	ldr	r2, [r3, #12]
 8000e4e:	9201      	str	r2, [sp, #4]
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	9301      	str	r3, [sp, #4]
 8000e54:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000e56:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000e58:	3800      	subs	r0, #0
 8000e5a:	bf18      	it	ne
 8000e5c:	2001      	movne	r0, #1
error:
 8000e5e:	e012      	b.n	8000e86 <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000e60:	6822      	ldr	r2, [r4, #0]
 8000e62:	6893      	ldr	r3, [r2, #8]
 8000e64:	0798      	lsls	r0, r3, #30
 8000e66:	d505      	bpl.n	8000e74 <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000e68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e6a:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000e6e:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000e70:	6323      	str	r3, [r4, #48]	; 0x30
 8000e72:	e7d9      	b.n	8000e28 <HAL_SPI_Transmit+0x90>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000e74:	f7ff fb16 	bl	80004a4 <HAL_GetTick>
 8000e78:	eba0 0008 	sub.w	r0, r0, r8
 8000e7c:	42b0      	cmp	r0, r6
 8000e7e:	d30b      	bcc.n	8000e98 <HAL_SPI_Transmit+0x100>
 8000e80:	1c71      	adds	r1, r6, #1
 8000e82:	d0d5      	beq.n	8000e30 <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8000e84:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000e86:	2301      	movs	r3, #1
 8000e88:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000e92:	b002      	add	sp, #8
 8000e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d1c9      	bne.n	8000e30 <HAL_SPI_Transmit+0x98>
 8000e9c:	e7f2      	b.n	8000e84 <HAL_SPI_Transmit+0xec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000e9e:	b10a      	cbz	r2, 8000ea4 <HAL_SPI_Transmit+0x10c>
 8000ea0:	2f01      	cmp	r7, #1
 8000ea2:	d108      	bne.n	8000eb6 <HAL_SPI_Transmit+0x11e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000ea4:	782a      	ldrb	r2, [r5, #0]
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000ea6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000ea8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000eaa:	3301      	adds	r3, #1
 8000eac:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000eae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000eb6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d0bb      	beq.n	8000e36 <HAL_SPI_Transmit+0x9e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000ebe:	6823      	ldr	r3, [r4, #0]
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	0792      	lsls	r2, r2, #30
 8000ec4:	d502      	bpl.n	8000ecc <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000ec6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000ec8:	7812      	ldrb	r2, [r2, #0]
 8000eca:	e7ec      	b.n	8000ea6 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000ecc:	f7ff faea 	bl	80004a4 <HAL_GetTick>
 8000ed0:	eba0 0008 	sub.w	r0, r0, r8
 8000ed4:	42b0      	cmp	r0, r6
 8000ed6:	d302      	bcc.n	8000ede <HAL_SPI_Transmit+0x146>
 8000ed8:	1c73      	adds	r3, r6, #1
 8000eda:	d0ec      	beq.n	8000eb6 <HAL_SPI_Transmit+0x11e>
 8000edc:	e7d2      	b.n	8000e84 <HAL_SPI_Transmit+0xec>
 8000ede:	2e00      	cmp	r6, #0
 8000ee0:	d1e9      	bne.n	8000eb6 <HAL_SPI_Transmit+0x11e>
 8000ee2:	e7cf      	b.n	8000e84 <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000ee4:	2320      	movs	r3, #32
 8000ee6:	6563      	str	r3, [r4, #84]	; 0x54
 8000ee8:	e7ac      	b.n	8000e44 <HAL_SPI_Transmit+0xac>
    errorcode = HAL_BUSY;
 8000eea:	2002      	movs	r0, #2
 8000eec:	e7cb      	b.n	8000e86 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8000eee:	2002      	movs	r0, #2
 8000ef0:	e7cf      	b.n	8000e92 <HAL_SPI_Transmit+0xfa>
	...

08000ef4 <send_byte>:
	RST_PIN(DC_PORT, DC);
	send_byte(cmd);
	SET_PIN(DC_PORT, DC);
}

static void send_byte(uint8_t byte){
 8000ef4:	b513      	push	{r0, r1, r4, lr}
	RST_PIN(CS_PORT, CS);
 8000ef6:	4c0b      	ldr	r4, [pc, #44]	; (8000f24 <send_byte+0x30>)
static void send_byte(uint8_t byte){
 8000ef8:	f88d 0007 	strb.w	r0, [sp, #7]
	RST_PIN(CS_PORT, CS);
 8000efc:	68e3      	ldr	r3, [r4, #12]
	HAL_SPI_Transmit(spi_ptr, &byte, 1, 1000);
 8000efe:	480a      	ldr	r0, [pc, #40]	; (8000f28 <send_byte+0x34>)
	RST_PIN(CS_PORT, CS);
 8000f00:	f023 0304 	bic.w	r3, r3, #4
 8000f04:	60e3      	str	r3, [r4, #12]
	HAL_SPI_Transmit(spi_ptr, &byte, 1, 1000);
 8000f06:	2201      	movs	r2, #1
 8000f08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0c:	f10d 0107 	add.w	r1, sp, #7
 8000f10:	6800      	ldr	r0, [r0, #0]
 8000f12:	f7ff ff41 	bl	8000d98 <HAL_SPI_Transmit>
	SET_PIN(CS_PORT, CS);
 8000f16:	68e3      	ldr	r3, [r4, #12]
 8000f18:	f043 0304 	orr.w	r3, r3, #4
 8000f1c:	60e3      	str	r3, [r4, #12]
}
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd10      	pop	{r4, pc}
 8000f22:	bf00      	nop
 8000f24:	40010800 	.word	0x40010800
 8000f28:	2000008c 	.word	0x2000008c

08000f2c <send_command>:
static void send_command(uint8_t cmd){
 8000f2c:	b510      	push	{r4, lr}
	RST_PIN(DC_PORT, DC);
 8000f2e:	4c06      	ldr	r4, [pc, #24]	; (8000f48 <send_command+0x1c>)
 8000f30:	68e3      	ldr	r3, [r4, #12]
 8000f32:	f023 0302 	bic.w	r3, r3, #2
 8000f36:	60e3      	str	r3, [r4, #12]
	send_byte(cmd);
 8000f38:	f7ff ffdc 	bl	8000ef4 <send_byte>
	SET_PIN(DC_PORT, DC);
 8000f3c:	68e3      	ldr	r3, [r4, #12]
 8000f3e:	f043 0302 	orr.w	r3, r3, #2
 8000f42:	60e3      	str	r3, [r4, #12]
}
 8000f44:	bd10      	pop	{r4, pc}
 8000f46:	bf00      	nop
 8000f48:	40010800 	.word	0x40010800

08000f4c <send_data>:

static void send_data(uint8_t buff[], uint16_t size){
 8000f4c:	460a      	mov	r2, r1
	HAL_SPI_Transmit(spi_ptr, buff, size, 1000);
 8000f4e:	4601      	mov	r1, r0
 8000f50:	4802      	ldr	r0, [pc, #8]	; (8000f5c <send_data+0x10>)
 8000f52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f56:	6800      	ldr	r0, [r0, #0]
 8000f58:	f7ff bf1e 	b.w	8000d98 <HAL_SPI_Transmit>
 8000f5c:	2000008c 	.word	0x2000008c

08000f60 <send_pixelVal>:
}

static void send_pixelVal(Colors_t color){
 8000f60:	b513      	push	{r0, r1, r4, lr}
	uint8_t buff[2]={(color>>8), color&0xFF};
 8000f62:	0a03      	lsrs	r3, r0, #8
	RST_PIN(CS_PORT, CS);
 8000f64:	4c09      	ldr	r4, [pc, #36]	; (8000f8c <send_pixelVal+0x2c>)
	uint8_t buff[2]={(color>>8), color&0xFF};
 8000f66:	f88d 0005 	strb.w	r0, [sp, #5]
 8000f6a:	f88d 3004 	strb.w	r3, [sp, #4]
	RST_PIN(CS_PORT, CS);
 8000f6e:	68e3      	ldr	r3, [r4, #12]
	send_data(buff, 2);
 8000f70:	2102      	movs	r1, #2
	RST_PIN(CS_PORT, CS);
 8000f72:	f023 0304 	bic.w	r3, r3, #4
 8000f76:	60e3      	str	r3, [r4, #12]
	send_data(buff, 2);
 8000f78:	a801      	add	r0, sp, #4
 8000f7a:	f7ff ffe7 	bl	8000f4c <send_data>
	SET_PIN(CS_PORT, CS);
 8000f7e:	68e3      	ldr	r3, [r4, #12]
 8000f80:	f043 0304 	orr.w	r3, r3, #4
 8000f84:	60e3      	str	r3, [r4, #12]
}
 8000f86:	b002      	add	sp, #8
 8000f88:	bd10      	pop	{r4, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010800 	.word	0x40010800

08000f90 <ST7735_TFT_setXBoundary>:
void ST7735_TFT_setXBoundary(uint8_t x_start, uint8_t x_end){
 8000f90:	b538      	push	{r3, r4, r5, lr}
	x.start = x_start;
 8000f92:	4d0a      	ldr	r5, [pc, #40]	; (8000fbc <ST7735_TFT_setXBoundary+0x2c>)
	RST_PIN(CS_PORT, CS);
 8000f94:	4c0a      	ldr	r4, [pc, #40]	; (8000fc0 <ST7735_TFT_setXBoundary+0x30>)
	x.start = x_start;
 8000f96:	7068      	strb	r0, [r5, #1]
	send_command(CASET);
 8000f98:	202a      	movs	r0, #42	; 0x2a
	x.end = x_end;
 8000f9a:	70e9      	strb	r1, [r5, #3]
	send_command(CASET);
 8000f9c:	f7ff ffc6 	bl	8000f2c <send_command>
	RST_PIN(CS_PORT, CS);
 8000fa0:	68e3      	ldr	r3, [r4, #12]
	send_data(x.reg_val, 4);
 8000fa2:	2104      	movs	r1, #4
	RST_PIN(CS_PORT, CS);
 8000fa4:	f023 0304 	bic.w	r3, r3, #4
 8000fa8:	60e3      	str	r3, [r4, #12]
	send_data(x.reg_val, 4);
 8000faa:	4628      	mov	r0, r5
 8000fac:	f7ff ffce 	bl	8000f4c <send_data>
	SET_PIN(CS_PORT, CS);
 8000fb0:	68e3      	ldr	r3, [r4, #12]
 8000fb2:	f043 0304 	orr.w	r3, r3, #4
 8000fb6:	60e3      	str	r3, [r4, #12]
}
 8000fb8:	bd38      	pop	{r3, r4, r5, pc}
 8000fba:	bf00      	nop
 8000fbc:	2000000c 	.word	0x2000000c
 8000fc0:	40010800 	.word	0x40010800

08000fc4 <ST7735_TFT_setYBoundary>:
void ST7735_TFT_setYBoundary(uint8_t y_start, uint8_t y_end){
 8000fc4:	b538      	push	{r3, r4, r5, lr}
	y.start = y_start;
 8000fc6:	4d0a      	ldr	r5, [pc, #40]	; (8000ff0 <ST7735_TFT_setYBoundary+0x2c>)
	RST_PIN(CS_PORT, CS);
 8000fc8:	4c0a      	ldr	r4, [pc, #40]	; (8000ff4 <ST7735_TFT_setYBoundary+0x30>)
	y.start = y_start;
 8000fca:	7068      	strb	r0, [r5, #1]
	send_command(RASET);
 8000fcc:	202b      	movs	r0, #43	; 0x2b
	y.end = y_end;
 8000fce:	70e9      	strb	r1, [r5, #3]
	send_command(RASET);
 8000fd0:	f7ff ffac 	bl	8000f2c <send_command>
	RST_PIN(CS_PORT, CS);
 8000fd4:	68e3      	ldr	r3, [r4, #12]
	send_data(y.reg_val, 4);
 8000fd6:	2104      	movs	r1, #4
	RST_PIN(CS_PORT, CS);
 8000fd8:	f023 0304 	bic.w	r3, r3, #4
 8000fdc:	60e3      	str	r3, [r4, #12]
	send_data(y.reg_val, 4);
 8000fde:	4628      	mov	r0, r5
 8000fe0:	f7ff ffb4 	bl	8000f4c <send_data>
	SET_PIN(CS_PORT, CS);
 8000fe4:	68e3      	ldr	r3, [r4, #12]
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	60e3      	str	r3, [r4, #12]
}
 8000fec:	bd38      	pop	{r3, r4, r5, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000010 	.word	0x20000010
 8000ff4:	40010800 	.word	0x40010800

08000ff8 <ST7735_TFT_setWindow>:
void ST7735_TFT_setWindow(uint8_t x_start, uint8_t x_end, uint8_t y_start, uint8_t y_end){
 8000ff8:	b538      	push	{r3, r4, r5, lr}
 8000ffa:	4614      	mov	r4, r2
 8000ffc:	461d      	mov	r5, r3
	ST7735_TFT_setXBoundary(x_start, x_end);
 8000ffe:	f7ff ffc7 	bl	8000f90 <ST7735_TFT_setXBoundary>
	ST7735_TFT_setYBoundary(y_start, y_end);
 8001002:	4629      	mov	r1, r5
 8001004:	4620      	mov	r0, r4
}
 8001006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ST7735_TFT_setYBoundary(y_start, y_end);
 800100a:	f7ff bfdb 	b.w	8000fc4 <ST7735_TFT_setYBoundary>

0800100e <ST7735_TFT_setColorMod>:
void ST7735_TFT_setColorMod(COLMOD_arg_t colmod){
 800100e:	b510      	push	{r4, lr}
 8001010:	4604      	mov	r4, r0
	send_command(COLMOD);
 8001012:	203a      	movs	r0, #58	; 0x3a
 8001014:	f7ff ff8a 	bl	8000f2c <send_command>
	send_byte(colmod);
 8001018:	4620      	mov	r0, r4
}
 800101a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	send_byte(colmod);
 800101e:	f7ff bf69 	b.w	8000ef4 <send_byte>
	...

08001024 <ST7735_TFT_init>:
void ST7735_TFT_init(SPI_HandleTypeDef *hspi_ptr){
 8001024:	b510      	push	{r4, lr}
	spi_ptr = hspi_ptr;
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <ST7735_TFT_init+0x6c>)
	SET_PIN(CS_PORT,CS);
 8001028:	4c1a      	ldr	r4, [pc, #104]	; (8001094 <ST7735_TFT_init+0x70>)
	spi_ptr = hspi_ptr;
 800102a:	6018      	str	r0, [r3, #0]
	SET_PIN(CS_PORT,CS);
 800102c:	68e3      	ldr	r3, [r4, #12]
	HAL_Delay(5);
 800102e:	2005      	movs	r0, #5
	SET_PIN(CS_PORT,CS);
 8001030:	f043 0304 	orr.w	r3, r3, #4
 8001034:	60e3      	str	r3, [r4, #12]
	SET_PIN(RST_PORT,RST);
 8001036:	68e3      	ldr	r3, [r4, #12]
 8001038:	f043 0308 	orr.w	r3, r3, #8
 800103c:	60e3      	str	r3, [r4, #12]
	SET_PIN(DC_PORT,DC);
 800103e:	68e3      	ldr	r3, [r4, #12]
 8001040:	f043 0302 	orr.w	r3, r3, #2
 8001044:	60e3      	str	r3, [r4, #12]
	RST_PIN(RST_PORT, RST);
 8001046:	68e3      	ldr	r3, [r4, #12]
 8001048:	f023 0308 	bic.w	r3, r3, #8
 800104c:	60e3      	str	r3, [r4, #12]
	HAL_Delay(5);
 800104e:	f7ff fa2f 	bl	80004b0 <HAL_Delay>
	SET_PIN(RST_PORT, RST);
 8001052:	68e3      	ldr	r3, [r4, #12]
	HAL_Delay(200); //after max 120ms resetting cancel occurs
 8001054:	20c8      	movs	r0, #200	; 0xc8
	SET_PIN(RST_PORT, RST);
 8001056:	f043 0308 	orr.w	r3, r3, #8
 800105a:	60e3      	str	r3, [r4, #12]
	HAL_Delay(200); //after max 120ms resetting cancel occurs
 800105c:	f7ff fa28 	bl	80004b0 <HAL_Delay>
	send_command(SLPOUT);
 8001060:	2011      	movs	r0, #17
 8001062:	f7ff ff63 	bl	8000f2c <send_command>
	send_command(DISPON);
 8001066:	2029      	movs	r0, #41	; 0x29
 8001068:	f7ff ff60 	bl	8000f2c <send_command>
	HAL_Delay(300);
 800106c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001070:	f7ff fa1e 	bl	80004b0 <HAL_Delay>
	ST7735_TFT_setColorMod(BitPerPixel_16);
 8001074:	2005      	movs	r0, #5
 8001076:	f7ff ffca 	bl	800100e <ST7735_TFT_setColorMod>
}
 800107a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ST7735_TFT_setWindow(x.start, x.end, y.start, y.end);
 800107e:	4a06      	ldr	r2, [pc, #24]	; (8001098 <ST7735_TFT_init+0x74>)
 8001080:	4806      	ldr	r0, [pc, #24]	; (800109c <ST7735_TFT_init+0x78>)
 8001082:	78d3      	ldrb	r3, [r2, #3]
 8001084:	78c1      	ldrb	r1, [r0, #3]
 8001086:	7852      	ldrb	r2, [r2, #1]
 8001088:	7840      	ldrb	r0, [r0, #1]
 800108a:	f7ff bfb5 	b.w	8000ff8 <ST7735_TFT_setWindow>
 800108e:	bf00      	nop
 8001090:	2000008c 	.word	0x2000008c
 8001094:	40010800 	.word	0x40010800
 8001098:	20000010 	.word	0x20000010
 800109c:	2000000c 	.word	0x2000000c

080010a0 <ST7735_TFT_fillScreen>:
void ST7735_TFT_fillScreen(Colors_t color){
 80010a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ST7735_TFT_setWindow(0, ST7735_TFT_DEFAULT_XMAX_ADDR, 0, ST7735_TFT_DEFAULT_YMAX_ADDR);
 80010a2:	2200      	movs	r2, #0
void ST7735_TFT_fillScreen(Colors_t color){
 80010a4:	4604      	mov	r4, r0
	ST7735_TFT_setWindow(0, ST7735_TFT_DEFAULT_XMAX_ADDR, 0, ST7735_TFT_DEFAULT_YMAX_ADDR);
 80010a6:	239f      	movs	r3, #159	; 0x9f
 80010a8:	4610      	mov	r0, r2
 80010aa:	217f      	movs	r1, #127	; 0x7f
 80010ac:	f7ff ffa4 	bl	8000ff8 <ST7735_TFT_setWindow>
	send_command(RAMWR);
 80010b0:	202c      	movs	r0, #44	; 0x2c
 80010b2:	f7ff ff3b 	bl	8000f2c <send_command>
	uint8_t buff[2]={(color>>8), color&0xFF};
 80010b6:	0a23      	lsrs	r3, r4, #8
 80010b8:	f88d 4005 	strb.w	r4, [sp, #5]
	RST_PIN(CS_PORT, CS);
 80010bc:	f44f 44a0 	mov.w	r4, #20480	; 0x5000
 80010c0:	4d0a      	ldr	r5, [pc, #40]	; (80010ec <ST7735_TFT_fillScreen+0x4c>)
	uint8_t buff[2]={(color>>8), color&0xFF};
 80010c2:	f88d 3004 	strb.w	r3, [sp, #4]
	RST_PIN(CS_PORT, CS);
 80010c6:	68eb      	ldr	r3, [r5, #12]
 80010c8:	f023 0304 	bic.w	r3, r3, #4
 80010cc:	60eb      	str	r3, [r5, #12]
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 80010ce:	3c01      	subs	r4, #1
		send_data(buff, 2);
 80010d0:	2102      	movs	r1, #2
 80010d2:	a801      	add	r0, sp, #4
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 80010d4:	b2a4      	uxth	r4, r4
		send_data(buff, 2);
 80010d6:	f7ff ff39 	bl	8000f4c <send_data>
	for(uint16_t i = 0; i < ST7735_TFT_PIXEL_NUM; i++){
 80010da:	2c00      	cmp	r4, #0
 80010dc:	d1f7      	bne.n	80010ce <ST7735_TFT_fillScreen+0x2e>
	SET_PIN(CS_PORT, CS);
 80010de:	68eb      	ldr	r3, [r5, #12]
 80010e0:	f043 0304 	orr.w	r3, r3, #4
 80010e4:	60eb      	str	r3, [r5, #12]
}
 80010e6:	b003      	add	sp, #12
 80010e8:	bd30      	pop	{r4, r5, pc}
 80010ea:	bf00      	nop
 80010ec:	40010800 	.word	0x40010800

080010f0 <ST7735_TFT_writeChar>:
void ST7735_TFT_writeChar(char ch, uint8_t x, uint8_t y, Colors_t charColor, Colors_t backgroundColor){
 80010f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80010f4:	4604      	mov	r4, r0
 80010f6:	461d      	mov	r5, r3
 80010f8:	4608      	mov	r0, r1
	ST7735_TFT_setWindow(x, x+7, y, y+7);
 80010fa:	1dd3      	adds	r3, r2, #7
 80010fc:	3107      	adds	r1, #7
 80010fe:	b2db      	uxtb	r3, r3
	RST_PIN(CS_PORT, CS);
 8001100:	4f16      	ldr	r7, [pc, #88]	; (800115c <ST7735_TFT_writeChar+0x6c>)
	ST7735_TFT_setWindow(x, x+7, y, y+7);
 8001102:	b2c9      	uxtb	r1, r1
void ST7735_TFT_writeChar(char ch, uint8_t x, uint8_t y, Colors_t charColor, Colors_t backgroundColor){
 8001104:	f8bd 6020 	ldrh.w	r6, [sp, #32]
	ST7735_TFT_setWindow(x, x+7, y, y+7);
 8001108:	f7ff ff76 	bl	8000ff8 <ST7735_TFT_setWindow>
	send_command(RAMWR);
 800110c:	202c      	movs	r0, #44	; 0x2c
 800110e:	f7ff ff0d 	bl	8000f2c <send_command>
	RST_PIN(CS_PORT, CS);
 8001112:	3c20      	subs	r4, #32
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4a12      	ldr	r2, [pc, #72]	; (8001160 <ST7735_TFT_writeChar+0x70>)
 8001118:	b2e4      	uxtb	r4, r4
 800111a:	eb02 09c4 	add.w	r9, r2, r4, lsl #3
 800111e:	f023 0304 	bic.w	r3, r3, #4
 8001122:	3208      	adds	r2, #8
 8001124:	60fb      	str	r3, [r7, #12]
	for(uint8_t i = 0; i < 8; i++){
 8001126:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
void ST7735_TFT_writeChar(char ch, uint8_t x, uint8_t y, Colors_t charColor, Colors_t backgroundColor){
 800112a:	f04f 0807 	mov.w	r8, #7
			uint16_t val = arr[(uint8_t)(ch-0x20)][i]>>j;
 800112e:	f899 3000 	ldrb.w	r3, [r9]
 8001132:	fa43 f308 	asr.w	r3, r3, r8
			if((val&1)==1)send_pixelVal(charColor);
 8001136:	07db      	lsls	r3, r3, #31
 8001138:	bf4c      	ite	mi
 800113a:	4628      	movmi	r0, r5
			else send_pixelVal(backgroundColor);
 800113c:	4630      	movpl	r0, r6
 800113e:	f7ff ff0f 	bl	8000f60 <send_pixelVal>
		for(int8_t j = 7; j >= 0; j--){
 8001142:	f1b8 0801 	subs.w	r8, r8, #1
 8001146:	d2f2      	bcs.n	800112e <ST7735_TFT_writeChar+0x3e>
	for(uint8_t i = 0; i < 8; i++){
 8001148:	f109 0901 	add.w	r9, r9, #1
 800114c:	45a1      	cmp	r9, r4
 800114e:	d1ec      	bne.n	800112a <ST7735_TFT_writeChar+0x3a>
	SET_PIN(CS_PORT, CS);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	60fb      	str	r3, [r7, #12]
}
 8001158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800115c:	40010800 	.word	0x40010800
 8001160:	0800128c 	.word	0x0800128c

08001164 <ST7735_TFT_writeString>:
void ST7735_TFT_writeString(char text[], uint8_t x, uint8_t y, Colors_t charColor, Colors_t backgroundColor){
 8001164:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001168:	4606      	mov	r6, r0
 800116a:	460c      	mov	r4, r1
 800116c:	4615      	mov	r5, r2
 800116e:	4699      	mov	r9, r3
	for(uint8_t i = 0; text[i] != '\0'; i++, x+=8){
 8001170:	2700      	movs	r7, #0
void ST7735_TFT_writeString(char text[], uint8_t x, uint8_t y, Colors_t charColor, Colors_t backgroundColor){
 8001172:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
	for(uint8_t i = 0; text[i] != '\0'; i++, x+=8){
 8001176:	b2f9      	uxtb	r1, r7
 8001178:	5c70      	ldrb	r0, [r6, r1]
 800117a:	b910      	cbnz	r0, 8001182 <ST7735_TFT_writeString+0x1e>
}
 800117c:	b003      	add	sp, #12
 800117e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if((x+8)>128){
 8001182:	2c78      	cmp	r4, #120	; 0x78
			x=0;
 8001184:	bf82      	ittt	hi
 8001186:	2400      	movhi	r4, #0
			y+=9;
 8001188:	3509      	addhi	r5, #9
 800118a:	b2ed      	uxtbhi	r5, r5
		ST7735_TFT_writeChar(text[i], x, y, charColor, backgroundColor);
 800118c:	4621      	mov	r1, r4
 800118e:	464b      	mov	r3, r9
 8001190:	462a      	mov	r2, r5
 8001192:	f8cd 8000 	str.w	r8, [sp]
	for(uint8_t i = 0; text[i] != '\0'; i++, x+=8){
 8001196:	3408      	adds	r4, #8
		ST7735_TFT_writeChar(text[i], x, y, charColor, backgroundColor);
 8001198:	f7ff ffaa 	bl	80010f0 <ST7735_TFT_writeChar>
	for(uint8_t i = 0; text[i] != '\0'; i++, x+=8){
 800119c:	b2e4      	uxtb	r4, r4
 800119e:	3701      	adds	r7, #1
 80011a0:	e7e9      	b.n	8001176 <ST7735_TFT_writeString+0x12>
	...

080011a4 <__libc_init_array>:
 80011a4:	b570      	push	{r4, r5, r6, lr}
 80011a6:	2600      	movs	r6, #0
 80011a8:	4d0c      	ldr	r5, [pc, #48]	; (80011dc <__libc_init_array+0x38>)
 80011aa:	4c0d      	ldr	r4, [pc, #52]	; (80011e0 <__libc_init_array+0x3c>)
 80011ac:	1b64      	subs	r4, r4, r5
 80011ae:	10a4      	asrs	r4, r4, #2
 80011b0:	42a6      	cmp	r6, r4
 80011b2:	d109      	bne.n	80011c8 <__libc_init_array+0x24>
 80011b4:	f000 f822 	bl	80011fc <_init>
 80011b8:	2600      	movs	r6, #0
 80011ba:	4d0a      	ldr	r5, [pc, #40]	; (80011e4 <__libc_init_array+0x40>)
 80011bc:	4c0a      	ldr	r4, [pc, #40]	; (80011e8 <__libc_init_array+0x44>)
 80011be:	1b64      	subs	r4, r4, r5
 80011c0:	10a4      	asrs	r4, r4, #2
 80011c2:	42a6      	cmp	r6, r4
 80011c4:	d105      	bne.n	80011d2 <__libc_init_array+0x2e>
 80011c6:	bd70      	pop	{r4, r5, r6, pc}
 80011c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80011cc:	4798      	blx	r3
 80011ce:	3601      	adds	r6, #1
 80011d0:	e7ee      	b.n	80011b0 <__libc_init_array+0xc>
 80011d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80011d6:	4798      	blx	r3
 80011d8:	3601      	adds	r6, #1
 80011da:	e7f2      	b.n	80011c2 <__libc_init_array+0x1e>
 80011dc:	0800158c 	.word	0x0800158c
 80011e0:	0800158c 	.word	0x0800158c
 80011e4:	0800158c 	.word	0x0800158c
 80011e8:	08001590 	.word	0x08001590

080011ec <memset>:
 80011ec:	4603      	mov	r3, r0
 80011ee:	4402      	add	r2, r0
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d100      	bne.n	80011f6 <memset+0xa>
 80011f4:	4770      	bx	lr
 80011f6:	f803 1b01 	strb.w	r1, [r3], #1
 80011fa:	e7f9      	b.n	80011f0 <memset+0x4>

080011fc <_init>:
 80011fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011fe:	bf00      	nop
 8001200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001202:	bc08      	pop	{r3}
 8001204:	469e      	mov	lr, r3
 8001206:	4770      	bx	lr

08001208 <_fini>:
 8001208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800120a:	bf00      	nop
 800120c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800120e:	bc08      	pop	{r3}
 8001210:	469e      	mov	lr, r3
 8001212:	4770      	bx	lr
