Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/42-openroad-repairantennas/1-diodeinsertion/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009257    0.037185    0.176456    0.299653 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037188    0.000393    0.300046 v fanout58/A (sg13g2_buf_8)
     4    0.029264    0.026470    0.081460    0.381506 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026501    0.001554    0.383060 v _210_/B (sg13g2_xnor2_1)
     1    0.005482    0.044633    0.063522    0.446582 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.044634    0.000224    0.446806 v _211_/B (sg13g2_xnor2_1)
     1    0.002838    0.031929    0.058421    0.505228 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.031929    0.000103    0.505331 v _299_/D (sg13g2_dfrbpq_1)
                                              0.505331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273197   clock uncertainty
                                  0.000000    0.273197   clock reconvergence pessimism
                                 -0.037511    0.235686   library hold time
                                              0.235686   data required time
---------------------------------------------------------------------------------------------
                                              0.235686   data required time
                                             -0.505331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269645   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009953    0.039217    0.178241    0.301197 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039223    0.000470    0.301667 v output2/A (sg13g2_buf_2)
     1    0.051427    0.087907    0.136034    0.437701 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.088039    0.002439    0.440140 v sign (out)
                                              0.440140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440140   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290140   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044280    0.000430    0.305907 v fanout53/A (sg13g2_buf_8)
     8    0.038470    0.029667    0.087664    0.393571 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030058    0.002638    0.396210 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005490    0.054646    0.102459    0.498668 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.054646    0.000376    0.499044 ^ _219_/A (sg13g2_inv_1)
     1    0.002395    0.020816    0.032999    0.532043 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.020817    0.000166    0.532209 v _301_/D (sg13g2_dfrbpq_1)
                                              0.532209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273054   clock uncertainty
                                  0.000000    0.273054   clock reconvergence pessimism
                                 -0.033950    0.239104   library hold time
                                              0.239104   data required time
---------------------------------------------------------------------------------------------
                                              0.239104   data required time
                                             -0.532209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293106   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044280    0.000430    0.305907 v fanout53/A (sg13g2_buf_8)
     8    0.038470    0.029667    0.087664    0.393571 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030054    0.002621    0.396192 v _213_/A (sg13g2_nand3_1)
     2    0.012088    0.061458    0.061793    0.457985 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.061464    0.000477    0.458462 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003765    0.037451    0.068331    0.526793 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037451    0.000231    0.527023 v _300_/D (sg13g2_dfrbpq_1)
                                              0.527023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272956   clock uncertainty
                                  0.000000    0.272956   clock reconvergence pessimism
                                 -0.039224    0.233732   library hold time
                                              0.233732   data required time
---------------------------------------------------------------------------------------------
                                              0.233732   data required time
                                             -0.527023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293291   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044280    0.000430    0.305907 v fanout53/A (sg13g2_buf_8)
     8    0.038470    0.029667    0.087664    0.393571 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.030067    0.002676    0.396248 v _195_/B (sg13g2_xor2_1)
     2    0.009390    0.044687    0.079524    0.475772 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044689    0.000314    0.476086 v _196_/B (sg13g2_xor2_1)
     1    0.002448    0.026385    0.055261    0.531347 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026386    0.000167    0.531514 v _295_/D (sg13g2_dfrbpq_1)
                                              0.531514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273041   clock uncertainty
                                  0.000000    0.273041   clock reconvergence pessimism
                                 -0.035715    0.237325   library hold time
                                              0.237325   data required time
---------------------------------------------------------------------------------------------
                                              0.237325   data required time
                                             -0.531514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294188   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009165    0.036917    0.176322    0.299021 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036920    0.000386    0.299408 v fanout75/A (sg13g2_buf_8)
     6    0.032073    0.027374    0.082062    0.381469 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027523    0.002163    0.383632 v _191_/A (sg13g2_xnor2_1)
     2    0.010346    0.071417    0.091470    0.475102 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.071429    0.000765    0.475867 v _192_/B (sg13g2_xnor2_1)
     1    0.002126    0.029064    0.064342    0.540209 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.029064    0.000078    0.540286 v _294_/D (sg13g2_dfrbpq_1)
                                              0.540286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272699   clock uncertainty
                                  0.000000    0.272699   clock reconvergence pessimism
                                 -0.036566    0.236133   library hold time
                                              0.236133   data required time
---------------------------------------------------------------------------------------------
                                              0.236133   data required time
                                             -0.540286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304153   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044280    0.000430    0.305907 v fanout53/A (sg13g2_buf_8)
     8    0.038470    0.029667    0.087664    0.393571 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.029793    0.001223    0.394794 v _202_/B (sg13g2_xor2_1)
     2    0.012166    0.052915    0.091288    0.486082 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.052917    0.000437    0.486519 v _204_/A (sg13g2_xor2_1)
     1    0.002570    0.026523    0.063915    0.550434 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026523    0.000087    0.550521 v _297_/D (sg13g2_dfrbpq_1)
                                              0.550521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273209   clock uncertainty
                                  0.000000    0.273209   clock reconvergence pessimism
                                 -0.035798    0.237411   library hold time
                                              0.237411   data required time
---------------------------------------------------------------------------------------------
                                              0.237411   data required time
                                             -0.550521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313110   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044278    0.000303    0.305780 v fanout54/A (sg13g2_buf_2)
     5    0.027005    0.053974    0.106890    0.412670 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.054022    0.001466    0.414136 v _199_/B (sg13g2_xnor2_1)
     2    0.009576    0.068191    0.091613    0.505750 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.068191    0.000336    0.506085 v _200_/B (sg13g2_xor2_1)
     1    0.002429    0.026048    0.064269    0.570354 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026048    0.000164    0.570519 v _296_/D (sg13g2_dfrbpq_1)
                                              0.570519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023140    0.001534    0.123386 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273386   clock uncertainty
                                  0.000000    0.273386   clock reconvergence pessimism
                                 -0.035646    0.237740   library hold time
                                              0.237740   data required time
---------------------------------------------------------------------------------------------
                                              0.237740   data required time
                                             -0.570519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332778   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010107    0.050482    0.184906    0.307861 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050482    0.000279    0.308140 ^ _127_/A (sg13g2_inv_1)
     1    0.007428    0.034069    0.045683    0.353823 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034092    0.000712    0.354535 v output3/A (sg13g2_buf_2)
     1    0.051965    0.088692    0.134058    0.488593 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.088839    0.002604    0.491197 v signB (out)
                                              0.491197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.491197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341197   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    0.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011671    0.044277    0.182423    0.305477 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044278    0.000303    0.305780 v fanout54/A (sg13g2_buf_2)
     5    0.027005    0.053974    0.106890    0.412670 v fanout54/X (sg13g2_buf_2)
                                                         net54 (net)
                      0.054086    0.002148    0.414819 v _206_/B (sg13g2_xnor2_1)
     2    0.010430    0.072947    0.095431    0.510249 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.072948    0.000370    0.510619 v _208_/A (sg13g2_xor2_1)
     1    0.002484    0.026468    0.071141    0.581760 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026468    0.000087    0.581847 v _298_/D (sg13g2_dfrbpq_1)
                                              0.581847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273185   clock uncertainty
                                  0.000000    0.273185   clock reconvergence pessimism
                                 -0.035781    0.237404   library hold time
                                              0.237404   data required time
---------------------------------------------------------------------------------------------
                                              0.237404   data required time
                                             -0.581847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344443   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072010    0.004226    0.405655 ^ _275_/A (sg13g2_nor2_1)
     1    0.004812    0.026827    0.054228    0.459883 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.026829    0.000192    0.460075 v output30/A (sg13g2_buf_2)
     1    0.052758    0.089347    0.132003    0.592078 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089431    0.001834    0.593912 v sine_out[3] (out)
                                              0.593912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.593912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443912   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072006    0.004205    0.405634 ^ _212_/A (sg13g2_nor2_1)
     2    0.008067    0.035754    0.063674    0.469307 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035755    0.000234    0.469541 v output26/A (sg13g2_buf_2)
     1    0.053740    0.090882    0.137195    0.606736 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090987    0.002140    0.608875 v sine_out[2] (out)
                                              0.608875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.608875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458875   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029205    0.001857    0.463268 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003996    0.021564    0.031981    0.495248 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021566    0.000298    0.495546 v output16/A (sg13g2_buf_2)
     1    0.051898    0.088019    0.128691    0.624237 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088089    0.001566    0.625803 v sine_out[20] (out)
                                              0.625803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475803   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029221    0.001956    0.463366 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004346    0.022515    0.032895    0.496261 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.022520    0.000172    0.496433 v output11/A (sg13g2_buf_2)
     1    0.051855    0.087962    0.129111    0.625545 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088031    0.001553    0.627098 v sine_out[16] (out)
                                              0.627098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477098   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002818    0.023660    0.163763    0.286972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023660    0.000111    0.287083 ^ fanout68/A (sg13g2_buf_2)
     5    0.033764    0.077680    0.107445    0.394528 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.077754    0.001985    0.396513 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.005271    0.028065    0.097520    0.494033 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.028066    0.000349    0.494382 v output12/A (sg13g2_buf_2)
     1    0.051865    0.088015    0.131793    0.626175 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088046    0.001556    0.627731 v sine_out[17] (out)
                                              0.627731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477731   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029202    0.001837    0.463247 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006079    0.027377    0.036969    0.500216 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.027401    0.000639    0.500855 v output13/A (sg13g2_buf_2)
     1    0.052224    0.088548    0.131801    0.632656 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088623    0.001665    0.634321 v sine_out[18] (out)
                                              0.634321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484321   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029186    0.001732    0.463142 ^ _167_/A (sg13g2_nor2_1)
     1    0.004665    0.026570    0.037539    0.500680 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026570    0.000187    0.500868 v output19/A (sg13g2_buf_2)
     1    0.052519    0.089602    0.130220    0.631087 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089842    0.003809    0.634897 v sine_out[23] (out)
                                              0.634897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.634897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484897   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029252    0.002141    0.463552 ^ _160_/A (sg13g2_nor2_1)
     1    0.006342    0.031095    0.041510    0.505061 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.031120    0.000480    0.505541 v output14/A (sg13g2_buf_2)
     1    0.051786    0.087918    0.133192    0.638733 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.087948    0.001533    0.640267 v sine_out[19] (out)
                                              0.640267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640267   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490267   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029618    0.001687    0.463912 ^ _281_/A (sg13g2_nor2_1)
     1    0.007704    0.033826    0.044942    0.508854 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.033839    0.000534    0.509389 v output35/A (sg13g2_buf_2)
     1    0.051987    0.088239    0.134687    0.644076 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088272    0.001594    0.645670 v sine_out[8] (out)
                                              0.645670   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.645670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495670   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029756    0.002411    0.464636 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003621    0.037574    0.048958    0.513594 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.037574    0.000142    0.513736 v output15/A (sg13g2_buf_2)
     1    0.054809    0.093159    0.137520    0.651256 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.093502    0.004629    0.655885 v sine_out[1] (out)
                                              0.655885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505885   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009280    0.047275    0.182514    0.305555 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047277    0.000389    0.305944 ^ fanout72/A (sg13g2_buf_8)
     8    0.051147    0.038352    0.088118    0.394062 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.038508    0.001818    0.395879 ^ fanout71/A (sg13g2_buf_8)
     8    0.031715    0.029089    0.076932    0.472812 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.029230    0.002032    0.474844 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004507    0.046125    0.064970    0.539814 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046125    0.000316    0.540129 v output28/A (sg13g2_buf_2)
     1    0.054363    0.092541    0.141273    0.681402 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.092861    0.004457    0.685859 v sine_out[31] (out)
                                              0.685859   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685859   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535859   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009280    0.047275    0.182514    0.305555 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047277    0.000389    0.305944 ^ fanout72/A (sg13g2_buf_8)
     8    0.051147    0.038352    0.088118    0.394062 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.038687    0.002714    0.396776 ^ _140_/B (sg13g2_nor2_2)
     5    0.022702    0.045200    0.056095    0.452871 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045225    0.000635    0.453506 v _169_/A (sg13g2_nand2_1)
     1    0.005387    0.035809    0.043741    0.497247 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.035815    0.000413    0.497659 ^ _170_/B (sg13g2_nand2_1)
     1    0.003746    0.034023    0.052150    0.549810 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.034026    0.000270    0.550079 v output20/A (sg13g2_buf_2)
     1    0.052297    0.088705    0.135055    0.685135 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088782    0.001692    0.686826 v sine_out[24] (out)
                                              0.686826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536826   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033891    0.002837    0.389502 v _215_/C (sg13g2_nand3_1)
     2    0.009244    0.050654    0.061907    0.451409 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.050657    0.000299    0.451708 ^ _284_/B (sg13g2_and2_1)
     1    0.005136    0.034166    0.096230    0.547938 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.034167    0.000355    0.548293 ^ output7/A (sg13g2_buf_2)
     1    0.052639    0.114108    0.139467    0.687760 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114303    0.003860    0.691620 ^ sine_out[12] (out)
                                              0.691620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691620   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541620   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002818    0.023660    0.163763    0.286972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023660    0.000111    0.287083 ^ fanout68/A (sg13g2_buf_2)
     5    0.033764    0.077680    0.107445    0.394528 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.077718    0.001420    0.395948 ^ fanout67/A (sg13g2_buf_8)
     8    0.035046    0.032223    0.097083    0.493031 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032410    0.002304    0.495335 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.003154    0.039427    0.060347    0.555682 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.039427    0.000124    0.555806 v output29/A (sg13g2_buf_2)
     1    0.053973    0.091903    0.137686    0.693492 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.092206    0.004327    0.697819 v sine_out[32] (out)
                                              0.697819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547819   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002818    0.023660    0.163763    0.286972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023660    0.000111    0.287083 ^ fanout68/A (sg13g2_buf_2)
     5    0.033764    0.077680    0.107445    0.394528 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.077753    0.001965    0.396493 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.009225    0.049378    0.101287    0.497780 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.049387    0.000664    0.498444 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.037216    0.061620    0.560064 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.037217    0.000155    0.560219 v output23/A (sg13g2_buf_2)
     1    0.053536    0.091225    0.136228    0.696447 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.091510    0.004179    0.700626 v sine_out[27] (out)
                                              0.700626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550626   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009257    0.037185    0.176456    0.299653 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037188    0.000393    0.300046 v fanout58/A (sg13g2_buf_8)
     4    0.029264    0.026470    0.081460    0.381506 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026498    0.001481    0.382987 v _239_/A (sg13g2_and3_1)
     1    0.005271    0.027003    0.074609    0.457596 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027009    0.000380    0.457976 v _256_/A2 (sg13g2_a22oi_1)
     1    0.004395    0.061573    0.084432    0.542408 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061573    0.000309    0.542717 ^ output4/A (sg13g2_buf_2)
     1    0.054567    0.118134    0.155262    0.697979 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.118395    0.004534    0.702513 ^ sine_out[0] (out)
                                              0.702513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.702513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552512   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002818    0.023660    0.163763    0.286972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023660    0.000111    0.287083 ^ fanout68/A (sg13g2_buf_2)
     5    0.033764    0.077680    0.107445    0.394528 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.077766    0.002125    0.396653 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003889    0.021928    0.075041    0.471694 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.021928    0.000153    0.471847 v _179_/B (sg13g2_nand2_1)
     2    0.006771    0.039759    0.044105    0.515953 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.039760    0.000212    0.516164 ^ _180_/B (sg13g2_nand2_1)
     1    0.004693    0.039278    0.057510    0.573675 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039281    0.000341    0.574016 v output24/A (sg13g2_buf_2)
     1    0.053026    0.089835    0.138249    0.712265 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.089925    0.001917    0.714182 v sine_out[28] (out)
                                              0.714182   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564183   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009280    0.047275    0.182514    0.305555 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047277    0.000389    0.305944 ^ fanout72/A (sg13g2_buf_8)
     8    0.051147    0.038352    0.088118    0.394062 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.038687    0.002714    0.396776 ^ _140_/B (sg13g2_nor2_2)
     5    0.022702    0.045200    0.056095    0.452871 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045240    0.000933    0.453804 v _144_/A (sg13g2_nand2_1)
     2    0.007693    0.044385    0.050991    0.504795 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044396    0.000553    0.505348 ^ _145_/B (sg13g2_nand2_1)
     1    0.007771    0.056022    0.072093    0.577441 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.056051    0.001034    0.578475 v output9/A (sg13g2_buf_2)
     1    0.051877    0.088230    0.145295    0.723770 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088261    0.001561    0.725330 v sine_out[14] (out)
                                              0.725330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575330   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009280    0.047275    0.182514    0.305555 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047277    0.000389    0.305944 ^ fanout72/A (sg13g2_buf_8)
     8    0.051147    0.038352    0.088118    0.394062 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.038687    0.002714    0.396776 ^ _140_/B (sg13g2_nor2_2)
     5    0.022702    0.045200    0.056095    0.452871 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045227    0.000691    0.453562 v _152_/B (sg13g2_nor2_2)
     4    0.016488    0.083037    0.087992    0.541554 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.083051    0.000850    0.542404 ^ _277_/B (sg13g2_nor2_1)
     1    0.005127    0.031880    0.052698    0.595102 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.031881    0.000363    0.595465 v output32/A (sg13g2_buf_2)
     1    0.053156    0.089978    0.134800    0.730266 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.090071    0.001956    0.732222 v sine_out[5] (out)
                                              0.732222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582222   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039485    0.000832    0.824593 v _293_/D (sg13g2_dfrbpq_1)
                                              0.824593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272862   clock uncertainty
                                  0.000000    0.272862   clock reconvergence pessimism
                                 -0.039869    0.232993   library hold time
                                              0.232993   data required time
---------------------------------------------------------------------------------------------
                                              0.232993   data required time
                                             -0.824593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591600   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029201    0.001827    0.463237 ^ _183_/B (sg13g2_and2_1)
     2    0.007692    0.043169    0.095512    0.558749 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.043170    0.000245    0.558993 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.003540    0.029408    0.059840    0.618833 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029408    0.000138    0.618972 v output27/A (sg13g2_buf_2)
     1    0.053392    0.090952    0.132329    0.751301 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.091232    0.004133    0.755433 v sine_out[30] (out)
                                              0.755433   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.755433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605434   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029093    0.000965    0.462375 ^ fanout56/A (sg13g2_buf_2)
     8    0.033219    0.076681    0.109188    0.571563 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.076785    0.002000    0.573563 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004402    0.031535    0.048281    0.621843 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.031536    0.000308    0.622151 v output18/A (sg13g2_buf_2)
     1    0.051874    0.088053    0.133473    0.755625 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088084    0.001560    0.757184 v sine_out[22] (out)
                                              0.757184   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607184   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029805    0.002634    0.464858 ^ _130_/B (sg13g2_nor2_1)
     2    0.012467    0.046431    0.052482    0.517340 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046493    0.001390    0.518730 v _136_/B (sg13g2_nand2b_2)
     4    0.018600    0.050598    0.054615    0.573344 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.050649    0.001299    0.574643 ^ _279_/A (sg13g2_nor2_1)
     1    0.004870    0.031199    0.046179    0.620822 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.031200    0.000367    0.621190 v output34/A (sg13g2_buf_2)
     1    0.052394    0.089445    0.132328    0.753518 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089682    0.003776    0.757294 v sine_out[7] (out)
                                              0.757294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607294   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029093    0.000965    0.462375 ^ fanout56/A (sg13g2_buf_2)
     8    0.033219    0.076681    0.109188    0.571563 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.076788    0.002035    0.573597 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004616    0.032078    0.048946    0.622543 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.032079    0.000323    0.622866 v output17/A (sg13g2_buf_2)
     1    0.052654    0.089847    0.132989    0.755855 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.090094    0.003861    0.759716 v sine_out[21] (out)
                                              0.759716   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.759716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609716   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028772    0.000938    0.388875 ^ fanout57/A (sg13g2_buf_8)
     8    0.032640    0.029052    0.072535    0.461410 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029201    0.001827    0.463237 ^ _183_/B (sg13g2_and2_1)
     2    0.007692    0.043169    0.095512    0.558749 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.043172    0.000406    0.559155 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004041    0.030680    0.065950    0.625105 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.030680    0.000159    0.625264 v output25/A (sg13g2_buf_2)
     1    0.053358    0.090274    0.134401    0.759664 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090371    0.002022    0.761686 v sine_out[29] (out)
                                              0.761686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029805    0.002634    0.464858 ^ _130_/B (sg13g2_nor2_1)
     2    0.012467    0.046431    0.052482    0.517340 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046493    0.001390    0.518730 v _136_/B (sg13g2_nand2b_2)
     4    0.018600    0.050598    0.054615    0.573344 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.050727    0.002043    0.575388 ^ _276_/A (sg13g2_nor2_1)
     1    0.005909    0.033926    0.048922    0.624310 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.033934    0.000562    0.624872 v output31/A (sg13g2_buf_2)
     1    0.052994    0.089750    0.135644    0.760516 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089839    0.001906    0.762422 v sine_out[4] (out)
                                              0.762422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.762422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612422   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009257    0.037185    0.176456    0.299653 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037188    0.000393    0.300046 v fanout58/A (sg13g2_buf_8)
     4    0.029264    0.026470    0.081460    0.381506 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.026481    0.000917    0.382423 v fanout57/A (sg13g2_buf_8)
     8    0.031982    0.027002    0.077109    0.459532 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.027015    0.000944    0.460476 v fanout56/A (sg13g2_buf_2)
     8    0.032316    0.061922    0.105622    0.566098 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.061977    0.001666    0.567764 v _172_/A (sg13g2_nand2_1)
     1    0.005655    0.038972    0.050099    0.617863 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038973    0.000380    0.618243 ^ output21/A (sg13g2_buf_2)
     1    0.052473    0.113785    0.141634    0.759878 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113976    0.003812    0.763689 ^ sine_out[25] (out)
                                              0.763689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.763689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613689   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009280    0.047275    0.182514    0.305555 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047277    0.000389    0.305944 ^ fanout72/A (sg13g2_buf_8)
     8    0.051147    0.038352    0.088118    0.394062 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.038687    0.002714    0.396776 ^ _140_/B (sg13g2_nor2_2)
     5    0.022702    0.045200    0.056095    0.452871 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045227    0.000691    0.453562 v _152_/B (sg13g2_nor2_2)
     4    0.016488    0.083037    0.087992    0.541554 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.083050    0.000828    0.542382 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.004899    0.038127    0.085099    0.627481 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.038128    0.000360    0.627840 v output6/A (sg13g2_buf_2)
     1    0.051935    0.088191    0.136707    0.764548 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088223    0.001578    0.766126 v sine_out[11] (out)
                                              0.766126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616126   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029805    0.002634    0.464858 ^ _130_/B (sg13g2_nor2_1)
     2    0.012467    0.046431    0.052482    0.517340 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.046493    0.001390    0.518730 v _136_/B (sg13g2_nand2b_2)
     4    0.018600    0.050598    0.054615    0.573344 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.050724    0.002016    0.575360 ^ _278_/A (sg13g2_nor2_1)
     1    0.007033    0.036979    0.051941    0.627301 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.036986    0.000476    0.627777 v output33/A (sg13g2_buf_2)
     1    0.052485    0.089625    0.135203    0.762980 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089865    0.003804    0.766784 v sine_out[6] (out)
                                              0.766784   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616784   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002818    0.023660    0.163763    0.286972 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023660    0.000111    0.287083 ^ fanout68/A (sg13g2_buf_2)
     5    0.033764    0.077680    0.107445    0.394528 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.077784    0.002342    0.396870 ^ fanout66/A (sg13g2_buf_8)
     8    0.040496    0.034552    0.099163    0.496033 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035008    0.003015    0.499047 ^ fanout64/A (sg13g2_buf_8)
     8    0.035811    0.030746    0.076868    0.575916 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.030859    0.001395    0.577311 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003091    0.033559    0.053078    0.630389 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033559    0.000118    0.630507 v output5/A (sg13g2_buf_2)
     1    0.052165    0.088503    0.134710    0.765217 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088538    0.001651    0.766868 v sine_out[10] (out)
                                              0.766868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616868   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023140    0.001534    0.123386 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012062    0.045358    0.183111    0.306497 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.045359    0.000303    0.306800 v fanout70/A (sg13g2_buf_1)
     4    0.020122    0.070993    0.110472    0.417272 v fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.071026    0.001405    0.418676 v _173_/B1 (sg13g2_o21ai_1)
     2    0.011760    0.074412    0.085361    0.504037 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.074425    0.000816    0.504853 ^ _174_/B (sg13g2_nand2_1)
     1    0.003616    0.037831    0.064538    0.569391 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.037831    0.000145    0.569536 v _175_/B (sg13g2_nand2_1)
     1    0.007735    0.046254    0.053019    0.622555 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.046276    0.000761    0.623316 ^ output22/A (sg13g2_buf_2)
     1    0.052694    0.114259    0.145519    0.768835 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114456    0.003875    0.772710 ^ sine_out[26] (out)
                                              0.772710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.772710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622710   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029797    0.002599    0.464824 ^ _143_/A (sg13g2_nor2_1)
     2    0.008050    0.036009    0.045896    0.510720 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036026    0.000281    0.511001 v _147_/A (sg13g2_nand2_1)
     2    0.008686    0.046464    0.050891    0.561892 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046471    0.000450    0.562342 ^ _149_/B (sg13g2_nand2_1)
     1    0.007770    0.056214    0.072990    0.635331 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.056230    0.000766    0.636097 v output10/A (sg13g2_buf_2)
     1    0.052211    0.088731    0.145688    0.781786 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088766    0.001661    0.783446 v sine_out[15] (out)
                                              0.783446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633446   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029758    0.002423    0.464647 ^ _131_/B (sg13g2_or2_1)
     6    0.024843    0.106655    0.126196    0.590843 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.106670    0.001056    0.591899 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003865    0.035510    0.054731    0.646630 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.035510    0.000152    0.646782 v output8/A (sg13g2_buf_2)
     1    0.051889    0.088103    0.135405    0.782187 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088134    0.001563    0.783750 v sine_out[13] (out)
                                              0.783750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633750   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    0.123197 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.009543    0.048269    0.183182    0.306379 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048271    0.000406    0.306786 ^ fanout58/A (sg13g2_buf_8)
     4    0.029864    0.028760    0.081151    0.387937 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.028790    0.001562    0.389498 ^ fanout55/A (sg13g2_buf_8)
     8    0.033678    0.029440    0.072726    0.462225 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.029758    0.002423    0.464647 ^ _131_/B (sg13g2_or2_1)
     6    0.024843    0.106655    0.126196    0.590843 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.106672    0.001132    0.591975 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.004968    0.038301    0.058577    0.650552 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.038302    0.000372    0.650924 v output36/A (sg13g2_buf_2)
     1    0.052101    0.088441    0.136945    0.787869 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088475    0.001627    0.789496 v sine_out[9] (out)
                                              0.789496   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.789496   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639496   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239013    0.001049    0.994836 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008478    0.090931    0.144962    1.139799 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090931    0.000284    1.140082 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004832    0.086725    0.120613    1.260695 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086726    0.000367    1.261062 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006194    0.064316    0.089315    1.350377 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.064318    0.000658    1.351036 v _273_/A (sg13g2_nor2_1)
     1    0.006199    0.074731    0.086964    1.438000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.074766    0.000655    1.438655 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003621    0.053207    0.069699    1.508353 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053207    0.000142    1.508495 v output15/A (sg13g2_buf_2)
     1    0.054809    0.093268    0.145060    1.653555 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.093611    0.004629    1.658184 v sine_out[1] (out)
                                              1.658184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.658184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.191816   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239013    0.001049    0.994836 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008478    0.090931    0.144962    1.139799 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090931    0.000434    1.140232 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005493    0.096600    0.118370    1.258602 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.096601    0.000730    1.259332 ^ _239_/B (sg13g2_and3_1)
     1    0.005374    0.040730    0.144533    1.403865 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.040731    0.000389    1.404254 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004307    0.069180    0.071198    1.475452 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069181    0.000302    1.475753 v output4/A (sg13g2_buf_2)
     1    0.054567    0.092970    0.152579    1.628332 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.093340    0.004526    1.632858 v sine_out[0] (out)
                                              1.632858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.632858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.217142   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092392    0.002176    1.117692 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003241    0.077850    0.102667    1.220359 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.077850    0.000128    1.220487 ^ output29/A (sg13g2_buf_2)
     1    0.053973    0.116785    0.162633    1.383120 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.117026    0.004334    1.387454 ^ sine_out[32] (out)
                                              1.387454   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.387454   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462546   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092359    0.001564    1.117081 v _278_/B (sg13g2_nor2_1)
     1    0.007121    0.085475    0.096297    1.213378 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.085508    0.000485    1.213863 ^ output33/A (sg13g2_buf_2)
     1    0.052485    0.113830    0.164681    1.378543 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.114020    0.003809    1.382352 ^ sine_out[6] (out)
                                              1.382352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.382352   data arrival time
---------------------------------------------------------------------------------------------
                                              2.467648   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239009    0.000611    0.994398 ^ _185_/B (sg13g2_nor2_2)
     5    0.021742    0.092327    0.121118    1.115517 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.092392    0.002178    1.117695 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003627    0.062027    0.097547    1.215242 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062028    0.000142    1.215384 ^ output27/A (sg13g2_buf_2)
     1    0.053392    0.115571    0.154126    1.369509 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115793    0.004139    1.373649 ^ sine_out[30] (out)
                                              1.373649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.373649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476351   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239016    0.001239    0.995026 ^ _147_/B (sg13g2_nand2_1)
     2    0.008302    0.082515    0.125843    1.120869 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082515    0.000266    1.121135 v _275_/B (sg13g2_nor2_1)
     1    0.004900    0.068053    0.078953    1.200088 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.068053    0.000197    1.200284 ^ output30/A (sg13g2_buf_2)
     1    0.052758    0.113799    0.157791    1.358075 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.113882    0.001835    1.359910 ^ sine_out[3] (out)
                                              1.359910   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.359910   data arrival time
---------------------------------------------------------------------------------------------
                                              2.490090   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239016    0.001239    0.995026 ^ _147_/B (sg13g2_nand2_1)
     2    0.008302    0.082515    0.125843    1.120869 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.082516    0.000424    1.121293 v _149_/B (sg13g2_nand2_1)
     1    0.007857    0.054559    0.071217    1.192510 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.054573    0.000779    1.193289 ^ output10/A (sg13g2_buf_2)
     1    0.052211    0.112671    0.150486    1.343776 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.112745    0.001662    1.345437 ^ sine_out[15] (out)
                                              1.345437   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.345437   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504562   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224954    0.001106    1.033633 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004616    0.070240    0.120240    1.153872 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.070240    0.000323    1.154195 v output17/A (sg13g2_buf_2)
     1    0.052654    0.090078    0.151391    1.305586 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.090363    0.003861    1.309447 v sine_out[21] (out)
                                              1.309447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.309447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540553   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224953    0.001083    1.033609 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004041    0.077293    0.113748    1.147357 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077295    0.000159    1.147515 v output25/A (sg13g2_buf_2)
     1    0.053358    0.090597    0.156876    1.304391 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090650    0.002022    1.306413 v sine_out[29] (out)
                                              1.306413   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.306413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.543587   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239017    0.001305    0.995092 ^ _171_/A (sg13g2_nand2_1)
     1    0.003968    0.069500    0.093115    1.088208 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.069500    0.000286    1.088494 v _172_/B (sg13g2_nand2_1)
     1    0.005655    0.044618    0.058803    1.147296 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.044619    0.000380    1.147677 ^ output21/A (sg13g2_buf_2)
     1    0.052473    0.113804    0.144423    1.292100 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113995    0.003812    1.295911 ^ sine_out[25] (out)
                                              1.295911   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.295911   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554089   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224948    0.000552    1.033078 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003091    0.062985    0.111766    1.144845 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.062986    0.000118    1.144962 v output5/A (sg13g2_buf_2)
     1    0.052165    0.088709    0.148896    1.293859 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088744    0.001651    1.295509 v sine_out[10] (out)
                                              1.295509   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.295509   data arrival time
---------------------------------------------------------------------------------------------
                                              2.554491   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039531    0.001382    0.825143 v _163_/A1 (sg13g2_o21ai_1)
     4    0.019937    0.224946    0.207384    1.032526 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.224950    0.000869    1.033395 ^ _276_/B (sg13g2_nor2_1)
     1    0.005909    0.059197    0.083548    1.116943 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.059203    0.000563    1.117505 v output31/A (sg13g2_buf_2)
     1    0.052994    0.089925    0.147827    1.265332 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.089973    0.001906    1.267238 v sine_out[4] (out)
                                              1.267238   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.267238   data arrival time
---------------------------------------------------------------------------------------------
                                              2.582762   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039534    0.001405    0.825165 v _138_/A (sg13g2_nor2_1)
     2    0.008320    0.106787    0.091573    0.916738 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.106823    0.000268    0.917006 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003865    0.051290    0.088395    1.005401 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.051290    0.000152    1.005554 v output8/A (sg13g2_buf_2)
     1    0.051889    0.088214    0.143012    1.148566 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088245    0.001563    1.150128 v sine_out[13] (out)
                                              1.150128   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.150128   data arrival time
---------------------------------------------------------------------------------------------
                                              2.699872   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000243    0.947016 ^ output26/A (sg13g2_buf_2)
     1    0.053740    0.115818    0.170326    1.117342 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.115918    0.002141    1.119483 ^ sine_out[2] (out)
                                              1.119483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.119483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.730517   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031825    0.002580    0.785263 v _128_/A (sg13g2_inv_2)
     5    0.020698    0.049792    0.050443    0.835706 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049853    0.001418    0.837124 ^ _138_/A (sg13g2_nor2_1)
     2    0.008080    0.045338    0.054382    0.891506 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.045341    0.000411    0.891917 v _279_/B (sg13g2_nor2_1)
     1    0.004958    0.063051    0.067298    0.959216 ^ _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.063053    0.000376    0.959591 ^ output34/A (sg13g2_buf_2)
     1    0.052394    0.113572    0.153478    1.113069 ^ output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.113760    0.003781    1.116850 ^ sine_out[7] (out)
                                              1.116850   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.116850   data arrival time
---------------------------------------------------------------------------------------------
                                              2.733150   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000523    0.851143 v _145_/B (sg13g2_nand2_1)
     1    0.007858    0.052670    0.064751    0.915894 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.052705    0.001051    0.916945 ^ output9/A (sg13g2_buf_2)
     1    0.051877    0.112003    0.149161    1.066106 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.112073    0.001561    1.067667 ^ sine_out[14] (out)
                                              1.067667   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.067667   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782333   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026890    0.001931    0.470447 v _126_/A (sg13g2_inv_1)
     3    0.013621    0.062413    0.059671    0.530118 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.062434    0.000946    0.531064 ^ _161_/B (sg13g2_nand2_1)
     3    0.013607    0.089655    0.104563    0.635627 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.089700    0.001084    0.636711 v _177_/B (sg13g2_nand2_1)
     3    0.013102    0.075208    0.092628    0.729339 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.075220    0.000782    0.730122 ^ _179_/A (sg13g2_nand2_1)
     2    0.006387    0.055706    0.072454    0.802575 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055706    0.000193    0.802769 v _281_/B (sg13g2_nor2_1)
     1    0.007792    0.084860    0.088055    0.890824 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.084865    0.000544    0.891368 ^ output35/A (sg13g2_buf_2)
     1    0.051987    0.112330    0.165175    1.056543 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.112354    0.001595    1.058138 ^ sine_out[8] (out)
                                              1.058138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.058138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.791862   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090080    0.001642    0.690700 ^ _181_/A (sg13g2_and2_1)
     4    0.016304    0.077598    0.143060    0.833760 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.077602    0.000643    0.834403 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004507    0.047503    0.063223    0.897626 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.047504    0.000316    0.897941 v output28/A (sg13g2_buf_2)
     1    0.054363    0.092550    0.141938    1.039879 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.092870    0.004457    1.044336 v sine_out[31] (out)
                                              1.044336   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.044336   data arrival time
---------------------------------------------------------------------------------------------
                                              2.805664   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026881    0.001864    0.470380 v _141_/B (sg13g2_or2_1)
     3    0.012966    0.056146    0.123677    0.594057 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.056149    0.000490    0.594547 v _173_/A2 (sg13g2_o21ai_1)
     2    0.011760    0.148433    0.149532    0.744079 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.148440    0.000816    0.744896 ^ _174_/B (sg13g2_nand2_1)
     1    0.003616    0.047104    0.082846    0.827742 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.047104    0.000145    0.827887 v _175_/B (sg13g2_nand2_1)
     1    0.007735    0.047886    0.056708    0.884594 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.047925    0.000761    0.885356 ^ output22/A (sg13g2_buf_2)
     1    0.052694    0.114265    0.146333    1.031689 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.114461    0.003875    1.035564 ^ sine_out[26] (out)
                                              1.035564   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.035564   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814436   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090087    0.001794    0.690852 ^ _150_/A (sg13g2_and2_1)
     3    0.011492    0.059079    0.128213    0.819065 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.059079    0.000307    0.819372 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004402    0.051669    0.069943    0.889316 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.051669    0.000308    0.889623 v output18/A (sg13g2_buf_2)
     1    0.051874    0.088194    0.143179    1.032802 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088225    0.001560    1.034362 v sine_out[22] (out)
                                              1.034362   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.034362   data arrival time
---------------------------------------------------------------------------------------------
                                              2.815638   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109906    0.000641    0.546982 ^ fanout61/A (sg13g2_buf_1)
     4    0.020104    0.090046    0.142077    0.689058 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.090087    0.001794    0.690852 ^ _150_/A (sg13g2_and2_1)
     3    0.011492    0.059079    0.128213    0.819065 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.059080    0.000338    0.819403 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.003996    0.049475    0.068106    0.887510 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.049476    0.000298    0.887808 v output16/A (sg13g2_buf_2)
     1    0.051898    0.088215    0.142145    1.029953 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088246    0.001566    1.031519 v sine_out[20] (out)
                                              1.031519   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.031519   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818481   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009452    0.047922    0.183005    0.305705 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047924    0.000399    0.306104 ^ fanout75/A (sg13g2_buf_8)
     6    0.032887    0.029999    0.081886    0.387989 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030136    0.001898    0.389888 ^ fanout74/A (sg13g2_buf_1)
     4    0.020097    0.089398    0.109827    0.499714 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.089422    0.001226    0.500941 ^ _137_/B (sg13g2_nand3_1)
     5    0.018309    0.174571    0.186959    0.687900 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.174575    0.000750    0.688650 v _156_/B (sg13g2_nand2b_1)
     2    0.009225    0.077392    0.103568    0.792218 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077396    0.000651    0.792869 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006079    0.058690    0.088109    0.880978 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.058694    0.000640    0.881617 v output13/A (sg13g2_buf_2)
     1    0.052224    0.088767    0.146887    1.028504 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088803    0.001665    1.030169 v sine_out[18] (out)
                                              1.030169   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.030169   data arrival time
---------------------------------------------------------------------------------------------
                                              2.819831   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095326    0.000696    0.655653 v _168_/B (sg13g2_nor2_1)
     2    0.007370    0.087730    0.098975    0.754628 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087730    0.000226    0.754854 ^ _169_/B (sg13g2_nand2_1)
     1    0.005151    0.055862    0.076009    0.830863 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.055864    0.000391    0.831254 v _170_/B (sg13g2_nand2_1)
     1    0.003834    0.035652    0.047841    0.879095 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.035653    0.000277    0.879372 ^ output20/A (sg13g2_buf_2)
     1    0.052297    0.112816    0.141240    1.020612 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.112853    0.001693    1.022305 ^ sine_out[24] (out)
                                              1.022305   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.022305   data arrival time
---------------------------------------------------------------------------------------------
                                              2.827696   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009165    0.036917    0.176322    0.299021 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036920    0.000386    0.299408 v fanout75/A (sg13g2_buf_8)
     6    0.032073    0.027374    0.082062    0.381469 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027475    0.001849    0.383318 v fanout74/A (sg13g2_buf_1)
     4    0.019674    0.069317    0.101689    0.485007 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.069343    0.001243    0.486249 v _140_/A (sg13g2_nor2_2)
     5    0.023491    0.112545    0.125923    0.612172 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.112552    0.000719    0.612891 ^ _152_/B (sg13g2_nor2_2)
     4    0.016172    0.051555    0.075135    0.688026 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051559    0.000429    0.688456 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005358    0.133940    0.145936    0.834392 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.133940    0.000357    0.834749 ^ output12/A (sg13g2_buf_2)
     1    0.051865    0.112556    0.183234    1.017983 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.112578    0.001557    1.019541 ^ sine_out[17] (out)
                                              1.019541   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.019541   data arrival time
---------------------------------------------------------------------------------------------
                                              2.830460   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009452    0.047922    0.183005    0.305705 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047924    0.000399    0.306104 ^ fanout75/A (sg13g2_buf_8)
     6    0.032887    0.029999    0.081886    0.387989 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030136    0.001898    0.389888 ^ fanout74/A (sg13g2_buf_1)
     4    0.020097    0.089398    0.109827    0.499714 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.089422    0.001226    0.500941 ^ _137_/B (sg13g2_nand3_1)
     5    0.018309    0.174571    0.186959    0.687900 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.174575    0.000750    0.688650 v _156_/B (sg13g2_nand2b_1)
     2    0.009225    0.077392    0.103568    0.792218 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.077397    0.000664    0.792882 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.049313    0.070534    0.863416 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049313    0.000155    0.863571 v output23/A (sg13g2_buf_2)
     1    0.053536    0.091310    0.142061    1.005633 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.091595    0.004179    1.009812 v sine_out[27] (out)
                                              1.009812   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.009812   data arrival time
---------------------------------------------------------------------------------------------
                                              2.840189   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109951    0.000886    0.547227 ^ fanout60/A (sg13g2_buf_8)
     8    0.032145    0.032524    0.109588    0.656815 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.032681    0.002816    0.659631 ^ _151_/A (sg13g2_nand2_2)
     5    0.021206    0.074351    0.076610    0.736242 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.074406    0.001672    0.737914 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003812    0.065959    0.081185    0.819099 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.065959    0.000151    0.819250 ^ _160_/B (sg13g2_nor2_1)
     1    0.006342    0.034635    0.050592    0.869842 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.034660    0.000480    0.870322 v output14/A (sg13g2_buf_2)
     1    0.051786    0.087943    0.134899    1.005221 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.087973    0.001533    1.006754 v sine_out[19] (out)
                                              1.006754   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.006754   data arrival time
---------------------------------------------------------------------------------------------
                                              2.843246   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    0.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008994    0.036418    0.175911    0.298952 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036422    0.000377    0.299329 v fanout72/A (sg13g2_buf_8)
     8    0.049486    0.033471    0.087336    0.386665 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033645    0.001757    0.388422 v fanout71/A (sg13g2_buf_8)
     8    0.030638    0.026804    0.080093    0.468516 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.026890    0.001931    0.470447 v _126_/A (sg13g2_inv_1)
     3    0.013621    0.062413    0.059671    0.530118 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.062434    0.000946    0.531064 ^ _161_/B (sg13g2_nand2_1)
     3    0.013607    0.089655    0.104563    0.635627 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.089700    0.001084    0.636711 v _177_/B (sg13g2_nand2_1)
     3    0.013102    0.075208    0.092628    0.729339 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.075220    0.000782    0.730122 ^ _179_/A (sg13g2_nand2_1)
     2    0.006387    0.055706    0.072454    0.802575 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055706    0.000199    0.802774 v _180_/B (sg13g2_nand2_1)
     1    0.004780    0.038943    0.050799    0.853573 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038944    0.000349    0.853922 ^ output24/A (sg13g2_buf_2)
     1    0.053026    0.114273    0.143736    0.997658 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114321    0.001918    0.999577 ^ sine_out[28] (out)
                                              0.999577   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.999577   data arrival time
---------------------------------------------------------------------------------------------
                                              2.850424   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005611    0.033602    0.171821    0.295006 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.033602    0.000357    0.295363 ^ fanout63/A (sg13g2_buf_2)
     5    0.030361    0.071629    0.106066    0.401429 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.071671    0.001449    0.402878 ^ fanout62/A (sg13g2_buf_1)
     4    0.025429    0.109904    0.143463    0.546341 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.109951    0.000886    0.547227 ^ fanout60/A (sg13g2_buf_8)
     8    0.032145    0.032524    0.109588    0.656815 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.032681    0.002816    0.659631 ^ _151_/A (sg13g2_nand2_2)
     5    0.021206    0.074351    0.076610    0.736242 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.074376    0.001135    0.737376 v _166_/B (sg13g2_nor2_1)
     1    0.004798    0.072800    0.075640    0.813017 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.072800    0.000356    0.813373 ^ _167_/B (sg13g2_nor2_1)
     1    0.004665    0.031329    0.047943    0.861316 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.031330    0.000187    0.861503 v output19/A (sg13g2_buf_2)
     1    0.052519    0.089635    0.132515    0.994018 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089876    0.003809    0.997827 v sine_out[23] (out)
                                              0.997827   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.997827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.852173   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027419    0.000861    0.489281 v _130_/A (sg13g2_nor2_1)
     2    0.012656    0.119351    0.112430    0.601711 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.119376    0.001420    0.603131 ^ _136_/B (sg13g2_nand2b_2)
     4    0.018828    0.081782    0.101026    0.704157 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.081838    0.001754    0.705910 v _277_/A (sg13g2_nor2_1)
     1    0.005215    0.064936    0.086784    0.792694 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.064938    0.000371    0.793065 ^ output32/A (sg13g2_buf_2)
     1    0.053156    0.114576    0.156728    0.949794 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.114665    0.001958    0.951751 ^ sine_out[5] (out)
                                              0.951751   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.951751   data arrival time
---------------------------------------------------------------------------------------------
                                              2.898248   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    0.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009165    0.036917    0.176322    0.299021 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036920    0.000386    0.299408 v fanout75/A (sg13g2_buf_8)
     6    0.032073    0.027374    0.082062    0.381469 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027475    0.001849    0.383318 v fanout74/A (sg13g2_buf_1)
     4    0.019674    0.069317    0.101689    0.485007 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.069343    0.001243    0.486249 v _140_/A (sg13g2_nor2_2)
     5    0.023491    0.112545    0.125923    0.612172 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.112552    0.000719    0.612891 ^ _152_/B (sg13g2_nor2_2)
     4    0.016172    0.051555    0.075135    0.688026 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.051570    0.000806    0.688833 v _283_/A2 (sg13g2_a21oi_1)
     1    0.004987    0.076241    0.090523    0.779356 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.076241    0.000368    0.779724 ^ output6/A (sg13g2_buf_2)
     1    0.051935    0.112198    0.160853    0.940578 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.112269    0.001579    0.942157 ^ sine_out[11] (out)
                                              0.942157   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.942157   data arrival time
---------------------------------------------------------------------------------------------
                                              2.907843   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095340    0.001268    0.656224 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004433    0.067806    0.103531    0.759755 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.067806    0.000177    0.759932 ^ output11/A (sg13g2_buf_2)
     1    0.051855    0.112011    0.156593    0.916525 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.112081    0.001554    0.918079 ^ sine_out[16] (out)
                                              0.918079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.918079   data arrival time
---------------------------------------------------------------------------------------------
                                              2.931921   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027411    0.000738    0.489158 v _131_/A (sg13g2_or2_1)
     6    0.024112    0.086948    0.161843    0.651001 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.086962    0.001091    0.652092 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005056    0.076726    0.093463    0.745556 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.076726    0.000380    0.745936 ^ output36/A (sg13g2_buf_2)
     1    0.052101    0.112527    0.161294    0.907230 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.112600    0.001628    0.908858 ^ sine_out[9] (out)
                                              0.908858   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908858   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941142   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    0.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.005523    0.026478    0.167430    0.290614 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026478    0.000349    0.290963 v fanout63/A (sg13g2_buf_2)
     5    0.029989    0.058820    0.101179    0.392143 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.059209    0.003910    0.396053 v fanout59/A (sg13g2_buf_8)
     8    0.029956    0.027409    0.092367    0.488420 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.027419    0.000861    0.489281 v _130_/A (sg13g2_nor2_1)
     2    0.012656    0.119351    0.112430    0.601711 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.119369    0.001223    0.602934 ^ _284_/A (sg13g2_and2_1)
     1    0.005136    0.036679    0.117522    0.720456 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036680    0.000355    0.720811 ^ output7/A (sg13g2_buf_2)
     1    0.052639    0.114116    0.140708    0.861520 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.114311    0.003860    0.865380 ^ sine_out[12] (out)
                                              0.865380   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.865380   data arrival time
---------------------------------------------------------------------------------------------
                                              2.984620   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149525    0.000831    1.270680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011687    0.098455    0.138531    1.409210 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098503    0.000854    1.410064 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007292    0.112690    0.134361    1.544425 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112706    0.000594    1.545019 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002817    0.062315    0.113915    1.658934 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.062315    0.000102    1.659036 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.659036   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001345    5.123198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973197   clock uncertainty
                                  0.000000    4.973197   clock reconvergence pessimism
                                 -0.126019    4.847178   library setup time
                                              4.847178   data required time
---------------------------------------------------------------------------------------------
                                              4.847178   data required time
                                             -1.659036   data arrival time
---------------------------------------------------------------------------------------------
                                              3.188142   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149525    0.000831    1.270680 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.011687    0.098455    0.138531    1.409210 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.098504    0.000894    1.410104 v _208_/B (sg13g2_xor2_1)
     1    0.002484    0.054674    0.116822    1.526926 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.054675    0.000087    1.527013 v _298_/D (sg13g2_dfrbpq_1)
                                              1.527013   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023132    0.001332    5.123185 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973185   clock uncertainty
                                  0.000000    4.973185   clock reconvergence pessimism
                                 -0.124317    4.848868   library setup time
                                              4.848868   data required time
---------------------------------------------------------------------------------------------
                                              4.848868   data required time
                                             -1.527013   data arrival time
---------------------------------------------------------------------------------------------
                                              3.321855   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009953    0.039217    0.178241    0.301197 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039218    0.000273    0.301470 v _127_/A (sg13g2_inv_1)
     1    0.007515    0.040868    0.045846    0.347316 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.040888    0.000726    0.348041 ^ output3/A (sg13g2_buf_2)
     1    0.051965    0.112634    0.142698    0.490739 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.112723    0.002606    0.493345 ^ signB (out)
                                              0.493345   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.493345   data arrival time
---------------------------------------------------------------------------------------------
                                              3.356655   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    0.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010107    0.050482    0.184906    0.307861 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050486    0.000478    0.308340 ^ output2/A (sg13g2_buf_2)
     1    0.051427    0.111568    0.146808    0.455148 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.111648    0.002441    0.457588 ^ sign (out)
                                              0.457588   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.457588   data arrival time
---------------------------------------------------------------------------------------------
                                              3.392412   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100672    0.000672    1.097073 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011687    0.149517    0.172776    1.269849 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.149526    0.000900    1.270748 ^ _204_/B (sg13g2_xor2_1)
     1    0.002550    0.057053    0.129764    1.400512 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.057053    0.000086    1.400599 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.400599   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    5.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973209   clock uncertainty
                                  0.000000    4.973209   clock reconvergence pessimism
                                 -0.124310    4.848899   library setup time
                                              4.848899   data required time
---------------------------------------------------------------------------------------------
                                              4.848899   data required time
                                             -1.400599   data arrival time
---------------------------------------------------------------------------------------------
                                              3.448300   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000275    0.963023 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011739    0.100630    0.133378    1.096401 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.100675    0.000805    1.097206 v _200_/A (sg13g2_xor2_1)
     1    0.002429    0.052243    0.121576    1.218782 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.052243    0.000164    1.218946 v _296_/D (sg13g2_dfrbpq_1)
                                              1.218946   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    5.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    5.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023140    0.001534    5.123386 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973386   clock uncertainty
                                  0.000000    4.973386   clock reconvergence pessimism
                                 -0.123438    4.849948   library setup time
                                              4.849948   data required time
---------------------------------------------------------------------------------------------
                                              4.849948   data required time
                                             -1.218946   data arrival time
---------------------------------------------------------------------------------------------
                                              3.631002   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000276    0.947049 ^ _213_/C (sg13g2_nand3_1)
     2    0.011865    0.119727    0.148916    1.095965 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.119727    0.000469    1.096434 v _214_/B (sg13g2_xnor2_1)
     1    0.003765    0.044092    0.121723    1.218157 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.044093    0.000231    1.218388 v _300_/D (sg13g2_dfrbpq_1)
                                              1.218388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023314    0.000793    5.122955 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972956   clock uncertainty
                                  0.000000    4.972956   clock reconvergence pessimism
                                 -0.120458    4.852498   library setup time
                                              4.852498   data required time
---------------------------------------------------------------------------------------------
                                              4.852498   data required time
                                             -1.218388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.634109   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023016    0.001132    0.056898 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019648    0.023108    0.064954    0.121852 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023133    0.001357    0.123209 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002730    0.019089    0.160677    0.283886 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019089    0.000108    0.283994 v fanout68/A (sg13g2_buf_2)
     5    0.033091    0.062947    0.102950    0.386944 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.062982    0.001388    0.388332 v fanout67/A (sg13g2_buf_8)
     8    0.034398    0.028974    0.095178    0.483509 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.029263    0.002795    0.486305 v _142_/A (sg13g2_or2_1)
     7    0.026819    0.095323    0.168652    0.654957 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095342    0.001310    0.656266 v _143_/B (sg13g2_nor2_1)
     2    0.008369    0.095082    0.105363    0.761630 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.095085    0.000440    0.762070 ^ _144_/B (sg13g2_nand2_1)
     2    0.007310    0.066593    0.088551    0.850621 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.066596    0.000507    0.851127 v _212_/B (sg13g2_nor2_1)
     2    0.008397    0.091064    0.095646    0.946773 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.091065    0.000276    0.947049 ^ _213_/C (sg13g2_nand3_1)
     2    0.011865    0.119727    0.148916    1.095965 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.119770    0.000578    1.096543 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005490    0.089824    0.074537    1.171080 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.089825    0.000376    1.171457 ^ _219_/A (sg13g2_inv_1)
     1    0.002395    0.027431    0.042661    1.214118 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027431    0.000166    1.214284 v _301_/D (sg13g2_dfrbpq_1)
                                              1.214284   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023320    0.000891    5.123054 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973054   clock uncertainty
                                  0.000000    4.973054   clock reconvergence pessimism
                                 -0.114454    4.858600   library setup time
                                              4.858600   data required time
---------------------------------------------------------------------------------------------
                                              4.858600   data required time
                                             -1.214284   data arrival time
---------------------------------------------------------------------------------------------
                                              3.644316   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035658    0.002659    0.777704 ^ _128_/A (sg13g2_inv_2)
     5    0.020461    0.039460    0.046057    0.823760 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039470    0.000514    0.824274 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010107    0.135189    0.138474    0.962748 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.135189    0.000364    0.963112 ^ _196_/A (sg13g2_xor2_1)
     1    0.002428    0.057269    0.129553    1.092665 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.057269    0.000165    1.092830 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.092830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023319    0.000878    5.123041 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973041   clock uncertainty
                                  0.000000    4.973041   clock reconvergence pessimism
                                 -0.124352    4.848689   library setup time
                                              4.848689   data required time
---------------------------------------------------------------------------------------------
                                              4.848689   data required time
                                             -1.092830   data arrival time
---------------------------------------------------------------------------------------------
                                              3.755859   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006553    0.037056    0.174662    0.297523 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037079    0.000290    0.297813 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009909    0.059371    0.385430    0.683243 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059371    0.000433    0.683677 ^ fanout76/A (sg13g2_buf_8)
     8    0.043665    0.035071    0.091368    0.775045 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.035600    0.002385    0.777430 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002106    0.063852    0.083032    0.860462 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.063852    0.000077    0.860538 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.860538   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023311    0.000536    5.122699 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972699   clock uncertainty
                                  0.000000    4.972699   clock reconvergence pessimism
                                 -0.126492    4.846208   library setup time
                                              4.846208   data required time
---------------------------------------------------------------------------------------------
                                              4.846208   data required time
                                             -0.860538   data arrival time
---------------------------------------------------------------------------------------------
                                              3.985669   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031825    0.002580    0.785263 v _128_/A (sg13g2_inv_2)
     5    0.020698    0.049792    0.050443    0.835706 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.049813    0.000839    0.836546 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.836546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015096    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    5.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    5.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    5.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    5.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    5.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972862   clock uncertainty
                                  0.000000    4.972862   clock reconvergence pessimism
                                 -0.121932    4.850930   library setup time
                                              4.850930   data required time
---------------------------------------------------------------------------------------------
                                              4.850930   data required time
                                             -0.836546   data arrival time
---------------------------------------------------------------------------------------------
                                              4.014384   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015096    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001176    0.000588    0.000588 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021707    0.022998    0.055178    0.055766 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023015    0.001115    0.056881 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020076    0.023310    0.065282    0.122163 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023313    0.000699    0.122862 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006503    0.029197    0.169919    0.292780 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029197    0.000291    0.293071 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009623    0.056059    0.394628    0.687700 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.056059    0.000420    0.688120 v fanout76/A (sg13g2_buf_8)
     8    0.042435    0.031291    0.094563    0.782683 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.031803    0.002490    0.785173 v _146_/A2 (sg13g2_o21ai_1)
     4    0.021547    0.239006    0.208615    0.993787 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.239013    0.001049    0.994836 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008478    0.090931    0.144962    1.139799 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.090931    0.000284    1.140082 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004832    0.086725    0.120613    1.260695 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.086726    0.000367    1.261062 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.006194    0.064316    0.089315    1.350377 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.064318    0.000658    1.351036 v _273_/A (sg13g2_nor2_1)
     1    0.006199    0.074731    0.086964    1.438000 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.074766    0.000655    1.438655 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003621    0.053207    0.069699    1.508353 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053207    0.000142    1.508495 v output15/A (sg13g2_buf_2)
     1    0.054809    0.093268    0.145060    1.653555 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.093611    0.004629    1.658184 v sine_out[1] (out)
                                              1.658184   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.658184   data arrival time
---------------------------------------------------------------------------------------------
                                              2.191816   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.422648e-05 0.000000e+00 4.413533e-09 9.423090e-05  59.4%
Combinational        6.040640e-07 1.398796e-06 3.987016e-08 2.042730e-06   1.3%
Clock                4.464079e-05 1.769215e-05 2.141074e-09 6.233508e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394713e-04 1.909095e-05 4.642476e-08 1.586087e-04 100.0%
                            87.9%        12.0%         0.0%
Writing metric power__internal__total: 0.00013947133265901357
Writing metric power__switching__total: 1.909094862639904e-5
Writing metric power__leakage__total: 4.6424759148067096e-8
Writing metric power__total: 0.0001586087018949911

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.15068703655820195
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122699 source latency _294_/CLK ^
-0.123386 target latency _296_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.150687 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.1504307138101423
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123386 source latency _296_/CLK ^
-0.122955 target latency _300_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.150431 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.26964453655348347
nom_typ_1p20V_25C: 0.26964453655348347
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.1918156798800603
nom_typ_1p20V_25C: 2.1918156798800603
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.269645
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.188142
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122699         network latency _294_/CLK
        0.123386 network latency _296_/CLK
---------------
0.122699 0.123386 latency
        0.000687 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.134410         network latency _294_/CLK
        0.135177 network latency _296_/CLK
---------------
0.134410 0.135177 latency
        0.000767 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.81 fmax = 551.92
%OL_END_REPORT
