/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.1.0-1ubuntu1~20.04 -fPIC -Os) */

module flop2flop(din, dout, clk);
  input clk;
  input din;
  output dout;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _00_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _01_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _02_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire _03_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire _04_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire _05_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire _06_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire _07_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire _08_;
  wire _09_;
  (* src = "flop2flop.v:14.7-14.10" *)
  (* src = "flop2flop.v:14.7-14.10" *)
  wire clk;
  (* src = "flop2flop.v:13.7-13.10" *)
  (* src = "flop2flop.v:13.7-13.10" *)
  wire din;
  (* keep = 32'h00000001 *)
  (* src = "flop2flop.v:15.12-15.16" *)
  (* keep = 32'h00000001 *)
  (* src = "flop2flop.v:15.12-15.16" *)
  wire dout;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:11.12-11.13" *)
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:10.12-10.13" *)
  wire _15_;
  (* keep = 32'h00000001 *)
  (* src = "flop2flop.v:17.5-17.7" *)
  wire q1;
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _16_ (
    .O(_09_),
    .EN(1'h1),
    .I(clk)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) _17_ (
    .O(_12_),
    .EN(1'h1),
    .I(din)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF _18_ (
    .O(dout),
    .I(_14_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF _19_ (
    .O(_11_),
    .I(_13_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _20_ (
    .C(_11_),
    .D(_12_),
    .E(1'h1),
    .Q(q1),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/ii/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _21_ (
    .C(_11_),
    .D(q1),
    .E(1'h1),
    .Q(_14_),
    .R(1'h1)
  );
  assign _13_ = _09_;
endmodule
