
*** Running vivado
    with args -log leon3mp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source leon3mp.tcl -notrace


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source leon3mp.tcl -notrace
Command: link_design -top leon3mp -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1161.051 ; gain = 566.281
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_0]'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:449]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_1'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:450]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:450]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:450]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:450]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks clk_fpga_1]'. [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc:450]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [V:/Vivado/leon3/project_1/project_1.srcs/constrs_1/imports/leon3-digilent-xc7z020/leon3mp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

12 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1161.051 ; gain = 904.078
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1161.051 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a871f038

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 7 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fbf5141e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 72 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 188831f84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 73 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 188831f84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 188831f84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1175.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 188831f84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.809 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ef2da131

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.973 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1175.809 ; gain = 14.758
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file leon3mp_drc_opted.rpt -pb leon3mp_drc_opted.pb -rpx leon3mp_drc_opted.rpx
Command: report_drc -file leon3mp_drc_opted.rpt -pb leon3mp_drc_opted.pb -rpx leon3mp_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1175.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90cb91e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.827 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad21b5e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b069794

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b069794

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16b069794

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11ab03979

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ab03979

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122628278

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1086ee300

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1086ee300

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e05283ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ad7c6e23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ad7c6e23

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000
Ending Placer Task | Checksum: a4218f64

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.809 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file leon3mp_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file leon3mp_utilization_placed.rpt -pb leon3mp_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1175.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1175.809 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8c58d24c ConstDB: 0 ShapeSum: 17c8bd18 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a51f50c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1284.863 ; gain = 109.055
Post Restoration Checksum: NetGraph: 79951952 NumContArr: 2b8a3777 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a51f50c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1290.766 ; gain = 114.957

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a51f50c9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1290.766 ; gain = 114.957
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1766fd6bc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7d045aa1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441
Phase 4 Rip-up And Reroute | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441
Phase 6 Post Hold Fix | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00807704 %
  Global Horizontal Routing Utilization  = 0.00397228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 150c210cf

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13959977b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1301.250 ; gain = 125.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1301.250 ; gain = 125.441
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1301.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file leon3mp_drc_routed.rpt -pb leon3mp_drc_routed.pb -rpx leon3mp_drc_routed.rpx
Command: report_drc -file leon3mp_drc_routed.rpt -pb leon3mp_drc_routed.pb -rpx leon3mp_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file leon3mp_methodology_drc_routed.rpt -pb leon3mp_methodology_drc_routed.pb -rpx leon3mp_methodology_drc_routed.rpx
Command: report_methodology -file leon3mp_methodology_drc_routed.rpt -pb leon3mp_methodology_drc_routed.pb -rpx leon3mp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file V:/Vivado/leon3/project_1/project_1.runs/impl_1/leon3mp_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
Command: report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.023 ; gain = 27.141
INFO: [runtcl-4] Executing : report_route_status -file leon3mp_route_status.rpt -pb leon3mp_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file leon3mp_timing_summary_routed.rpt -rpx leon3mp_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file leon3mp_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file leon3mp_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 14:04:55 2018...

*** Running vivado
    with args -log leon3mp.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source leon3mp.tcl -notrace


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source leon3mp.tcl -notrace
Command: open_checkpoint leon3mp_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 229.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [V:/Vivado/leon3/project_1/project_1.runs/impl_1/.Xil/Vivado-2992-STKServer/dcp1/leon3mp.xdc]
Finished Parsing XDC File [V:/Vivado/leon3/project_1/project_1.runs/impl_1/.Xil/Vivado-2992-STKServer/dcp1/leon3mp.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 593.785 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 593.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4.1 (64-bit) build 2117270
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:02:13 . Memory (MB): peak = 593.785 ; gain = 367.813
Command: write_bitstream -force leon3mp.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[1].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[2].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[3].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[4].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[5].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[6].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer gpio0.pio_pads[7].pio_pad/xcv.x0/cmos0.cmos_18.slow0.op/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:16:43 . Memory (MB): peak = 1069.059 ; gain = 475.273
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 14:27:23 2018...
