/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [37:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [20:0] celloutsig_0_25z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [38:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [23:0] celloutsig_1_0z;
  reg [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 6'h00;
    else _00_ <= in_data[64:59];
  assign celloutsig_1_4z = { celloutsig_1_1z[3:0], celloutsig_1_3z } && in_data[111:103];
  assign celloutsig_1_19z = celloutsig_1_10z && celloutsig_1_2z[6:1];
  assign celloutsig_0_5z = { in_data[49:48], celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_2z[1], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_8z[0], celloutsig_0_0z } && celloutsig_0_8z[5:2];
  assign celloutsig_0_10z = { celloutsig_0_8z[7], celloutsig_0_2z, celloutsig_0_6z } && { _00_[3:0], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_8z[8:3], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } && { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, _00_ };
  assign celloutsig_0_1z = in_data[70:59] && { in_data[85:80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_11z, _00_ } && { celloutsig_0_8z[12:7], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_15z = { in_data[87:45], celloutsig_0_2z } && { celloutsig_0_14z[20:2], celloutsig_0_8z, _00_, _00_ };
  assign celloutsig_0_16z = { in_data[48], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } && { celloutsig_0_8z[5:1], celloutsig_0_8z };
  assign celloutsig_0_21z = _00_ && { celloutsig_0_7z[23:19], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_17z[1:0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z } && celloutsig_0_11z[8:2];
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_3z } && celloutsig_0_18z[11:8];
  assign celloutsig_0_27z = { in_data[30:24], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z } && { celloutsig_0_18z[5:1], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[41:39] ~^ in_data[44:42];
  assign celloutsig_0_3z = { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_1z } ~^ in_data[9:7];
  assign celloutsig_1_5z = celloutsig_1_2z[2:0] ~^ celloutsig_1_2z[3:1];
  assign celloutsig_1_8z = { celloutsig_1_0z[21:12], celloutsig_1_5z } ~^ { celloutsig_1_0z[11:0], celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_2z[4:1] ~^ celloutsig_1_8z[5:2];
  assign celloutsig_1_18z = celloutsig_1_8z[3:1] ~^ celloutsig_1_9z[3:1];
  assign celloutsig_0_6z = _00_[4:2] ~^ in_data[62:60];
  assign celloutsig_0_7z = { in_data[59:50], _00_, celloutsig_0_3z, _00_, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } ~^ { in_data[42:5], celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[39:28], celloutsig_0_2z } ~^ { in_data[23:10], celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[48:36], celloutsig_0_5z } ~^ { celloutsig_0_8z[12:2], celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z } ~^ { celloutsig_0_7z[24:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_8z[14:1], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_5z } ~^ { in_data[61:54], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_18z = celloutsig_0_17z[13:2] ~^ { celloutsig_0_8z[8:6], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z ~^ { celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_6z[2:1], celloutsig_0_10z } ~^ { celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_8z[13:1], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_22z } ~^ { celloutsig_0_8z[7:4], celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_26z = { celloutsig_0_25z[13:9], celloutsig_0_18z } ~^ { celloutsig_0_18z[10:0], _00_ };
  assign celloutsig_1_1z = celloutsig_1_0z[17:5] ~^ in_data[114:102];
  assign celloutsig_1_2z = celloutsig_1_0z[10:4] ~^ celloutsig_1_1z[12:6];
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] ~^ celloutsig_1_0z[18:14];
  always_latch
    if (clkin_data[32]) celloutsig_1_10z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_10z = celloutsig_1_1z[11:6];
  always_latch
    if (clkin_data[32]) celloutsig_1_0z = 24'h000000;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[156:133];
  assign { out_data[130:128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
