
*** Running vivado
    with args -log filter_hpf.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filter_hpf.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 15 17:40:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source filter_hpf.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 531.535 ; gain = 202.602
Command: read_checkpoint -auto_incremental -incremental C:/Users/adity/OneDrive/Desktop/vivado_ws/2nd_HPF/2nd_HPF.srcs/utils_1/imports/synth_1/filter_hpf.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/adity/OneDrive/Desktop/vivado_ws/2nd_HPF/2nd_HPF.srcs/utils_1/imports/synth_1/filter_hpf.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top filter_hpf -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9980
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 992.379 ; gain = 450.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filter_hpf' [C:/Users/adity/OneDrive/Desktop/vivado_ws/2nd_HPF/2nd_HPF.srcs/sources_1/new/filter_hpf.v:2]
INFO: [Synth 8-6155] done synthesizing module 'filter_hpf' (0#1) [C:/Users/adity/OneDrive/Desktop/vivado_ws/2nd_HPF/2nd_HPF.srcs/sources_1/new/filter_hpf.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.293 ; gain = 559.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.293 ; gain = 559.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.293 ; gain = 559.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.293 ; gain = 559.555
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP accumulate1, operation Mode is: A''*(B:0x290d).
DSP Report: register y_buff_1_reg is absorbed into DSP accumulate1.
DSP Report: register y_buff_2_reg is absorbed into DSP accumulate1.
DSP Report: operator accumulate1 is absorbed into DSP accumulate1.
DSP Report: Generating DSP accumulate0, operation Mode is: PCIN+A*(B:0x333d).
DSP Report: operator accumulate0 is absorbed into DSP accumulate0.
DSP Report: operator accumulate4 is absorbed into DSP accumulate0.
DSP Report: Generating DSP accumulate0, operation Mode is: PCIN+(A:0x3fff9c19)*B''.
DSP Report: register accumulate0 is absorbed into DSP accumulate0.
DSP Report: register y_buff_1_reg is absorbed into DSP accumulate0.
DSP Report: operator accumulate0 is absorbed into DSP accumulate0.
DSP Report: operator accumulate2 is absorbed into DSP accumulate0.
DSP Report: Generating DSP accumulate0, operation Mode is: PCIN+(A:0x333d)*B''.
DSP Report: register x_buff_1_reg is absorbed into DSP accumulate0.
DSP Report: register x_buff_2_reg is absorbed into DSP accumulate0.
DSP Report: operator accumulate0 is absorbed into DSP accumulate0.
DSP Report: operator accumulate3 is absorbed into DSP accumulate0.
DSP Report: Generating DSP accumulate0, operation Mode is: PCIN+(A:0x3fff9986)*B2.
DSP Report: register x_buff_1_reg is absorbed into DSP accumulate0.
DSP Report: operator accumulate0 is absorbed into DSP accumulate0.
DSP Report: operator accumulate4 is absorbed into DSP accumulate0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
 Sort Area is  accumulate1_0 : 0 0 : 1007 5383 : Used 1 time 0
 Sort Area is  accumulate1_0 : 0 1 : 1127 5383 : Used 1 time 0
 Sort Area is  accumulate1_0 : 0 2 : 1048 5383 : Used 1 time 0
 Sort Area is  accumulate1_0 : 0 3 : 1160 5383 : Used 1 time 0
 Sort Area is  accumulate1_0 : 0 4 : 1041 5383 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter_hpf  | A''*(B:0x290d)          | 16     | 15     | -      | -      | 31     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+A*(B:0x333d)       | 16     | 15     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+(A:0x3fff9c19)*B'' | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+(A:0x333d)*B''     | 15     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+(A:0x3fff9986)*B2  | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filter_hpf  | A''*B       | 30     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+A*B    | 30     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+A*B''  | 30     | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+A*B''  | 14     | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filter_hpf  | PCIN+A*B'   | 30     | 18     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     5|
|3     |FDRE    |    16|
|4     |IBUF    |    18|
|5     |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    56|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1305.547 ; gain = 763.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1313.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2165bc3e
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1416.574 ; gain = 881.125
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adity/OneDrive/Desktop/vivado_ws/2nd_HPF/2nd_HPF.runs/synth_1/filter_hpf.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file filter_hpf_utilization_synth.rpt -pb filter_hpf_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 17:40:35 2024...
