!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/popovicz/nobreak_controle/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
ABFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ABFSR;                  \/*!< Offset: 0x2A8 (R\/W)  Auxiliary Bus Fault Status /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
ABFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ABFSR;                  \/*!< Offset: 0x2A8 (R\/W)  Auxiliary Bus Fault Status /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
ABS	Core/Src/ssd1306.c	/^#define ABS(/;"	d	file:
ACPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anonffb61ee61008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
ACPR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescale/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
ACR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ACR;          \/*!< FLASH Access Control register,                     Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
ACTLR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon6a8602f70b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anonffb61ee60b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon06ecc9730b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon06ecd1f50b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anone4871ec80b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon756d223a0b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon06ecd6360b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon06ece2f90b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon2d8340580b08	typeref:typename:__IOM uint32_t
ACTLR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register /;"	m	struct:__anon2db989db0b08	typeref:typename:__IOM uint32_t
ADC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC /;"	d
ADC1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC1 /;"	d
ADC1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC1_BASE /;"	d
ADC1_COMMON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC1_COMMON /;"	d
ADC1_COMMON_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC1_COMMON_BASE /;"	d
ADC1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  ADC1_IRQn                   = 12,     \/*!< ADC1 Interrupts                                   /;"	e	enum:__anon90f9dfd50103
ADCGroupRegularSequencerRanks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t                      ADCGroupRegularSequencerRanks; \/*!< ADC group regular sequencer/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:uint32_t
ADC_ANALOGWATCHDOG_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_1 /;"	d
ADC_ANALOGWATCHDOG_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_2 /;"	d
ADC_ANALOGWATCHDOG_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_3 /;"	d
ADC_ANALOGWATCHDOG_ALL_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_ALL_REG /;"	d
ADC_ANALOGWATCHDOG_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_NONE /;"	d
ADC_ANALOGWATCHDOG_SINGLE_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_ANALOGWATCHDOG_SINGLE_REG /;"	d
ADC_AWD1THRESHOLD_SHIFT_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(/;"	d
ADC_AWD1_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_AWD1_EVENT /;"	d
ADC_AWD2CR_AWD2CH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH /;"	d
ADC_AWD2CR_AWD2CH_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_0 /;"	d
ADC_AWD2CR_AWD2CH_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_1 /;"	d
ADC_AWD2CR_AWD2CH_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_10 /;"	d
ADC_AWD2CR_AWD2CH_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_11 /;"	d
ADC_AWD2CR_AWD2CH_12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_12 /;"	d
ADC_AWD2CR_AWD2CH_13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_13 /;"	d
ADC_AWD2CR_AWD2CH_14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_14 /;"	d
ADC_AWD2CR_AWD2CH_15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_15 /;"	d
ADC_AWD2CR_AWD2CH_16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_16 /;"	d
ADC_AWD2CR_AWD2CH_17	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_17 /;"	d
ADC_AWD2CR_AWD2CH_18	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_18 /;"	d
ADC_AWD2CR_AWD2CH_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_2 /;"	d
ADC_AWD2CR_AWD2CH_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_3 /;"	d
ADC_AWD2CR_AWD2CH_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_4 /;"	d
ADC_AWD2CR_AWD2CH_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_5 /;"	d
ADC_AWD2CR_AWD2CH_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_6 /;"	d
ADC_AWD2CR_AWD2CH_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_7 /;"	d
ADC_AWD2CR_AWD2CH_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_8 /;"	d
ADC_AWD2CR_AWD2CH_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_9 /;"	d
ADC_AWD2CR_AWD2CH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_Msk /;"	d
ADC_AWD2CR_AWD2CH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD2CR_AWD2CH_Pos /;"	d
ADC_AWD2_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_AWD2_EVENT /;"	d
ADC_AWD3CR_AWD3CH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH /;"	d
ADC_AWD3CR_AWD3CH_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_0 /;"	d
ADC_AWD3CR_AWD3CH_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_1 /;"	d
ADC_AWD3CR_AWD3CH_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_10 /;"	d
ADC_AWD3CR_AWD3CH_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_11 /;"	d
ADC_AWD3CR_AWD3CH_12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_12 /;"	d
ADC_AWD3CR_AWD3CH_13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_13 /;"	d
ADC_AWD3CR_AWD3CH_14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_14 /;"	d
ADC_AWD3CR_AWD3CH_15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_15 /;"	d
ADC_AWD3CR_AWD3CH_16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_16 /;"	d
ADC_AWD3CR_AWD3CH_17	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_17 /;"	d
ADC_AWD3CR_AWD3CH_18	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_18 /;"	d
ADC_AWD3CR_AWD3CH_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_2 /;"	d
ADC_AWD3CR_AWD3CH_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_3 /;"	d
ADC_AWD3CR_AWD3CH_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_4 /;"	d
ADC_AWD3CR_AWD3CH_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_5 /;"	d
ADC_AWD3CR_AWD3CH_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_6 /;"	d
ADC_AWD3CR_AWD3CH_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_7 /;"	d
ADC_AWD3CR_AWD3CH_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_8 /;"	d
ADC_AWD3CR_AWD3CH_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_9 /;"	d
ADC_AWD3CR_AWD3CH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_Msk /;"	d
ADC_AWD3CR_AWD3CH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_AWD3CR_AWD3CH_Pos /;"	d
ADC_AWD3_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_AWD3_EVENT /;"	d
ADC_AWD_CR12_REGOFFSETGAP_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR12_REGOFFSETGAP_MASK /;"	d
ADC_AWD_CR12_REGOFFSETGAP_VAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR12_REGOFFSETGAP_VAL /;"	d
ADC_AWD_CR1_CHANNEL_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR1_CHANNEL_MASK /;"	d
ADC_AWD_CR1_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR1_REGOFFSET /;"	d
ADC_AWD_CR23_CHANNEL_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR23_CHANNEL_MASK /;"	d
ADC_AWD_CR2_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR2_REGOFFSET /;"	d
ADC_AWD_CR3_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR3_REGOFFSET /;"	d
ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS /;"	d
ADC_AWD_CRX_REGOFFSET_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CRX_REGOFFSET_MASK /;"	d
ADC_AWD_CRX_REGOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CRX_REGOFFSET_POS /;"	d
ADC_AWD_CR_ALL_CHANNEL_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_CR_ALL_CHANNEL_MASK /;"	d
ADC_AWD_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_AWD_EVENT /;"	d
ADC_AWD_TR1_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TR1_REGOFFSET /;"	d
ADC_AWD_TR2_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TR2_REGOFFSET /;"	d
ADC_AWD_TR3_REGOFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TR3_REGOFFSET /;"	d
ADC_AWD_TRX_BIT_HIGH_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_BIT_HIGH_MASK /;"	d
ADC_AWD_TRX_BIT_HIGH_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_BIT_HIGH_POS /;"	d
ADC_AWD_TRX_BIT_HIGH_SHIFT4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_BIT_HIGH_SHIFT4 /;"	d
ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS /;"	d
ADC_AWD_TRX_REGOFFSET_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_REGOFFSET_MASK /;"	d
ADC_AWD_TRX_REGOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_AWD_TRX_REGOFFSET_POS /;"	d
ADC_AnalogWDGConfTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} ADC_AnalogWDGConfTypeDef;$/;"	t	typeref:struct:__anon8c95057b0408
ADC_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_BASE /;"	d
ADC_CALFACT_CALFACT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT /;"	d
ADC_CALFACT_CALFACT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_0 /;"	d
ADC_CALFACT_CALFACT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_1 /;"	d
ADC_CALFACT_CALFACT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_2 /;"	d
ADC_CALFACT_CALFACT_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_3 /;"	d
ADC_CALFACT_CALFACT_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_4 /;"	d
ADC_CALFACT_CALFACT_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_5 /;"	d
ADC_CALFACT_CALFACT_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_6 /;"	d
ADC_CALFACT_CALFACT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_Msk /;"	d
ADC_CALFACT_CALFACT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CALFACT_CALFACT_Pos /;"	d
ADC_CALIBRATION_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^#define ADC_CALIBRATION_TIMEOUT /;"	d	file:
ADC_CCR_LFMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_LFMEN /;"	d
ADC_CCR_LFMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_LFMEN_Msk /;"	d
ADC_CCR_LFMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_LFMEN_Pos /;"	d
ADC_CCR_PRESC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC /;"	d
ADC_CCR_PRESC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_0 /;"	d
ADC_CCR_PRESC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_1 /;"	d
ADC_CCR_PRESC_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_2 /;"	d
ADC_CCR_PRESC_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_3 /;"	d
ADC_CCR_PRESC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_Msk /;"	d
ADC_CCR_PRESC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_PRESC_Pos /;"	d
ADC_CCR_TSEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_TSEN /;"	d
ADC_CCR_TSEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_TSEN_Msk /;"	d
ADC_CCR_TSEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_TSEN_Pos /;"	d
ADC_CCR_VBATEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VBATEN /;"	d
ADC_CCR_VBATEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VBATEN_Msk /;"	d
ADC_CCR_VBATEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VBATEN_Pos /;"	d
ADC_CCR_VREFEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VREFEN /;"	d
ADC_CCR_VREFEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VREFEN_Msk /;"	d
ADC_CCR_VREFEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CCR_VREFEN_Pos /;"	d
ADC_CFGR1_ALIGN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_ALIGN /;"	d
ADC_CFGR1_ALIGN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_ALIGN_Msk /;"	d
ADC_CFGR1_ALIGN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_ALIGN_Pos /;"	d
ADC_CFGR1_AUTDLY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AUTDLY /;"	d
ADC_CFGR1_AUTOFF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AUTOFF /;"	d
ADC_CFGR1_AUTOFF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AUTOFF_Msk /;"	d
ADC_CFGR1_AUTOFF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AUTOFF_Pos /;"	d
ADC_CFGR1_AUTOOFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_AUTOOFF(/;"	d
ADC_CFGR1_AUTOWAIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_AUTOWAIT(/;"	d
ADC_CFGR1_AWD1CH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH /;"	d
ADC_CFGR1_AWD1CH_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_0 /;"	d
ADC_CFGR1_AWD1CH_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_1 /;"	d
ADC_CFGR1_AWD1CH_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_2 /;"	d
ADC_CFGR1_AWD1CH_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_3 /;"	d
ADC_CFGR1_AWD1CH_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_4 /;"	d
ADC_CFGR1_AWD1CH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_Msk /;"	d
ADC_CFGR1_AWD1CH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1CH_Pos /;"	d
ADC_CFGR1_AWD1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1EN /;"	d
ADC_CFGR1_AWD1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1EN_Msk /;"	d
ADC_CFGR1_AWD1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1EN_Pos /;"	d
ADC_CFGR1_AWD1SGL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1SGL /;"	d
ADC_CFGR1_AWD1SGL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1SGL_Msk /;"	d
ADC_CFGR1_AWD1SGL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_AWD1SGL_Pos /;"	d
ADC_CFGR1_AWDSGL_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CFGR1_AWDSGL_BITOFFSET_POS /;"	d
ADC_CFGR1_CHSELRMOD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CHSELRMOD /;"	d
ADC_CFGR1_CHSELRMOD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CHSELRMOD_Msk /;"	d
ADC_CFGR1_CHSELRMOD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CHSELRMOD_Pos /;"	d
ADC_CFGR1_CONT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CONT /;"	d
ADC_CFGR1_CONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_CONTINUOUS(/;"	d
ADC_CFGR1_CONT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CONT_Msk /;"	d
ADC_CFGR1_CONT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_CONT_Pos /;"	d
ADC_CFGR1_DISCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DISCEN /;"	d
ADC_CFGR1_DISCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DISCEN_Msk /;"	d
ADC_CFGR1_DISCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DISCEN_Pos /;"	d
ADC_CFGR1_DMACFG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMACFG /;"	d
ADC_CFGR1_DMACFG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMACFG_Msk /;"	d
ADC_CFGR1_DMACFG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMACFG_Pos /;"	d
ADC_CFGR1_DMACONTREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_DMACONTREQ(/;"	d
ADC_CFGR1_DMAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMAEN /;"	d
ADC_CFGR1_DMAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMAEN_Msk /;"	d
ADC_CFGR1_DMAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_DMAEN_Pos /;"	d
ADC_CFGR1_EXTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTEN /;"	d
ADC_CFGR1_EXTEN_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTEN_0 /;"	d
ADC_CFGR1_EXTEN_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTEN_1 /;"	d
ADC_CFGR1_EXTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTEN_Msk /;"	d
ADC_CFGR1_EXTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTEN_Pos /;"	d
ADC_CFGR1_EXTSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL /;"	d
ADC_CFGR1_EXTSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL_0 /;"	d
ADC_CFGR1_EXTSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL_1 /;"	d
ADC_CFGR1_EXTSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL_2 /;"	d
ADC_CFGR1_EXTSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL_Msk /;"	d
ADC_CFGR1_EXTSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_EXTSEL_Pos /;"	d
ADC_CFGR1_OVERRUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_OVERRUN(/;"	d
ADC_CFGR1_OVRMOD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_OVRMOD /;"	d
ADC_CFGR1_OVRMOD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_OVRMOD_Msk /;"	d
ADC_CFGR1_OVRMOD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_OVRMOD_Pos /;"	d
ADC_CFGR1_REG_DISCCONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CFGR1_REG_DISCCONTINUOUS(/;"	d
ADC_CFGR1_RES	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_RES /;"	d
ADC_CFGR1_RES_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_RES_0 /;"	d
ADC_CFGR1_RES_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_RES_1 /;"	d
ADC_CFGR1_RES_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CFGR1_RES_BITOFFSET_POS /;"	d
ADC_CFGR1_RES_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_RES_Msk /;"	d
ADC_CFGR1_RES_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_RES_Pos /;"	d
ADC_CFGR1_SCANDIR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_SCANDIR /;"	d
ADC_CFGR1_SCANDIR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_SCANDIR_Msk /;"	d
ADC_CFGR1_SCANDIR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_SCANDIR_Pos /;"	d
ADC_CFGR1_WAIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_WAIT /;"	d
ADC_CFGR1_WAIT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_WAIT_Msk /;"	d
ADC_CFGR1_WAIT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR1_WAIT_Pos /;"	d
ADC_CFGR2_CKMODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_CKMODE /;"	d
ADC_CFGR2_CKMODE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_CKMODE_0 /;"	d
ADC_CFGR2_CKMODE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_CKMODE_1 /;"	d
ADC_CFGR2_CKMODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_CKMODE_Msk /;"	d
ADC_CFGR2_CKMODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_CKMODE_Pos /;"	d
ADC_CFGR2_LFTRIG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_LFTRIG /;"	d
ADC_CFGR2_LFTRIG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_LFTRIG_Msk /;"	d
ADC_CFGR2_LFTRIG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_LFTRIG_Pos /;"	d
ADC_CFGR2_OVSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSE /;"	d
ADC_CFGR2_OVSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSE_Msk /;"	d
ADC_CFGR2_OVSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSE_Pos /;"	d
ADC_CFGR2_OVSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR /;"	d
ADC_CFGR2_OVSR_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR_0 /;"	d
ADC_CFGR2_OVSR_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR_1 /;"	d
ADC_CFGR2_OVSR_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR_2 /;"	d
ADC_CFGR2_OVSR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR_Msk /;"	d
ADC_CFGR2_OVSR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSR_Pos /;"	d
ADC_CFGR2_OVSS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS /;"	d
ADC_CFGR2_OVSS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_0 /;"	d
ADC_CFGR2_OVSS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_1 /;"	d
ADC_CFGR2_OVSS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_2 /;"	d
ADC_CFGR2_OVSS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_3 /;"	d
ADC_CFGR2_OVSS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_Msk /;"	d
ADC_CFGR2_OVSS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_OVSS_Pos /;"	d
ADC_CFGR2_TOVS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_TOVS /;"	d
ADC_CFGR2_TOVS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_TOVS_Msk /;"	d
ADC_CFGR2_TOVS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CFGR2_TOVS_Pos /;"	d
ADC_CHANNEL_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_0 /;"	d
ADC_CHANNEL_0_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_0_BITFIELD /;"	d
ADC_CHANNEL_0_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_0_NUMBER /;"	d
ADC_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_1 /;"	d
ADC_CHANNEL_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_10 /;"	d
ADC_CHANNEL_10_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_10_BITFIELD /;"	d
ADC_CHANNEL_10_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_10_NUMBER /;"	d
ADC_CHANNEL_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_11 /;"	d
ADC_CHANNEL_11_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_11_BITFIELD /;"	d
ADC_CHANNEL_11_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_11_NUMBER /;"	d
ADC_CHANNEL_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_12 /;"	d
ADC_CHANNEL_12_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_12_BITFIELD /;"	d
ADC_CHANNEL_12_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_12_NUMBER /;"	d
ADC_CHANNEL_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_13 /;"	d
ADC_CHANNEL_13_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_13_BITFIELD /;"	d
ADC_CHANNEL_13_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_13_NUMBER /;"	d
ADC_CHANNEL_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_14 /;"	d
ADC_CHANNEL_14_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_14_BITFIELD /;"	d
ADC_CHANNEL_14_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_14_NUMBER /;"	d
ADC_CHANNEL_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_15 /;"	d
ADC_CHANNEL_15_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_15_BITFIELD /;"	d
ADC_CHANNEL_15_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_15_NUMBER /;"	d
ADC_CHANNEL_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_16 /;"	d
ADC_CHANNEL_16_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_16_BITFIELD /;"	d
ADC_CHANNEL_16_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_16_NUMBER /;"	d
ADC_CHANNEL_17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_17 /;"	d
ADC_CHANNEL_17_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_17_BITFIELD /;"	d
ADC_CHANNEL_17_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_17_NUMBER /;"	d
ADC_CHANNEL_18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_18 /;"	d
ADC_CHANNEL_18_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_18_BITFIELD /;"	d
ADC_CHANNEL_18_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_18_NUMBER /;"	d
ADC_CHANNEL_1_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_1_BITFIELD /;"	d
ADC_CHANNEL_1_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_1_NUMBER /;"	d
ADC_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_2 /;"	d
ADC_CHANNEL_2_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_2_BITFIELD /;"	d
ADC_CHANNEL_2_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_2_NUMBER /;"	d
ADC_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_3 /;"	d
ADC_CHANNEL_3_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_3_BITFIELD /;"	d
ADC_CHANNEL_3_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_3_NUMBER /;"	d
ADC_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_4 /;"	d
ADC_CHANNEL_4_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_4_BITFIELD /;"	d
ADC_CHANNEL_4_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_4_NUMBER /;"	d
ADC_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_5 /;"	d
ADC_CHANNEL_5_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_5_BITFIELD /;"	d
ADC_CHANNEL_5_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_5_NUMBER /;"	d
ADC_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_6 /;"	d
ADC_CHANNEL_6_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_6_BITFIELD /;"	d
ADC_CHANNEL_6_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_6_NUMBER /;"	d
ADC_CHANNEL_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_7 /;"	d
ADC_CHANNEL_7_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_7_BITFIELD /;"	d
ADC_CHANNEL_7_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_7_NUMBER /;"	d
ADC_CHANNEL_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_8 /;"	d
ADC_CHANNEL_8_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_8_BITFIELD /;"	d
ADC_CHANNEL_8_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_8_NUMBER /;"	d
ADC_CHANNEL_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_9 /;"	d
ADC_CHANNEL_9_BITFIELD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_9_BITFIELD /;"	d
ADC_CHANNEL_9_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_9_NUMBER /;"	d
ADC_CHANNEL_CONF_RDY_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^#define ADC_CHANNEL_CONF_RDY_TIMEOUT /;"	d	file:
ADC_CHANNEL_ID_BITFIELD_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_BITFIELD_MASK /;"	d
ADC_CHANNEL_ID_INTERNAL_CH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_INTERNAL_CH /;"	d
ADC_CHANNEL_ID_INTERNAL_CH_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_INTERNAL_CH_MASK /;"	d
ADC_CHANNEL_ID_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_MASK /;"	d
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS /;"	d
ADC_CHANNEL_ID_NUMBER_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_MASK /;"	d
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 /;"	d
ADC_CHANNEL_ID_NUMBER_MASK_SEQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_MASK_SEQ /;"	d
ADC_CHANNEL_TEMPSENSOR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_TEMPSENSOR /;"	d
ADC_CHANNEL_VBAT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_VBAT /;"	d
ADC_CHANNEL_VBAT_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CHANNEL_VBAT_DIV4 /;"	d
ADC_CHANNEL_VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CHANNEL_VREFINT /;"	d
ADC_CHSELR_CHSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL /;"	d
ADC_CHSELR_CHSEL0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL0 /;"	d
ADC_CHSELR_CHSEL0_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL0_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL0_Msk /;"	d
ADC_CHSELR_CHSEL0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL0_Pos /;"	d
ADC_CHSELR_CHSEL1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL1 /;"	d
ADC_CHSELR_CHSEL10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL10 /;"	d
ADC_CHSELR_CHSEL10_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL10_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL10_Msk /;"	d
ADC_CHSELR_CHSEL10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL10_Pos /;"	d
ADC_CHSELR_CHSEL11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL11 /;"	d
ADC_CHSELR_CHSEL11_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL11_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL11_Msk /;"	d
ADC_CHSELR_CHSEL11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL11_Pos /;"	d
ADC_CHSELR_CHSEL12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL12 /;"	d
ADC_CHSELR_CHSEL12_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL12_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL12_Msk /;"	d
ADC_CHSELR_CHSEL12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL12_Pos /;"	d
ADC_CHSELR_CHSEL13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL13 /;"	d
ADC_CHSELR_CHSEL13_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL13_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL13_Msk /;"	d
ADC_CHSELR_CHSEL13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL13_Pos /;"	d
ADC_CHSELR_CHSEL14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL14 /;"	d
ADC_CHSELR_CHSEL14_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL14_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL14_Msk /;"	d
ADC_CHSELR_CHSEL14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL14_Pos /;"	d
ADC_CHSELR_CHSEL15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL15 /;"	d
ADC_CHSELR_CHSEL15_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL15_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL15_Msk /;"	d
ADC_CHSELR_CHSEL15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL15_Pos /;"	d
ADC_CHSELR_CHSEL16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL16 /;"	d
ADC_CHSELR_CHSEL16_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL16_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL16_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL16_Msk /;"	d
ADC_CHSELR_CHSEL16_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL16_Pos /;"	d
ADC_CHSELR_CHSEL17	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL17 /;"	d
ADC_CHSELR_CHSEL17_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL17_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL17_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL17_Msk /;"	d
ADC_CHSELR_CHSEL17_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL17_Pos /;"	d
ADC_CHSELR_CHSEL18	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL18 /;"	d
ADC_CHSELR_CHSEL18_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL18_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL18_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL18_Msk /;"	d
ADC_CHSELR_CHSEL18_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL18_Pos /;"	d
ADC_CHSELR_CHSEL1_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL1_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL1_Msk /;"	d
ADC_CHSELR_CHSEL1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL1_Pos /;"	d
ADC_CHSELR_CHSEL2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL2 /;"	d
ADC_CHSELR_CHSEL2_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL2_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL2_Msk /;"	d
ADC_CHSELR_CHSEL2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL2_Pos /;"	d
ADC_CHSELR_CHSEL3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL3 /;"	d
ADC_CHSELR_CHSEL3_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL3_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL3_Msk /;"	d
ADC_CHSELR_CHSEL3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL3_Pos /;"	d
ADC_CHSELR_CHSEL4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL4 /;"	d
ADC_CHSELR_CHSEL4_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL4_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL4_Msk /;"	d
ADC_CHSELR_CHSEL4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL4_Pos /;"	d
ADC_CHSELR_CHSEL5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL5 /;"	d
ADC_CHSELR_CHSEL5_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL5_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL5_Msk /;"	d
ADC_CHSELR_CHSEL5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL5_Pos /;"	d
ADC_CHSELR_CHSEL6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL6 /;"	d
ADC_CHSELR_CHSEL6_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL6_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL6_Msk /;"	d
ADC_CHSELR_CHSEL6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL6_Pos /;"	d
ADC_CHSELR_CHSEL7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL7 /;"	d
ADC_CHSELR_CHSEL7_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL7_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL7_Msk /;"	d
ADC_CHSELR_CHSEL7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL7_Pos /;"	d
ADC_CHSELR_CHSEL8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL8 /;"	d
ADC_CHSELR_CHSEL8_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL8_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL8_Msk /;"	d
ADC_CHSELR_CHSEL8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL8_Pos /;"	d
ADC_CHSELR_CHSEL9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL9 /;"	d
ADC_CHSELR_CHSEL9_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL9_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL9_Msk /;"	d
ADC_CHSELR_CHSEL9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL9_Pos /;"	d
ADC_CHSELR_CHSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL_Msk /;"	d
ADC_CHSELR_CHSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_CHSEL_Pos /;"	d
ADC_CHSELR_SQ1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1 /;"	d
ADC_CHSELR_SQ1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_0 /;"	d
ADC_CHSELR_SQ1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_1 /;"	d
ADC_CHSELR_SQ1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_2 /;"	d
ADC_CHSELR_SQ1_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_3 /;"	d
ADC_CHSELR_SQ1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_Msk /;"	d
ADC_CHSELR_SQ1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ1_Pos /;"	d
ADC_CHSELR_SQ2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2 /;"	d
ADC_CHSELR_SQ2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_0 /;"	d
ADC_CHSELR_SQ2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_1 /;"	d
ADC_CHSELR_SQ2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_2 /;"	d
ADC_CHSELR_SQ2_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_3 /;"	d
ADC_CHSELR_SQ2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_Msk /;"	d
ADC_CHSELR_SQ2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ2_Pos /;"	d
ADC_CHSELR_SQ2_TO_SQ8	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^#define ADC_CHSELR_SQ2_TO_SQ8 /;"	d	file:
ADC_CHSELR_SQ3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3 /;"	d
ADC_CHSELR_SQ3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_0 /;"	d
ADC_CHSELR_SQ3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_1 /;"	d
ADC_CHSELR_SQ3_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_2 /;"	d
ADC_CHSELR_SQ3_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_3 /;"	d
ADC_CHSELR_SQ3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_Msk /;"	d
ADC_CHSELR_SQ3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ3_Pos /;"	d
ADC_CHSELR_SQ4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4 /;"	d
ADC_CHSELR_SQ4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_0 /;"	d
ADC_CHSELR_SQ4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_1 /;"	d
ADC_CHSELR_SQ4_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_2 /;"	d
ADC_CHSELR_SQ4_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_3 /;"	d
ADC_CHSELR_SQ4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_Msk /;"	d
ADC_CHSELR_SQ4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ4_Pos /;"	d
ADC_CHSELR_SQ5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5 /;"	d
ADC_CHSELR_SQ5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_0 /;"	d
ADC_CHSELR_SQ5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_1 /;"	d
ADC_CHSELR_SQ5_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_2 /;"	d
ADC_CHSELR_SQ5_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_3 /;"	d
ADC_CHSELR_SQ5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_Msk /;"	d
ADC_CHSELR_SQ5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ5_Pos /;"	d
ADC_CHSELR_SQ6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6 /;"	d
ADC_CHSELR_SQ6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_0 /;"	d
ADC_CHSELR_SQ6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_1 /;"	d
ADC_CHSELR_SQ6_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_2 /;"	d
ADC_CHSELR_SQ6_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_3 /;"	d
ADC_CHSELR_SQ6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_Msk /;"	d
ADC_CHSELR_SQ6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ6_Pos /;"	d
ADC_CHSELR_SQ7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7 /;"	d
ADC_CHSELR_SQ7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_0 /;"	d
ADC_CHSELR_SQ7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_1 /;"	d
ADC_CHSELR_SQ7_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_2 /;"	d
ADC_CHSELR_SQ7_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_3 /;"	d
ADC_CHSELR_SQ7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_Msk /;"	d
ADC_CHSELR_SQ7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ7_Pos /;"	d
ADC_CHSELR_SQ8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8 /;"	d
ADC_CHSELR_SQ8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_0 /;"	d
ADC_CHSELR_SQ8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_1 /;"	d
ADC_CHSELR_SQ8_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_2 /;"	d
ADC_CHSELR_SQ8_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_3 /;"	d
ADC_CHSELR_SQ8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_Msk /;"	d
ADC_CHSELR_SQ8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ8_Pos /;"	d
ADC_CHSELR_SQ_ALL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ_ALL /;"	d
ADC_CHSELR_SQ_ALL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ_ALL_Msk /;"	d
ADC_CHSELR_SQ_ALL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CHSELR_SQ_ALL_Pos /;"	d
ADC_CLEAR_ERRORCODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLEAR_ERRORCODE(/;"	d
ADC_CLOCKPRESCALER_PCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV1 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV2 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV4 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV6 /;"	d
ADC_CLOCKPRESCALER_PCLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCKPRESCALER_PCLK_DIV8 /;"	d
ADC_CLOCK_ASYNC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_CLOCK_ASYNC /;"	d
ADC_CLOCK_ASYNC_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV1 /;"	d
ADC_CLOCK_ASYNC_DIV10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV10 /;"	d
ADC_CLOCK_ASYNC_DIV12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV12 /;"	d
ADC_CLOCK_ASYNC_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV128 /;"	d
ADC_CLOCK_ASYNC_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV16 /;"	d
ADC_CLOCK_ASYNC_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV2 /;"	d
ADC_CLOCK_ASYNC_DIV256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV256 /;"	d
ADC_CLOCK_ASYNC_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV32 /;"	d
ADC_CLOCK_ASYNC_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV4 /;"	d
ADC_CLOCK_ASYNC_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV6 /;"	d
ADC_CLOCK_ASYNC_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV64 /;"	d
ADC_CLOCK_ASYNC_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_ASYNC_DIV8 /;"	d
ADC_CLOCK_RATIO_VS_CPU_HIGHEST	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST /;"	d	file:
ADC_CLOCK_SYNC_PCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_SYNC_PCLK_DIV1 /;"	d
ADC_CLOCK_SYNC_PCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_SYNC_PCLK_DIV2 /;"	d
ADC_CLOCK_SYNC_PCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_CLOCK_SYNC_PCLK_DIV4 /;"	d
ADC_CR_ADCAL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADCAL /;"	d
ADC_CR_ADCAL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADCAL_Msk /;"	d
ADC_CR_ADCAL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADCAL_Pos /;"	d
ADC_CR_ADDIS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADDIS /;"	d
ADC_CR_ADDIS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADDIS_Msk /;"	d
ADC_CR_ADDIS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADDIS_Pos /;"	d
ADC_CR_ADEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADEN /;"	d
ADC_CR_ADEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADEN_Msk /;"	d
ADC_CR_ADEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADEN_Pos /;"	d
ADC_CR_ADSTART	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTART /;"	d
ADC_CR_ADSTART_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTART_Msk /;"	d
ADC_CR_ADSTART_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTART_Pos /;"	d
ADC_CR_ADSTP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTP /;"	d
ADC_CR_ADSTP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTP_Msk /;"	d
ADC_CR_ADSTP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADSTP_Pos /;"	d
ADC_CR_ADVREGEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADVREGEN /;"	d
ADC_CR_ADVREGEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADVREGEN_Msk /;"	d
ADC_CR_ADVREGEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_CR_ADVREGEN_Pos /;"	d
ADC_CR_BITS_PROPERTY_RS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_CR_BITS_PROPERTY_RS /;"	d
ADC_ChannelConfTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} ADC_ChannelConfTypeDef;$/;"	t	typeref:struct:__anon8c95057b0308
ADC_Common_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50308
ADC_ConversionStop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
ADC_DATAALIGN_LEFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_DATAALIGN_LEFT /;"	d
ADC_DATAALIGN_RIGHT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_DATAALIGN_RIGHT /;"	d
ADC_DISABLE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^#define ADC_DISABLE_TIMEOUT /;"	d	file:
ADC_DMAConvCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
ADC_DMAError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^static void ADC_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
ADC_DMAHalfConvCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
ADC_DR_DATA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA /;"	d
ADC_DR_DATA_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_0 /;"	d
ADC_DR_DATA_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_1 /;"	d
ADC_DR_DATA_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_10 /;"	d
ADC_DR_DATA_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_11 /;"	d
ADC_DR_DATA_12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_12 /;"	d
ADC_DR_DATA_13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_13 /;"	d
ADC_DR_DATA_14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_14 /;"	d
ADC_DR_DATA_15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_15 /;"	d
ADC_DR_DATA_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_2 /;"	d
ADC_DR_DATA_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_3 /;"	d
ADC_DR_DATA_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_4 /;"	d
ADC_DR_DATA_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_5 /;"	d
ADC_DR_DATA_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_6 /;"	d
ADC_DR_DATA_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_7 /;"	d
ADC_DR_DATA_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_8 /;"	d
ADC_DR_DATA_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_9 /;"	d
ADC_DR_DATA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_Msk /;"	d
ADC_DR_DATA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_DR_DATA_Pos /;"	d
ADC_Disable	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
ADC_ENABLE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^#define ADC_ENABLE_TIMEOUT /;"	d	file:
ADC_EOC_SEQ_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EOC_SEQ_CONV /;"	d
ADC_EOC_SINGLE_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EOC_SINGLE_CONV /;"	d
ADC_EOSMP_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EOSMP_EVENT /;"	d
ADC_EXTERNALTRIG0_T6_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG0_T6_TRGO /;"	d
ADC_EXTERNALTRIG1_T21_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG1_T21_CC2 /;"	d
ADC_EXTERNALTRIG2_T2_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG2_T2_TRGO /;"	d
ADC_EXTERNALTRIG3_T2_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG3_T2_CC4 /;"	d
ADC_EXTERNALTRIG4_T22_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG4_T22_TRGO /;"	d
ADC_EXTERNALTRIG7_EXT_IT11	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG7_EXT_IT11 /;"	d
ADC_EXTERNALTRIGCONVEDGE_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_FALLING /;"	d
ADC_EXTERNALTRIGCONVEDGE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_NONE /;"	d
ADC_EXTERNALTRIGCONVEDGE_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_RISING /;"	d
ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING /;"	d
ADC_EXTERNALTRIG_EDGE_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_FALLING /;"	d
ADC_EXTERNALTRIG_EDGE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_NONE /;"	d
ADC_EXTERNALTRIG_EDGE_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_RISING /;"	d
ADC_EXTERNALTRIG_EDGE_RISINGFALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING /;"	d
ADC_EXTERNALTRIG_EXT_IT11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_EXT_IT11 /;"	d
ADC_EXTERNALTRIG_T15_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T15_TRGO /;"	d
ADC_EXTERNALTRIG_T1_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T1_CC4 /;"	d
ADC_EXTERNALTRIG_T1_TRGO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T1_TRGO2 /;"	d
ADC_EXTERNALTRIG_T2_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T2_TRGO /;"	d
ADC_EXTERNALTRIG_T3_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T3_TRGO /;"	d
ADC_EXTERNALTRIG_T4_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T4_TRGO /;"	d
ADC_EXTERNALTRIG_T6_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_EXTERNALTRIG_T6_TRGO /;"	d
ADC_Enable	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
ADC_FLAG_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_AWD1 /;"	d
ADC_FLAG_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_AWD2 /;"	d
ADC_FLAG_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_AWD3 /;"	d
ADC_FLAG_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_CCRDY /;"	d
ADC_FLAG_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_EOC /;"	d
ADC_FLAG_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_EOS /;"	d
ADC_FLAG_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_EOSMP /;"	d
ADC_FLAG_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_OVR /;"	d
ADC_FLAG_POSTCONV_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_POSTCONV_ALL /;"	d
ADC_FLAG_RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_FLAG_RDY /;"	d
ADC_GET_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_GET_RESOLUTION(/;"	d
ADC_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} ADC_HandleTypeDef;$/;"	t	typeref:struct:__ADC_HandleTypeDef
ADC_IER_ADRDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_ADRDYIE /;"	d
ADC_IER_ADRDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_ADRDYIE_Msk /;"	d
ADC_IER_ADRDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_ADRDYIE_Pos /;"	d
ADC_IER_AWD1IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD1IE /;"	d
ADC_IER_AWD1IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD1IE_Msk /;"	d
ADC_IER_AWD1IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD1IE_Pos /;"	d
ADC_IER_AWD2IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD2IE /;"	d
ADC_IER_AWD2IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD2IE_Msk /;"	d
ADC_IER_AWD2IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD2IE_Pos /;"	d
ADC_IER_AWD3IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD3IE /;"	d
ADC_IER_AWD3IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD3IE_Msk /;"	d
ADC_IER_AWD3IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_AWD3IE_Pos /;"	d
ADC_IER_CCRDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_CCRDYIE /;"	d
ADC_IER_CCRDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_CCRDYIE_Msk /;"	d
ADC_IER_CCRDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_CCRDYIE_Pos /;"	d
ADC_IER_EOCALIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCALIE /;"	d
ADC_IER_EOCALIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCALIE_Msk /;"	d
ADC_IER_EOCALIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCALIE_Pos /;"	d
ADC_IER_EOCIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCIE /;"	d
ADC_IER_EOCIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCIE_Msk /;"	d
ADC_IER_EOCIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOCIE_Pos /;"	d
ADC_IER_EOSEQIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSEQIE /;"	d
ADC_IER_EOSIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSIE /;"	d
ADC_IER_EOSIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSIE_Msk /;"	d
ADC_IER_EOSIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSIE_Pos /;"	d
ADC_IER_EOSMPIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSMPIE /;"	d
ADC_IER_EOSMPIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSMPIE_Msk /;"	d
ADC_IER_EOSMPIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_EOSMPIE_Pos /;"	d
ADC_IER_OVRIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_OVRIE /;"	d
ADC_IER_OVRIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_OVRIE_Msk /;"	d
ADC_IER_OVRIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_IER_OVRIE_Pos /;"	d
ADC_ISR_ADRDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_ADRDY /;"	d
ADC_ISR_ADRDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_ADRDY_Msk /;"	d
ADC_ISR_ADRDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_ADRDY_Pos /;"	d
ADC_ISR_AWD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD1 /;"	d
ADC_ISR_AWD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD1_Msk /;"	d
ADC_ISR_AWD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD1_Pos /;"	d
ADC_ISR_AWD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD2 /;"	d
ADC_ISR_AWD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD2_Msk /;"	d
ADC_ISR_AWD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD2_Pos /;"	d
ADC_ISR_AWD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD3 /;"	d
ADC_ISR_AWD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD3_Msk /;"	d
ADC_ISR_AWD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_AWD3_Pos /;"	d
ADC_ISR_CCRDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_CCRDY /;"	d
ADC_ISR_CCRDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_CCRDY_Msk /;"	d
ADC_ISR_CCRDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_CCRDY_Pos /;"	d
ADC_ISR_EOC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOC /;"	d
ADC_ISR_EOCAL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOCAL /;"	d
ADC_ISR_EOCAL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOCAL_Msk /;"	d
ADC_ISR_EOCAL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOCAL_Pos /;"	d
ADC_ISR_EOC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOC_Msk /;"	d
ADC_ISR_EOC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOC_Pos /;"	d
ADC_ISR_EOS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOS /;"	d
ADC_ISR_EOSEQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOSEQ /;"	d
ADC_ISR_EOSMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOSMP /;"	d
ADC_ISR_EOSMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOSMP_Msk /;"	d
ADC_ISR_EOSMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOSMP_Pos /;"	d
ADC_ISR_EOS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOS_Msk /;"	d
ADC_ISR_EOS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_EOS_Pos /;"	d
ADC_ISR_OVR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_OVR /;"	d
ADC_ISR_OVR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_OVR_Msk /;"	d
ADC_ISR_OVR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_ISR_OVR_Pos /;"	d
ADC_IS_INDEPENDENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define ADC_IS_INDEPENDENT(/;"	d
ADC_IS_SOFTWARE_START_REGULAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IS_SOFTWARE_START_REGULAR(/;"	d
ADC_IT_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_AWD1 /;"	d
ADC_IT_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_AWD2 /;"	d
ADC_IT_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_AWD3 /;"	d
ADC_IT_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_CCRDY /;"	d
ADC_IT_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_EOC /;"	d
ADC_IT_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_EOS /;"	d
ADC_IT_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_EOSMP /;"	d
ADC_IT_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_OVR /;"	d
ADC_IT_RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_IT_RDY /;"	d
ADC_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} ADC_InitTypeDef;$/;"	t	typeref:struct:__anon8c95057b0208
ADC_OVERSAMPLING_RATIO_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_128 /;"	d
ADC_OVERSAMPLING_RATIO_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_16 /;"	d
ADC_OVERSAMPLING_RATIO_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_2 /;"	d
ADC_OVERSAMPLING_RATIO_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_256 /;"	d
ADC_OVERSAMPLING_RATIO_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_32 /;"	d
ADC_OVERSAMPLING_RATIO_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_4 /;"	d
ADC_OVERSAMPLING_RATIO_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_64 /;"	d
ADC_OVERSAMPLING_RATIO_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVERSAMPLING_RATIO_8 /;"	d
ADC_OVR_DATA_OVERWRITTEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVR_DATA_OVERWRITTEN /;"	d
ADC_OVR_DATA_PRESERVED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVR_DATA_PRESERVED /;"	d
ADC_OVR_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_OVR_EVENT /;"	d
ADC_OversamplingTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} ADC_OversamplingTypeDef;$/;"	t	typeref:struct:__anon8c95057b0108
ADC_RANK_CHANNEL_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RANK_CHANNEL_NUMBER /;"	d
ADC_RANK_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RANK_NONE /;"	d
ADC_REGULAR_GROUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define ADC_REGULAR_GROUP /;"	d
ADC_REGULAR_RANK_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_1 /;"	d
ADC_REGULAR_RANK_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_2 /;"	d
ADC_REGULAR_RANK_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_3 /;"	d
ADC_REGULAR_RANK_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_4 /;"	d
ADC_REGULAR_RANK_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_5 /;"	d
ADC_REGULAR_RANK_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_6 /;"	d
ADC_REGULAR_RANK_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_7 /;"	d
ADC_REGULAR_RANK_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_REGULAR_RANK_8 /;"	d
ADC_REG_RANK_1_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_2_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_3_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_4_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_5_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_6_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_7_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_8_SQRX_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS /;"	d
ADC_REG_RANK_ID_SQRX_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_RANK_ID_SQRX_MASK /;"	d
ADC_REG_TRIG_EDGE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_TRIG_EDGE_MASK /;"	d
ADC_REG_TRIG_EXTEN_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS /;"	d
ADC_REG_TRIG_EXTSEL_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS /;"	d
ADC_REG_TRIG_EXT_EDGE_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXT_EDGE_DEFAULT /;"	d
ADC_REG_TRIG_SOURCE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_REG_TRIG_SOURCE_MASK /;"	d
ADC_RESOLUTION10b	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_RESOLUTION10b /;"	d
ADC_RESOLUTION12b	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_RESOLUTION12b /;"	d
ADC_RESOLUTION6b	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_RESOLUTION6b /;"	d
ADC_RESOLUTION8b	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_RESOLUTION8b /;"	d
ADC_RESOLUTION_10B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RESOLUTION_10B /;"	d
ADC_RESOLUTION_12B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RESOLUTION_12B /;"	d
ADC_RESOLUTION_6B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RESOLUTION_6B /;"	d
ADC_RESOLUTION_8B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RESOLUTION_8B /;"	d
ADC_RIGHTBITSHIFT_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_1 /;"	d
ADC_RIGHTBITSHIFT_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_2 /;"	d
ADC_RIGHTBITSHIFT_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_3 /;"	d
ADC_RIGHTBITSHIFT_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_4 /;"	d
ADC_RIGHTBITSHIFT_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_5 /;"	d
ADC_RIGHTBITSHIFT_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_6 /;"	d
ADC_RIGHTBITSHIFT_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_7 /;"	d
ADC_RIGHTBITSHIFT_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_8 /;"	d
ADC_RIGHTBITSHIFT_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_RIGHTBITSHIFT_NONE /;"	d
ADC_SAMPLETIME_12CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_12CYCLES_5 /;"	d
ADC_SAMPLETIME_160CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_160CYCLES_5 /;"	d
ADC_SAMPLETIME_19CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_19CYCLES_5 /;"	d
ADC_SAMPLETIME_1CYCLE_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_1CYCLE_5 /;"	d
ADC_SAMPLETIME_2CYCLE_5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ADC_SAMPLETIME_2CYCLE_5 /;"	d
ADC_SAMPLETIME_39CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_39CYCLES_5 /;"	d
ADC_SAMPLETIME_3CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_3CYCLES_5 /;"	d
ADC_SAMPLETIME_79CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_79CYCLES_5 /;"	d
ADC_SAMPLETIME_7CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLETIME_7CYCLES_5 /;"	d
ADC_SAMPLINGTIME_COMMON_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLINGTIME_COMMON_1 /;"	d
ADC_SAMPLINGTIME_COMMON_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SAMPLINGTIME_COMMON_2 /;"	d
ADC_SAMPLING_TIME_CH_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SAMPLING_TIME_CH_MASK /;"	d
ADC_SAMPLING_TIME_SMP_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SAMPLING_TIME_SMP_MASK /;"	d
ADC_SAMPLING_TIME_SMP_SHIFT_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SAMPLING_TIME_SMP_SHIFT_MASK /;"	d
ADC_SCAN_DIRECTION_BACKWARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_DIRECTION_BACKWARD /;"	d
ADC_SCAN_DIRECTION_FORWARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_DIRECTION_FORWARD /;"	d
ADC_SCAN_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_DISABLE /;"	d
ADC_SCAN_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_ENABLE /;"	d
ADC_SCAN_SEQ_FIXED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_SEQ_FIXED /;"	d
ADC_SCAN_SEQ_FIXED_BACKWARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_SEQ_FIXED_BACKWARD /;"	d
ADC_SCAN_SEQ_FIXED_INT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_SEQ_FIXED_INT /;"	d
ADC_SCAN_SEQ_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SCAN_SEQ_MODE(/;"	d
ADC_SMPR_SMP1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1 /;"	d
ADC_SMPR_SMP1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1_0 /;"	d
ADC_SMPR_SMP1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1_1 /;"	d
ADC_SMPR_SMP1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1_2 /;"	d
ADC_SMPR_SMP1_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SMPR_SMP1_BITOFFSET_POS /;"	d
ADC_SMPR_SMP1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1_Msk /;"	d
ADC_SMPR_SMP1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP1_Pos /;"	d
ADC_SMPR_SMP2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2 /;"	d
ADC_SMPR_SMP2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2_0 /;"	d
ADC_SMPR_SMP2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2_1 /;"	d
ADC_SMPR_SMP2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2_2 /;"	d
ADC_SMPR_SMP2_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SMPR_SMP2_BITOFFSET_POS /;"	d
ADC_SMPR_SMP2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2_Msk /;"	d
ADC_SMPR_SMP2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMP2_Pos /;"	d
ADC_SMPR_SMPSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL /;"	d
ADC_SMPR_SMPSEL0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL0 /;"	d
ADC_SMPR_SMPSEL0_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_SMPR_SMPSEL0_BITOFFSET_POS /;"	d
ADC_SMPR_SMPSEL0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL0_Msk /;"	d
ADC_SMPR_SMPSEL0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL0_Pos /;"	d
ADC_SMPR_SMPSEL1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL1 /;"	d
ADC_SMPR_SMPSEL10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL10 /;"	d
ADC_SMPR_SMPSEL10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL10_Msk /;"	d
ADC_SMPR_SMPSEL10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL10_Pos /;"	d
ADC_SMPR_SMPSEL11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL11 /;"	d
ADC_SMPR_SMPSEL11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL11_Msk /;"	d
ADC_SMPR_SMPSEL11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL11_Pos /;"	d
ADC_SMPR_SMPSEL12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL12 /;"	d
ADC_SMPR_SMPSEL12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL12_Msk /;"	d
ADC_SMPR_SMPSEL12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL12_Pos /;"	d
ADC_SMPR_SMPSEL13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL13 /;"	d
ADC_SMPR_SMPSEL13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL13_Msk /;"	d
ADC_SMPR_SMPSEL13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL13_Pos /;"	d
ADC_SMPR_SMPSEL14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL14 /;"	d
ADC_SMPR_SMPSEL14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL14_Msk /;"	d
ADC_SMPR_SMPSEL14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL14_Pos /;"	d
ADC_SMPR_SMPSEL15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL15 /;"	d
ADC_SMPR_SMPSEL15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL15_Msk /;"	d
ADC_SMPR_SMPSEL15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL15_Pos /;"	d
ADC_SMPR_SMPSEL16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL16 /;"	d
ADC_SMPR_SMPSEL16_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL16_Msk /;"	d
ADC_SMPR_SMPSEL16_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL16_Pos /;"	d
ADC_SMPR_SMPSEL17	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL17 /;"	d
ADC_SMPR_SMPSEL17_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL17_Msk /;"	d
ADC_SMPR_SMPSEL17_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL17_Pos /;"	d
ADC_SMPR_SMPSEL18	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL18 /;"	d
ADC_SMPR_SMPSEL18_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL18_Msk /;"	d
ADC_SMPR_SMPSEL18_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL18_Pos /;"	d
ADC_SMPR_SMPSEL1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL1_Msk /;"	d
ADC_SMPR_SMPSEL1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL1_Pos /;"	d
ADC_SMPR_SMPSEL2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL2 /;"	d
ADC_SMPR_SMPSEL2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL2_Msk /;"	d
ADC_SMPR_SMPSEL2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL2_Pos /;"	d
ADC_SMPR_SMPSEL3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL3 /;"	d
ADC_SMPR_SMPSEL3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL3_Msk /;"	d
ADC_SMPR_SMPSEL3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL3_Pos /;"	d
ADC_SMPR_SMPSEL4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL4 /;"	d
ADC_SMPR_SMPSEL4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL4_Msk /;"	d
ADC_SMPR_SMPSEL4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL4_Pos /;"	d
ADC_SMPR_SMPSEL5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL5 /;"	d
ADC_SMPR_SMPSEL5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL5_Msk /;"	d
ADC_SMPR_SMPSEL5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL5_Pos /;"	d
ADC_SMPR_SMPSEL6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL6 /;"	d
ADC_SMPR_SMPSEL6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL6_Msk /;"	d
ADC_SMPR_SMPSEL6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL6_Pos /;"	d
ADC_SMPR_SMPSEL7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL7 /;"	d
ADC_SMPR_SMPSEL7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL7_Msk /;"	d
ADC_SMPR_SMPSEL7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL7_Pos /;"	d
ADC_SMPR_SMPSEL8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL8 /;"	d
ADC_SMPR_SMPSEL8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL8_Msk /;"	d
ADC_SMPR_SMPSEL8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL8_Pos /;"	d
ADC_SMPR_SMPSEL9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL9 /;"	d
ADC_SMPR_SMPSEL9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL9_Msk /;"	d
ADC_SMPR_SMPSEL9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL9_Pos /;"	d
ADC_SMPR_SMPSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL_Msk /;"	d
ADC_SMPR_SMPSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_SMPR_SMPSEL_Pos /;"	d
ADC_SOFTWARE_START	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_SOFTWARE_START /;"	d
ADC_STATE_CLR_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_STATE_CLR_SET /;"	d
ADC_STOP_CONVERSION_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^#define ADC_STOP_CONVERSION_TIMEOUT /;"	d	file:
ADC_TIMEOUT_CCRDY_CPU_CYCLES	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define ADC_TIMEOUT_CCRDY_CPU_CYCLES /;"	d	file:
ADC_TIMEOUT_DISABLE_CPU_CYCLES	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define ADC_TIMEOUT_DISABLE_CPU_CYCLES /;"	d	file:
ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES /;"	d	file:
ADC_TR1_HT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1 /;"	d
ADC_TR1_HT1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_0 /;"	d
ADC_TR1_HT1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_1 /;"	d
ADC_TR1_HT1_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_10 /;"	d
ADC_TR1_HT1_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_11 /;"	d
ADC_TR1_HT1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_2 /;"	d
ADC_TR1_HT1_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_3 /;"	d
ADC_TR1_HT1_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_4 /;"	d
ADC_TR1_HT1_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_5 /;"	d
ADC_TR1_HT1_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_6 /;"	d
ADC_TR1_HT1_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_7 /;"	d
ADC_TR1_HT1_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_8 /;"	d
ADC_TR1_HT1_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_9 /;"	d
ADC_TR1_HT1_BITOFFSET_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define ADC_TR1_HT1_BITOFFSET_POS /;"	d
ADC_TR1_HT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_Msk /;"	d
ADC_TR1_HT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_HT1_Pos /;"	d
ADC_TR1_LT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1 /;"	d
ADC_TR1_LT1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_0 /;"	d
ADC_TR1_LT1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_1 /;"	d
ADC_TR1_LT1_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_10 /;"	d
ADC_TR1_LT1_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_11 /;"	d
ADC_TR1_LT1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_2 /;"	d
ADC_TR1_LT1_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_3 /;"	d
ADC_TR1_LT1_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_4 /;"	d
ADC_TR1_LT1_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_5 /;"	d
ADC_TR1_LT1_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_6 /;"	d
ADC_TR1_LT1_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_7 /;"	d
ADC_TR1_LT1_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_8 /;"	d
ADC_TR1_LT1_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_9 /;"	d
ADC_TR1_LT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_Msk /;"	d
ADC_TR1_LT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR1_LT1_Pos /;"	d
ADC_TR2_HT2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2 /;"	d
ADC_TR2_HT2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_0 /;"	d
ADC_TR2_HT2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_1 /;"	d
ADC_TR2_HT2_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_10 /;"	d
ADC_TR2_HT2_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_11 /;"	d
ADC_TR2_HT2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_2 /;"	d
ADC_TR2_HT2_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_3 /;"	d
ADC_TR2_HT2_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_4 /;"	d
ADC_TR2_HT2_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_5 /;"	d
ADC_TR2_HT2_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_6 /;"	d
ADC_TR2_HT2_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_7 /;"	d
ADC_TR2_HT2_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_8 /;"	d
ADC_TR2_HT2_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_9 /;"	d
ADC_TR2_HT2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_Msk /;"	d
ADC_TR2_HT2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_HT2_Pos /;"	d
ADC_TR2_LT2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2 /;"	d
ADC_TR2_LT2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_0 /;"	d
ADC_TR2_LT2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_1 /;"	d
ADC_TR2_LT2_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_10 /;"	d
ADC_TR2_LT2_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_11 /;"	d
ADC_TR2_LT2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_2 /;"	d
ADC_TR2_LT2_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_3 /;"	d
ADC_TR2_LT2_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_4 /;"	d
ADC_TR2_LT2_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_5 /;"	d
ADC_TR2_LT2_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_6 /;"	d
ADC_TR2_LT2_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_7 /;"	d
ADC_TR2_LT2_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_8 /;"	d
ADC_TR2_LT2_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_9 /;"	d
ADC_TR2_LT2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_Msk /;"	d
ADC_TR2_LT2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR2_LT2_Pos /;"	d
ADC_TR3_HT3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3 /;"	d
ADC_TR3_HT3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_0 /;"	d
ADC_TR3_HT3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_1 /;"	d
ADC_TR3_HT3_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_10 /;"	d
ADC_TR3_HT3_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_11 /;"	d
ADC_TR3_HT3_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_2 /;"	d
ADC_TR3_HT3_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_3 /;"	d
ADC_TR3_HT3_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_4 /;"	d
ADC_TR3_HT3_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_5 /;"	d
ADC_TR3_HT3_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_6 /;"	d
ADC_TR3_HT3_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_7 /;"	d
ADC_TR3_HT3_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_8 /;"	d
ADC_TR3_HT3_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_9 /;"	d
ADC_TR3_HT3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_Msk /;"	d
ADC_TR3_HT3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_HT3_Pos /;"	d
ADC_TR3_LT3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3 /;"	d
ADC_TR3_LT3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_0 /;"	d
ADC_TR3_LT3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_1 /;"	d
ADC_TR3_LT3_10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_10 /;"	d
ADC_TR3_LT3_11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_11 /;"	d
ADC_TR3_LT3_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_2 /;"	d
ADC_TR3_LT3_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_3 /;"	d
ADC_TR3_LT3_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_4 /;"	d
ADC_TR3_LT3_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_5 /;"	d
ADC_TR3_LT3_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_6 /;"	d
ADC_TR3_LT3_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_7 /;"	d
ADC_TR3_LT3_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_8 /;"	d
ADC_TR3_LT3_9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_9 /;"	d
ADC_TR3_LT3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_Msk /;"	d
ADC_TR3_LT3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define ADC_TR3_LT3_Pos /;"	d
ADC_TRIGGEREDMODE_MULTI_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_TRIGGEREDMODE_MULTI_TRIGGER /;"	d
ADC_TRIGGEREDMODE_SINGLE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_TRIGGEREDMODE_SINGLE_TRIGGER /;"	d
ADC_TRIGGER_FREQ_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_TRIGGER_FREQ_HIGH /;"	d
ADC_TRIGGER_FREQ_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define ADC_TRIGGER_FREQ_LOW /;"	d
ADC_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50208
ADR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t
ADR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t
ADR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t
AES_CLEARFLAG_CCF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_CCF /;"	d
AES_CLEARFLAG_RDERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_RDERR /;"	d
AES_CLEARFLAG_WRERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_CLEARFLAG_WRERR /;"	d
AES_FLAG_CCF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_FLAG_CCF /;"	d
AES_FLAG_RDERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_FLAG_RDERR /;"	d
AES_FLAG_WRERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_FLAG_WRERR /;"	d
AES_IT_CC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_IT_CC /;"	d
AES_IT_ERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AES_IT_ERR /;"	d
AF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AF1;         \/*!< TIM alternate function register 1,        Address offset: 0x6/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
AF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AF2;         \/*!< TIM alternate function register 2,        Address offset: 0x6/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
AFR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AFR[2];      \/*!< GPIO alternate function registers,     Address offset: 0x20-0/;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t[2]
AFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
AFSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Regi/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
AGAIN	Core/Src/dns.c	/^#define	AGAIN	/;"	d	file:
AHBCLKDivider	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t AHBCLKDivider;         \/*!< The AHB clock (HCLK) divider. This clock is derived from/;"	m	struct:__anon8dc819ab0308	typeref:typename:uint32_t
AHBENR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AHBENR;      \/*!< RCC AHB peripherals clock enable register,                   /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
AHBPCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t AHBPCR;                 \/*!< Offset: 0x298 (R\/W)  AHBP Control Register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
AHBPCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t AHBPCR;                 \/*!< Offset: 0x298 (R\/W)  AHBP Control Register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
AHBPERIPH_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define AHBPERIPH_BASE /;"	d
AHBPrescTable	Core/Src/system_stm32g0xx.c	/^  const uint32_t AHBPrescTable[16UL] = {0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4/;"	v	typeref:typename:const uint32_t[16UL]
AHBRSTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AHBRSTR;     \/*!< RCC AHB peripherals reset register,                          /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
AHBSCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t AHBSCR;                 \/*!< Offset: 0x2A0 (R\/W)  AHB Slave Control Register /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
AHBSCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t AHBSCR;                 \/*!< Offset: 0x2A0 (R\/W)  AHB Slave Control Register /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
AHBSMENR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AHBSMENR;    \/*!< RCC AHB peripheral clocks enable in sleep mode register,     /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
AIRCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
AIRCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and R/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
ALL_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ALL_CHANNELS /;"	d
ALRMAR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ALRMAR;      \/*!< RTC alarm A register,                                      Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
ALRMASSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ALRMASSR;    \/*!< RTC alarm A sub second register,                           Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
ALRMBR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ALRMBR;      \/*!< RTC alarm B register,                                      Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
ALRMBSSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ALRMBSSR;    \/*!< RTC alarm B sub second register,                           Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
APB1CLKDivider	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t APB1CLKDivider;        \/*!< The APB1 clock (PCLK1) divider. This clock is derived fr/;"	m	struct:__anon8dc819ab0308	typeref:typename:uint32_t
APBENR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBENR1;     \/*!< RCC APB peripherals clock enable register1,                  /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APBENR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBENR2;     \/*!< RCC APB peripherals clock enable register2,                  /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APBFZ1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBFZ1;      \/*!< Debug APB freeze register 1,     Address offset: 0x08 *\/$/;"	m	struct:__anon90f9dfd50508	typeref:typename:__IO uint32_t
APBFZ2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBFZ2;      \/*!< Debug APB freeze register 2,     Address offset: 0x0C *\/$/;"	m	struct:__anon90f9dfd50508	typeref:typename:__IO uint32_t
APBPERIPH_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define APBPERIPH_BASE /;"	d
APBPrescTable	Core/Src/system_stm32g0xx.c	/^  const uint32_t APBPrescTable[8UL] =  {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};$/;"	v	typeref:typename:const uint32_t[8UL]
APBRSTR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBRSTR1;    \/*!< RCC APB peripherals reset register 1,                        /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APBRSTR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBRSTR2;    \/*!< RCC APB peripherals reset register 2,                        /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APBSMENR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBSMENR1;   \/*!< RCC APB peripheral clocks enable in sleep mode register1,    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APBSMENR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t APBSMENR2;   \/*!< RCC APB peripheral clocks enable in sleep mode register2,    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
APSR_C_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_C_Msk /;"	d
APSR_C_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_C_Msk /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_C_Pos /;"	d
APSR_C_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_C_Pos /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_GE_Msk /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_GE_Pos /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_GE_Pos /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_GE_Pos /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_GE_Pos /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_GE_Pos /;"	d
APSR_GE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_GE_Pos /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_N_Msk /;"	d
APSR_N_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_N_Msk /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_N_Pos /;"	d
APSR_N_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_N_Pos /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_Q_Msk /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_Q_Pos /;"	d
APSR_Q_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_Q_Pos /;"	d
APSR_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} APSR_Type;$/;"	t	typeref:union:__anon6a8602f7010a
APSR_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} APSR_Type;$/;"	t	typeref:union:__anonffb016bb010a
APSR_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} APSR_Type;$/;"	t	typeref:union:__anonffb61ee6010a
APSR_Type	Drivers/CMSIS/Include/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon06ecc532010a
APSR_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon27cf0196010a
APSR_Type	Drivers/CMSIS/Include/core_cm1.h	/^} APSR_Type;$/;"	t	typeref:union:__anon06ecc973010a
APSR_Type	Drivers/CMSIS/Include/core_cm23.h	/^} APSR_Type;$/;"	t	typeref:union:__anone4869267010a
APSR_Type	Drivers/CMSIS/Include/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon06ecd1f5010a
APSR_Type	Drivers/CMSIS/Include/core_cm33.h	/^} APSR_Type;$/;"	t	typeref:union:__anone4871ec8010a
APSR_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} APSR_Type;$/;"	t	typeref:union:__anon756d223a010a
APSR_Type	Drivers/CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon06ecd636010a
APSR_Type	Drivers/CMSIS/Include/core_cm7.h	/^} APSR_Type;$/;"	t	typeref:union:__anon06ece2f9010a
APSR_Type	Drivers/CMSIS/Include/core_sc000.h	/^} APSR_Type;$/;"	t	typeref:union:__anon2d834058010a
APSR_Type	Drivers/CMSIS/Include/core_sc300.h	/^} APSR_Type;$/;"	t	typeref:union:__anon2db989db010a
APSR_V_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_V_Msk /;"	d
APSR_V_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_V_Msk /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_V_Pos /;"	d
APSR_V_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_V_Pos /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define APSR_Z_Pos /;"	d
APSR_Z_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define APSR_Z_Pos /;"	d
ARM_MPU_ACCESS_	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_ACCESS_(/;"	d
ARM_MPU_ACCESS_DEVICE	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_ACCESS_DEVICE(/;"	d
ARM_MPU_ACCESS_NORMAL	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_ACCESS_NORMAL(/;"	d
ARM_MPU_ACCESS_ORDERED	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_ACCESS_ORDERED /;"	d
ARM_MPU_AP_	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_AP_(/;"	d
ARM_MPU_AP_FULL	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_FULL /;"	d
ARM_MPU_AP_NONE	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_NONE /;"	d
ARM_MPU_AP_PRIV	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_PRIV /;"	d
ARM_MPU_AP_PRO	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_PRO /;"	d
ARM_MPU_AP_RO	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_RO /;"	d
ARM_MPU_AP_URO	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_AP_URO /;"	d
ARM_MPU_ARMV7_H	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_ARMV7_H$/;"	d
ARM_MPU_ARMV8_H	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ARMV8_H$/;"	d
ARM_MPU_ATTR	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR(/;"	d
ARM_MPU_ATTR_DEVICE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_DEVICE /;"	d
ARM_MPU_ATTR_DEVICE_GRE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_DEVICE_GRE /;"	d
ARM_MPU_ATTR_DEVICE_nGRE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_DEVICE_nGRE /;"	d
ARM_MPU_ATTR_DEVICE_nGnRE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_DEVICE_nGnRE /;"	d
ARM_MPU_ATTR_DEVICE_nGnRnE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_DEVICE_nGnRnE /;"	d
ARM_MPU_ATTR_MEMORY_	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_MEMORY_(/;"	d
ARM_MPU_ATTR_NON_CACHEABLE	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_ATTR_NON_CACHEABLE /;"	d
ARM_MPU_CACHEP_NOCACHE	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_CACHEP_NOCACHE /;"	d
ARM_MPU_CACHEP_WB_NWA	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_CACHEP_WB_NWA /;"	d
ARM_MPU_CACHEP_WB_WRA	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_CACHEP_WB_WRA /;"	d
ARM_MPU_CACHEP_WT_NWA	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_CACHEP_WT_NWA /;"	d
ARM_MPU_ClrRegion	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_ClrRegion	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_ClrRegionEx	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_ClrRegion_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Disable	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Disable	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Disable_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Disable_NS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Enable	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Enable	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Enable_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Load	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) $/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Load	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) $/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_LoadEx	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, /;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_Load_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) $/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_OrderedMemcpy	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT sr/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_OrderedMemcpy	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT sr/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_RASR	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_RASR(/;"	d
ARM_MPU_RASR_EX	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_RASR_EX(/;"	d
ARM_MPU_RBAR	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_RBAR(/;"	d
ARM_MPU_RBAR	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_RBAR(/;"	d
ARM_MPU_REGION_SIZE_128B	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_128B /;"	d
ARM_MPU_REGION_SIZE_128KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_128KB /;"	d
ARM_MPU_REGION_SIZE_128MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_128MB /;"	d
ARM_MPU_REGION_SIZE_16KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_16KB /;"	d
ARM_MPU_REGION_SIZE_16MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_16MB /;"	d
ARM_MPU_REGION_SIZE_1GB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_1GB /;"	d
ARM_MPU_REGION_SIZE_1KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_1KB /;"	d
ARM_MPU_REGION_SIZE_1MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_1MB /;"	d
ARM_MPU_REGION_SIZE_256B	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_256B /;"	d
ARM_MPU_REGION_SIZE_256KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_256KB /;"	d
ARM_MPU_REGION_SIZE_256MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_256MB /;"	d
ARM_MPU_REGION_SIZE_2GB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_2GB /;"	d
ARM_MPU_REGION_SIZE_2KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_2KB /;"	d
ARM_MPU_REGION_SIZE_2MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_2MB /;"	d
ARM_MPU_REGION_SIZE_32B	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_32B /;"	d
ARM_MPU_REGION_SIZE_32KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_32KB /;"	d
ARM_MPU_REGION_SIZE_32MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_32MB /;"	d
ARM_MPU_REGION_SIZE_4GB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_4GB /;"	d
ARM_MPU_REGION_SIZE_4KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_4KB /;"	d
ARM_MPU_REGION_SIZE_4MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_4MB /;"	d
ARM_MPU_REGION_SIZE_512B	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_512B /;"	d
ARM_MPU_REGION_SIZE_512KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_512KB /;"	d
ARM_MPU_REGION_SIZE_512MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_512MB /;"	d
ARM_MPU_REGION_SIZE_64B	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_64B /;"	d
ARM_MPU_REGION_SIZE_64KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_64KB /;"	d
ARM_MPU_REGION_SIZE_64MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_64MB /;"	d
ARM_MPU_REGION_SIZE_8KB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_8KB /;"	d
ARM_MPU_REGION_SIZE_8MB	Drivers/CMSIS/Include/mpu_armv7.h	/^#define ARM_MPU_REGION_SIZE_8MB /;"	d
ARM_MPU_RLAR	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_RLAR(/;"	d
ARM_MPU_RLAR_PXN	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_RLAR_PXN(/;"	d
ARM_MPU_Region_t	Drivers/CMSIS/Include/mpu_armv7.h	/^} ARM_MPU_Region_t;$/;"	t	typeref:struct:__anonaf31c3880108
ARM_MPU_Region_t	Drivers/CMSIS/Include/mpu_armv8.h	/^} ARM_MPU_Region_t;$/;"	t	typeref:struct:__anonaf31c7c90108
ARM_MPU_SH_INNER	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_SH_INNER /;"	d
ARM_MPU_SH_NON	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_SH_NON /;"	d
ARM_MPU_SH_OUTER	Drivers/CMSIS/Include/mpu_armv8.h	/^#define ARM_MPU_SH_OUTER /;"	d
ARM_MPU_SetMemAttr	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetMemAttrEx	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetMemAttr_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetRegion	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetRegion	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetRegionEx	Drivers/CMSIS/Include/mpu_armv7.h	/^__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)$/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetRegionEx	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rl/;"	f	typeref:typename:__STATIC_INLINE void
ARM_MPU_SetRegion_NS	Drivers/CMSIS/Include/mpu_armv8.h	/^__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)$/;"	f	typeref:typename:__STATIC_INLINE void
ARR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,                 Address offset: 0x2/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
ATOI	Core/Src/httpParser.c	/^uint16_t ATOI($/;"	f	typeref:typename:uint16_t
AWD1_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AWD1_EVENT /;"	d
AWD2CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AWD2CR;       \/*!< ADC analog watchdog 2 configuration register,  Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
AWD2_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AWD2_EVENT /;"	d
AWD3CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t AWD3CR;       \/*!< ADC analog watchdog 3 configuration register,  Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
AWD3_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AWD3_EVENT /;"	d
AWD_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define AWD_EVENT /;"	d
AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c);              \/*!< I2C Abort cal/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* AbortCpltCallback)(struct __SPI_HandleTypeDef *hspi);          \/*!< SPI Abort callbac/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* AbortCpltCallback)(struct __UART_HandleTypeDef *huart);         \/*!< UART Abort Compl/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
AbortReceiveCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* AbortReceiveCpltCallback)(struct __UART_HandleTypeDef *huart);  \/*!< UART Abort Recei/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
AbortTransmitCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* AbortTransmitCpltCallback)(struct __UART_HandleTypeDef *huart); \/*!< UART Abort Trans/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
AccessPermission	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t AccessPermission;      \/*!< Specifies the region access permission type.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
AdcClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t AdcClockSelection;      \/*!< Specifies ADC interface clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
AddrCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t Ad/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c,uint8_t TransferDirection,uint16_t AddrMatchCode)
AddrEventCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO uint32_t              AddrEventCount; \/*!< I2C Address Event counter                 *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO uint32_t
Address	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          Address;           \/* Internal variable to save address selected for progra/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
Address	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^  uint8_t Address;             \/*!< UART\/USART node address (7-bit long max). *\/$/;"	m	struct:__anonacbdd64b0108	typeref:typename:uint8_t
AddressLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^  uint16_t AddressLength;      \/*!< Specifies whether the address is 4 or 7-bit long.$/;"	m	struct:__anonacbdd64b0108	typeref:typename:uint16_t
AddressingMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t AddressingMode;      \/*!< Specifies if 7-bit or 10-bit addressing mode is selected.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
AdvFeatureInit	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t AdvFeatureInit;        \/*!< Specifies which advanced UART features is initialized. S/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
AdvancedInit	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_AdvFeatureInitTypeDef AdvancedInit;           \/*!< UART Advanced Features initialization/;"	m	struct:__UART_HandleTypeDef	typeref:typename:UART_AdvFeatureInitTypeDef
Alternate	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  uint32_t Alternate;  \/*!< Peripheral to be connected to the selected pins$/;"	m	struct:__anon2e1226620108	typeref:typename:uint32_t
AutoBaudRateEnable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t AutoBaudRateEnable;    \/*!< Specifies whether auto Baud rate detection is enabled.$/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
AutoBaudRateMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t AutoBaudRateMode;      \/*!< If auto Baud rate detection is enabled, specifies how th/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
AutoReloadPreload	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t AutoReloadPreload;  \/*!< Specifies the auto-reload preload.$/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
AutomaticOutput	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t AutomaticOutput;      \/*!< TIM Automatic Output Enable state$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
BDCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BDCR;        \/*!< RCC Backup Domain Control Register,                          /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
BDCR_BDRST_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDCR_BDRST_BB /;"	d
BDCR_BYTE0_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDCR_BYTE0_ADDRESS /;"	d
BDCR_REG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define BDCR_REG_INDEX /;"	d
BDCR_RTCEN_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDCR_RTCEN_BB /;"	d
BDMA_REQUEST_LP_UART1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDMA_REQUEST_LP_UART1_RX /;"	d
BDMA_REQUEST_LP_UART1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDMA_REQUEST_LP_UART1_TX /;"	d
BDRST_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDRST_BITNUMBER /;"	d
BDRST_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BDRST_BitNumber /;"	d
BDTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BDTR;        \/*!< TIM break and dead-time register,         Address offset: 0x4/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
BFAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
BFAR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register */;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
BKP0R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BKP0R;          \/*!< TAMP backup register 0,                                   /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
BKP1R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BKP1R;          \/*!< TAMP backup register 1,                                   /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
BKP2R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BKP2R;          \/*!< TAMP backup register 2,                                   /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
BKP3R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BKP3R;          \/*!< TAMP backup register 3,                                   /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
BKP4R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BKP4R;          \/*!< TAMP backup register 4,                                   /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
BRE_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define BRE_BitNumber /;"	d
BRR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BRR;         \/*!< GPIO Bit Reset register,               Address offset: 0x28  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
BRR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BRR;         \/*!< USART Baud rate register,                 Address offset: 0x0/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
BSRR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t BSRR;        \/*!< GPIO port bit set\/reset  register,     Address offset: 0x18 /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
BUFPUB	Core/Src/httpParser.c	/^uint8_t BUFPUB[256];$/;"	v	typeref:typename:uint8_t[256]
BUILD_ARTIFACT	Debug/makefile	/^BUILD_ARTIFACT := $(BUILD_ARTIFACT_PREFIX)$(BUILD_ARTIFACT_NAME)$(if $(BUILD_ARTIFACT_EXTENSION)/;"	m
BUILD_ARTIFACT_EXTENSION	Debug/makefile	/^BUILD_ARTIFACT_EXTENSION := elf$/;"	m
BUILD_ARTIFACT_NAME	Debug/makefile	/^BUILD_ARTIFACT_NAME := contr_nobreak$/;"	m
BUILD_ARTIFACT_PREFIX	Debug/makefile	/^BUILD_ARTIFACT_PREFIX :=$/;"	m
BUS	Core/Inc/wizchip_conf.h	/^      }BUS;      $/;"	m	union:__WIZCHIP::_IF	typeref:struct:__WIZCHIP::_IF::__anon63aa98bf0108
Banks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          Banks;             \/* Internal variable to save current bank selected durin/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
Banks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t Banks;       \/*!< Select bank to erase.$/;"	m	struct:__anon997a70810108	typeref:typename:uint32_t
BaseAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint32_t BaseAddress;          \/*!< Specifies the base address of the region to protect.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint32_t
Base_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);            \/*!< TIM Base M/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
Base_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim);              \/*!< TIM Base M/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
BaudRate	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t BaudRate;                  \/*!< This member configures the UART communication baud r/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
BaudRatePrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
BootEntryPoint	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t BootEntryPoint;    \/*!< Allow to force a unique boot entry point to Flash or system /;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
Break2AFMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Break2AFMode;         \/*!< Specifies the alternate function mode of the break2 input/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
Break2Callback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* Break2Callback)(struct __TIM_HandleTypeDef *htim);                    \/*!< TIM Break2/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
Break2Filter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Break2Filter;         \/*!< TIM break2 input filter.$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
Break2Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Break2Polarity;       \/*!< TIM Break2 input polarity$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
Break2State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Break2State;          \/*!< TIM Break2 State$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
BreakAFMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t BreakAFMode;          \/*!< Specifies the alternate function mode of the break input.$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
BreakCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* BreakCallback)(struct __TIM_HandleTypeDef *htim);                     \/*!< TIM Break /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
BreakFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t BreakFilter;          \/*!< Specifies the break input filter.$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
BreakPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t BreakPolarity;        \/*!< TIM Break input polarity$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
BreakState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t BreakState;           \/*!< TIM Break State$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
Bytes2float	Core/Src/ZEZ-24CXX.c	/^float Bytes2float(uint8_t * ftoa_bytes_temp)$/;"	f	typeref:typename:float
C	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anonffb016bb010a::__anonffb016bb0208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecc532010a::__anon06ecc5320208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon27cf0196010a::__anon27cf01960208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecc973010a::__anon06ecc9730208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anone4869267010a::__anone48692670208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon2d834058010a::__anon2d8340580208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:1
C	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
C2D	Core/Src/httpParser.c	/^static uint8_t C2D($/;"	f	typeref:typename:uint8_t	file:
CACR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CACR;                   \/*!< Offset: 0x29C (R\/W)  L1 Cache Control Register */;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
CACR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CACR;                   \/*!< Offset: 0x29C (R\/W)  L1 Cache Control Register */;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
CALFACT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CALFACT;      \/*!< ADC Calibration factor register,               Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
CALIB	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon6a8602f70c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anonffb016bb0b08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anonffb61ee60c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm0.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon06ecc5320b08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon27cf01960b08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm1.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon06ecc9730c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anone48692670b08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon06ecd1f50c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anone4871ec80c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon756d223a0c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon06ecd6360c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon06ece2f90c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_sc000.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon2d8340580c08	typeref:typename:__IM uint32_t
CALIB	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Registe/;"	m	struct:__anon2db989db0c08	typeref:typename:__IM uint32_t
CALR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CALR;        \/*!< RTC calibration register,                                  Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
CAN_FilterFIFO0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_FilterFIFO0 /;"	d
CAN_FilterFIFO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_FilterFIFO1 /;"	d
CAN_IT_RQCP0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_IT_RQCP0 /;"	d
CAN_IT_RQCP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_IT_RQCP1 /;"	d
CAN_IT_RQCP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_IT_RQCP2 /;"	d
CAN_TXSTATUS_FAILED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_FAILED /;"	d
CAN_TXSTATUS_OK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_OK /;"	d
CAN_TXSTATUS_PENDING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CAN_TXSTATUS_PENDING /;"	d
CCER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCER;        \/*!< TIM capture\/compare enable register,      Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCER_CCxE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CCER_CCxE_MASK /;"	d
CCER_CCxNE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CCER_CCxNE_MASK /;"	d
CCIPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCIPR;       \/*!< RCC Peripherals Independent Clocks Configuration Register,   /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CCMR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCMR1;       \/*!< TIM capture\/compare mode register 1,      Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCMR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCMR2;       \/*!< TIM capture\/compare mode register 2,      Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCMR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCMR3;       \/*!< TIM capture\/compare mode register 3,      Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   CCR;       \/*!< DMA Multiplexer Channel x Control Register    Address offset:/;"	m	struct:__anon90f9dfd50808	typeref:typename:__IO uint32_t
CCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR;          \/*!< ADC common configuration register,             Address offse/;"	m	struct:__anon90f9dfd50308	typeref:typename:__IO uint32_t
CCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR;         \/*!< DMA channel x configuration register        *\/$/;"	m	struct:__anon90f9dfd50608	typeref:typename:__IO uint32_t
CCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
CCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Regis/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
CCR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,           Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,           Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,           Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,           Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR5;        \/*!< TIM capture\/compare register5,            Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCR6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CCR6;        \/*!< TIM capture\/compare register6,            Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CCSIDR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
CCSIDR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
CCSIDR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
CCSIDR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
CCSIDR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
CCSIDR_SETS	Drivers/CMSIS/Include/core_cm7.h	/^#define CCSIDR_SETS(/;"	d
CCSIDR_WAYS	Drivers/CMSIS/Include/core_cm7.h	/^#define CCSIDR_WAYS(/;"	d
CFGR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFGR;        \/*!< RCC Regulated Domain Clocks Configuration Register,          /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CFGR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFGR1;          \/*!< SYSCFG configuration register 1,                   Address/;"	m	struct:__anon90f9dfd51608	typeref:typename:__IO uint32_t
CFGR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFGR1;        \/*!< ADC configuration register 1,                  Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
CFGR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFGR2;          \/*!< SYSCFG configuration register 2,                   Address/;"	m	struct:__anon90f9dfd51608	typeref:typename:__IO uint32_t
CFGR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFGR2;        \/*!< ADC configuration register 2,                  Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
CFGR_I2SSRC_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CFGR_I2SSRC_BB /;"	d
CFR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   CFR;       \/*!< DMA Channel Clear Flag Register                Address offset/;"	m	struct:__anon90f9dfd50908	typeref:typename:__IO uint32_t
CFR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CFR;         \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon90f9dfd51908	typeref:typename:__IO uint32_t
CFR_BASE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CFR_BASE /;"	d
CFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
CFSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status R/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
CF_CARD_HEAD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_CARD_HEAD /;"	d
CF_COMMON_DATA_AREA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_COMMON_DATA_AREA /;"	d
CF_CYLINDER_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_CYLINDER_HIGH /;"	d
CF_CYLINDER_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_CYLINDER_LOW /;"	d
CF_DATA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_DATA /;"	d
CF_ERASE_SECTOR_CMD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_ERASE_SECTOR_CMD /;"	d
CF_IDENTIFY_CMD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_IDENTIFY_CMD /;"	d
CF_READ_SECTOR_CMD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_READ_SECTOR_CMD /;"	d
CF_SECTOR_COUNT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_SECTOR_COUNT /;"	d
CF_SECTOR_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_SECTOR_NUMBER /;"	d
CF_STATUS_CMD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_STATUS_CMD /;"	d
CF_STATUS_CMD_ALTERNATE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_STATUS_CMD_ALTERNATE /;"	d
CF_WRITE_SECTOR_CMD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CF_WRITE_SECTOR_CMD /;"	d
CHANNEL_OFFSET_TAB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^static const uint8_t CHANNEL_OFFSET_TAB[] =$/;"	v	typeref:typename:const uint8_t[]
CHECK_SOCKDATA	Core/Src/socket.c	/^#define CHECK_SOCKDATA(/;"	d	file:
CHECK_SOCKINIT	Core/Src/socket.c	/^#define CHECK_SOCKINIT(/;"	d	file:
CHECK_SOCKMODE	Core/Src/socket.c	/^#define CHECK_SOCKMODE(/;"	d	file:
CHECK_SOCKNUM	Core/Src/socket.c	/^#define CHECK_SOCKNUM(/;"	d	file:
CHSELR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CHSELR;       \/*!< ADC group regular sequencer register,          Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
CICR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CICR;        \/*!< RCC Clock Interrupt Clear Register,                          /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CID0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
CID0	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
CID1	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
CID2	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
CID3	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
CIER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CIER;        \/*!< RCC Clock Interrupt Enable Register,                         /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CIFR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CIFR;        \/*!< RCC Clock Interrupt Flag Register,                           /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CIR_BYTE1_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CIR_BYTE1_ADDRESS /;"	d
CIR_BYTE2_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CIR_BYTE2_ADDRESS /;"	d
CLAIMCLR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
CLAIMCLR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
CLAIMSET	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
CLASS_IN	Core/Src/dns.c	/^#define	CLASS_IN	/;"	d	file:
CLEAR_BIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define CLEAR_REG(/;"	d
CLIDR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
CLIDR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
CLIDR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
CLIDR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
CLIDR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
CLKPhase	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t CLKPhase;            \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
CLKPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t CLKPolarity;         \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
CLOCKSWITCH_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define CLOCKSWITCH_TIMEOUT_VALUE /;"	d	file:
CMAR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CMAR;        \/*!< DMA channel x memory address register       *\/$/;"	m	struct:__anon90f9dfd50608	typeref:typename:__IO uint32_t
CMP_PD_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CMP_PD_BitNumber /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm0.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm1.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm23.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm3.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm33.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm35p.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm4.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm7.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_sc000.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_NVIC_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_sc300.h	/^    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm0.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm1.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm23.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm3.h	/^   #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm33.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm35p.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm4.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_cm7.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_sc000.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CMSIS_VECTAB_VIRTUAL_HEADER_FILE	Drivers/CMSIS/Include/core_sc300.h	/^    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE /;"	d
CM_A4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_A4 /;"	d
CM_A8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_A8 /;"	d
CM_AL44	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_AL44 /;"	d
CM_AL88	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_AL88 /;"	d
CM_ARGB1555	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_ARGB1555 /;"	d
CM_ARGB4444	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_ARGB4444 /;"	d
CM_ARGB8888	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_ARGB8888 /;"	d
CM_L4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_L4 /;"	d
CM_L8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_L8 /;"	d
CM_RGB565	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_RGB565 /;"	d
CM_RGB888	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CM_RGB888 /;"	d
CNDTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CNDTR;       \/*!< DMA channel x number of data register       *\/$/;"	m	struct:__anon90f9dfd50608	typeref:typename:__IO uint32_t
CNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                     Address offset: 0x2/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CN_GET_NETINFO	Core/Inc/wizchip_conf.h	/^   CN_GET_NETINFO,  \/\/\/< Get Network with @ref wiz_NetInfo$/;"	e	enum:__anon63aa98bf0403
CN_GET_NETMODE	Core/Inc/wizchip_conf.h	/^   CN_GET_NETMODE,  \/\/\/< Get network mode as WOL, PPPoE, Ping Block, and Force ARP mode$/;"	e	enum:__anon63aa98bf0403
CN_GET_TIMEOUT	Core/Inc/wizchip_conf.h	/^   CN_GET_TIMEOUT,  \/\/\/< Get network timeout as retry count and time.$/;"	e	enum:__anon63aa98bf0403
CN_SET_NETINFO	Core/Inc/wizchip_conf.h	/^   CN_SET_NETINFO,  \/\/\/< Set Network with @ref wiz_NetInfo$/;"	e	enum:__anon63aa98bf0403
CN_SET_NETMODE	Core/Inc/wizchip_conf.h	/^   CN_SET_NETMODE,  \/\/\/< Set network mode as WOL, PPPoE, Ping Block, and Force ARP mode$/;"	e	enum:__anon63aa98bf0403
CN_SET_TIMEOUT	Core/Inc/wizchip_conf.h	/^   CN_SET_TIMEOUT,  \/\/\/< Set network timeout as retry count and time.$/;"	e	enum:__anon63aa98bf0403
CODEFLASH	Core/Inc/httpServer.h	/^   CODEFLASH,	\/\/\/< Code flash memory$/;"	e	enum:__anon07a8c4330103
COMP0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
COMP0	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
COMP1	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP10	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP10;                 \/*!< Offset: 0x0C0 (R\/W)  Comparator Register 10 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP11	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP11;                 \/*!< Offset: 0x0D0 (R\/W)  Comparator Register 11 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP12	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP12;                 \/*!< Offset: 0x0E0 (R\/W)  Comparator Register 12 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP13	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP13;                 \/*!< Offset: 0x0F0 (R\/W)  Comparator Register 13 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP14	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP14;                 \/*!< Offset: 0x100 (R\/W)  Comparator Register 14 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP15	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP15;                 \/*!< Offset: 0x110 (R\/W)  Comparator Register 15 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
COMP2	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
COMP3	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP4	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP4;                  \/*!< Offset: 0x060 (R\/W)  Comparator Register 4 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP5	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP5;                  \/*!< Offset: 0x070 (R\/W)  Comparator Register 5 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP6	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP6;                  \/*!< Offset: 0x080 (R\/W)  Comparator Register 6 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP7	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP7;                  \/*!< Offset: 0x090 (R\/W)  Comparator Register 7 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP8	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP8;                  \/*!< Offset: 0x0A0 (R\/W)  Comparator Register 8 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
COMP9	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t COMP9;                  \/*!< Offset: 0x0B0 (R\/W)  Comparator Register 9 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
COMP_BLANKINGSRCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_NONE /;"	d
COMP_BLANKINGSRCE_TIM15OC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM15OC1 /;"	d
COMP_BLANKINGSRCE_TIM1OC5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM1OC5 /;"	d
COMP_BLANKINGSRCE_TIM2OC3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM2OC3 /;"	d
COMP_BLANKINGSRCE_TIM3OC3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM3OC3 /;"	d
COMP_BLANKINGSRCE_TIM3OC4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM3OC4 /;"	d
COMP_BLANKINGSRCE_TIM8OC5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_BLANKINGSRCE_TIM8OC5 /;"	d
COMP_EXTI_LINE_COMP1_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP1_EVENT /;"	d
COMP_EXTI_LINE_COMP2_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP2_EVENT /;"	d
COMP_EXTI_LINE_COMP3_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP3_EVENT /;"	d
COMP_EXTI_LINE_COMP4_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP4_EVENT /;"	d
COMP_EXTI_LINE_COMP5_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP5_EVENT /;"	d
COMP_EXTI_LINE_COMP6_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP6_EVENT /;"	d
COMP_EXTI_LINE_COMP7_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_EXTI_LINE_COMP7_EVENT /;"	d
COMP_FLAG_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_FLAG_LOCK /;"	d
COMP_INVERTINGINPUT_1_2VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_1_2VREFINT /;"	d
COMP_INVERTINGINPUT_1_4VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_1_4VREFINT /;"	d
COMP_INVERTINGINPUT_3_4VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_3_4VREFINT /;"	d
COMP_INVERTINGINPUT_DAC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_DAC1 /;"	d
COMP_INVERTINGINPUT_DAC1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_DAC1_CH1 /;"	d
COMP_INVERTINGINPUT_DAC1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_DAC1_CH2 /;"	d
COMP_INVERTINGINPUT_DAC2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_DAC2 /;"	d
COMP_INVERTINGINPUT_IO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_IO1 /;"	d
COMP_INVERTINGINPUT_IO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_IO2 /;"	d
COMP_INVERTINGINPUT_IO3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_IO3 /;"	d
COMP_INVERTINGINPUT_IO4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_IO4 /;"	d
COMP_INVERTINGINPUT_IO5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_IO5 /;"	d
COMP_INVERTINGINPUT_VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_INVERTINGINPUT_VREFINT /;"	d
COMP_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_LOCK /;"	d
COMP_LPTIMCONNECTION_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_LPTIMCONNECTION_ENABLED /;"	d
COMP_MODE_HIGHSPEED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_MODE_HIGHSPEED /;"	d
COMP_MODE_LOWSPEED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_MODE_LOWSPEED /;"	d
COMP_NONINVERTINGINPUT_IO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO1 /;"	d
COMP_NONINVERTINGINPUT_IO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO2 /;"	d
COMP_NONINVERTINGINPUT_IO3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO3 /;"	d
COMP_NONINVERTINGINPUT_IO4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO4 /;"	d
COMP_NONINVERTINGINPUT_IO5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO5 /;"	d
COMP_NONINVERTINGINPUT_IO6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_NONINVERTINGINPUT_IO6 /;"	d
COMP_OUTPUTLEVEL_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_OUTPUTLEVEL_HIGH /;"	d
COMP_OUTPUTLEVEL_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_OUTPUTLEVEL_LOW /;"	d
COMP_OUTPUT_COMP6TIM2OCREFCLR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_OUTPUT_COMP6TIM2OCREFCLR /;"	d
COMP_OUTPUT_TIM3IC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_OUTPUT_TIM3IC1 /;"	d
COMP_OUTPUT_TIM3OCREFCLR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_OUTPUT_TIM3OCREFCLR /;"	d
COMP_START	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_START /;"	d
COMP_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_STOP /;"	d
COMP_WINDOWMODE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_WINDOWMODE_DISABLED /;"	d
COMP_WINDOWMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_WINDOWMODE_ENABLE /;"	d
COMP_WINDOWMODE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define COMP_WINDOWMODE_ENABLED /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_FPCA_Msk /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_FPCA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_FPCA_Pos /;"	d
CONTROL_SFPA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_SFPA_Msk /;"	d
CONTROL_SFPA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_SFPA_Msk /;"	d
CONTROL_SFPA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_SFPA_Msk /;"	d
CONTROL_SFPA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_SFPA_Msk /;"	d
CONTROL_SFPA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_SFPA_Pos /;"	d
CONTROL_SFPA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_SFPA_Pos /;"	d
CONTROL_SFPA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_SFPA_Pos /;"	d
CONTROL_SFPA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_SFPA_Pos /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_SPSEL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon6a8602f7070a
CONTROL_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anonffb016bb070a
CONTROL_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anonffb61ee6070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon06ecc532070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon27cf0196070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm1.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon06ecc973070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm23.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anone4869267070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon06ecd1f5070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm33.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anone4871ec8070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon756d223a070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon06ecd636070a
CONTROL_Type	Drivers/CMSIS/Include/core_cm7.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon06ece2f9070a
CONTROL_Type	Drivers/CMSIS/Include/core_sc000.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon2d834058070a
CONTROL_Type	Drivers/CMSIS/Include/core_sc300.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon2db989db070a
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CONTROL_nPRIV_Msk /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CONTROL_nPRIV_Pos /;"	d
CONTROL_nPRIV_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CONTROL_nPRIV_Pos /;"	d
CPACR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
CPACR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control /;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
CPAR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CPAR;        \/*!< DMA channel x peripheral address register   *\/$/;"	m	struct:__anon90f9dfd50608	typeref:typename:__IO uint32_t
CPICNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
CPICNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
CPPWR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CPPWR;                  \/*!< Offset: 0x00C (R\/W)  Coprocessor Power Control  /;"	m	struct:__anon6a8602f70b08	typeref:typename:__IOM uint32_t
CPPWR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CPPWR;                  \/*!< Offset: 0x00C (R\/W)  Coprocessor Power Control  /;"	m	struct:__anonffb61ee60b08	typeref:typename:__IOM uint32_t
CPPWR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CPPWR;                  \/*!< Offset: 0x00C (R\/W)  Coprocessor Power Control  /;"	m	struct:__anone4871ec80b08	typeref:typename:__IOM uint32_t
CPPWR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CPPWR;                  \/*!< Offset: 0x00C (R\/W)  Coprocessor Power Control  /;"	m	struct:__anon756d223a0b08	typeref:typename:__IOM uint32_t
CPUID	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm0.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon27cf01960a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm1.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anone48692670a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_sc000.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon2d8340580a08	typeref:typename:__IM uint32_t
CPUID	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;             \/*!< CRC Control register,                      Address offset:/;"	m	struct:__anon90f9dfd50408	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;           \/*!< ADC control register,                          Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;           \/*!< FLASH Control register,                            Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;          \/*!< Debug configuration register,    Address offset: 0x04 *\/$/;"	m	struct:__anon90f9dfd50508	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;          \/*!< RCC Clock Sources Control Register,                          /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;          \/*!< RTC control register,                                      Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
CR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR;          \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon90f9dfd51908	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;            \/*!< TAMP configuration register 1,                            /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;          \/*!< PWR Power Control Register 1,                     Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;         \/*!< I2C Control register 1,            Address offset: 0x00 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;         \/*!< TIM control register 1,                   Address offset: 0x0/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;         \/*!< USART Control register 1,                 Address offset: 0x0/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
CR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR1;      \/*!< SPI Control register 1 (not used in I2S mode),       Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
CR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR2;            \/*!< TAMP configuration register 2,                            /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
CR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR2;         \/*!< I2C Control register 2,            Address offset: 0x04 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
CR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR2;         \/*!< TIM control register 2,                   Address offset: 0x0/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
CR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR2;         \/*!< USART Control register 2,                 Address offset: 0x0/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
CR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR2;      \/*!< SPI Control register 2,                              Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
CR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR3;          \/*!< PWR Power Control Register 3,                     Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
CR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR3;         \/*!< USART Control register 3,                 Address offset: 0x0/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
CR4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CR4;          \/*!< PWR Power Control Register 4,                     Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
CRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC /;"	d
CRCCalculation	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t CRCCalculation;      \/*!< Specifies if the CRC calculation is enabled or not.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
CRCLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t CRCLength;                 \/*!< This parameter is a value of @ref CRC_Polynomial_Siz/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint32_t
CRCLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t CRCLength;           \/*!< Specifies the CRC Length used for the CRC calculation.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
CRCPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CRCPR;    \/*!< SPI CRC polynomial register (not used in I2S mode),  Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
CRCPolynomial	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
CRCSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t                   CRCSize;        \/*!< SPI CRC size used for the transfer       *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:uint32_t
CRC_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_BASE /;"	d
CRC_CR_POLYSIZE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_POLYSIZE /;"	d
CRC_CR_POLYSIZE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_POLYSIZE_0 /;"	d
CRC_CR_POLYSIZE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_POLYSIZE_1 /;"	d
CRC_CR_POLYSIZE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_POLYSIZE_Msk /;"	d
CRC_CR_POLYSIZE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_POLYSIZE_Pos /;"	d
CRC_CR_RESET	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_RESET /;"	d
CRC_CR_RESET_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_RESET_Msk /;"	d
CRC_CR_RESET_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_RESET_Pos /;"	d
CRC_CR_REV_IN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_IN /;"	d
CRC_CR_REV_IN_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_IN_0 /;"	d
CRC_CR_REV_IN_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_IN_1 /;"	d
CRC_CR_REV_IN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_IN_Msk /;"	d
CRC_CR_REV_IN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_IN_Pos /;"	d
CRC_CR_REV_OUT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_OUT /;"	d
CRC_CR_REV_OUT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_OUT_Msk /;"	d
CRC_CR_REV_OUT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_CR_REV_OUT_Pos /;"	d
CRC_DR_DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_DR_DR /;"	d
CRC_DR_DR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_DR_DR_Msk /;"	d
CRC_DR_DR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_DR_DR_Pos /;"	d
CRC_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^} CRC_HandleTypeDef;$/;"	t	typeref:struct:__anon8cc0e3cb0308
CRC_Handle_16	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength/;"	f	typeref:typename:uint32_t	file:
CRC_Handle_8	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)$/;"	f	typeref:typename:uint32_t	file:
CRC_IDR_IDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_IDR_IDR /;"	d
CRC_IDR_IDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_IDR_IDR_Msk /;"	d
CRC_IDR_IDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_IDR_IDR_Pos /;"	d
CRC_INIT_INIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_INIT_INIT /;"	d
CRC_INIT_INIT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_INIT_INIT_Msk /;"	d
CRC_INIT_INIT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_INIT_INIT_Pos /;"	d
CRC_INPUTDATA_FORMAT_BYTES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_INPUTDATA_FORMAT_BYTES /;"	d
CRC_INPUTDATA_FORMAT_HALFWORDS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_INPUTDATA_FORMAT_HALFWORDS /;"	d
CRC_INPUTDATA_FORMAT_UNDEFINED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_INPUTDATA_FORMAT_UNDEFINED /;"	d
CRC_INPUTDATA_FORMAT_WORDS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_INPUTDATA_FORMAT_WORDS /;"	d
CRC_INPUTDATA_INVERSION_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_INPUTDATA_INVERSION_BYTE /;"	d
CRC_INPUTDATA_INVERSION_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_INPUTDATA_INVERSION_HALFWORD /;"	d
CRC_INPUTDATA_INVERSION_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_INPUTDATA_INVERSION_NONE /;"	d
CRC_INPUTDATA_INVERSION_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_INPUTDATA_INVERSION_WORD /;"	d
CRC_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^} CRC_InitTypeDef;$/;"	t	typeref:struct:__anon8cc0e3cb0208
CRC_OUTPUTDATA_INVERSION_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_OUTPUTDATA_INVERSION_DISABLE /;"	d
CRC_OUTPUTDATA_INVERSION_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CRC_OUTPUTDATA_INVERSION_DISABLED /;"	d
CRC_OUTPUTDATA_INVERSION_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define CRC_OUTPUTDATA_INVERSION_ENABLE /;"	d
CRC_OUTPUTDATA_INVERSION_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CRC_OUTPUTDATA_INVERSION_ENABLED /;"	d
CRC_POLYLENGTH_16B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_POLYLENGTH_16B /;"	d
CRC_POLYLENGTH_32B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_POLYLENGTH_32B /;"	d
CRC_POLYLENGTH_7B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_POLYLENGTH_7B /;"	d
CRC_POLYLENGTH_8B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define CRC_POLYLENGTH_8B /;"	d
CRC_POL_POL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_POL_POL /;"	d
CRC_POL_POL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_POL_POL_Msk /;"	d
CRC_POL_POL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define CRC_POL_POL_Pos /;"	d
CRC_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50408
CRIS	Core/Inc/wizchip_conf.h	/^   }CRIS;  $/;"	m	struct:__WIZCHIP	typeref:struct:__WIZCHIP::_CRIS
CRRCR_REG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define CRRCR_REG_INDEX /;"	d
CR_BYTE2_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_BYTE2_ADDRESS /;"	d
CR_CSSON_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_CSSON_BB /;"	d
CR_HSEON_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_HSEON_BB /;"	d
CR_HSION_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_HSION_BB /;"	d
CR_MSION_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_MSION_BB /;"	d
CR_OFFSET_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_OFFSET_BB /;"	d
CR_PLLI2SON_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_PLLI2SON_BB /;"	d
CR_PLLON_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_PLLON_BB /;"	d
CR_PLLSAION_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_PLLSAION_BB /;"	d
CR_PMODE_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CR_PMODE_BB /;"	d
CR_REG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define CR_REG_INDEX /;"	d
CS	Core/Inc/wizchip_conf.h	/^   }CS;  $/;"	m	struct:__WIZCHIP	typeref:struct:__WIZCHIP::_CS
CSPSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Sizes/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Sizes/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Sizes/;"	m	struct:__anonffb61ee61008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
CSPSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size /;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
CSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   CSR;       \/*!< DMA Channel Status Register                    Address offset/;"	m	struct:__anon90f9dfd50908	typeref:typename:__IO uint32_t
CSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t CSR;         \/*!< RCC Unregulated Domain Clock Control and Status Register,    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
CSR_LSEBYP_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_LSEBYP_BB /;"	d
CSR_LSEON_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_LSEON_BB /;"	d
CSR_LSION_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_LSION_BB /;"	d
CSR_OFFSET_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_OFFSET_BB /;"	d
CSR_REG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define CSR_REG_INDEX /;"	d
CSR_RMVF_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_RMVF_BB /;"	d
CSR_RTCEN_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_RTCEN_BB /;"	d
CSR_RTCRST_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSR_RTCRST_BB /;"	d
CSSELR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Regist/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
CSSELR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Regist/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
CSSELR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Regist/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
CSSELR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Regist/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
CSSELR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Regist/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
CSSON_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSSON_BITNUMBER /;"	d
CSSON_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define CSSON_BitNumber /;"	d
CS_CLR_INTERRUPT	Core/Inc/socket.h	/^   CS_CLR_INTERRUPT,       \/\/\/< clear the interrupt of socket with @ref sockint_kind$/;"	e	enum:__anon80daf2250203
CS_GET_INTERRUPT	Core/Inc/socket.h	/^   CS_GET_INTERRUPT,       \/\/\/< get the socket interrupt. refer to @ref sockint_kind$/;"	e	enum:__anon80daf2250203
CS_GET_INTMASK	Core/Inc/socket.h	/^   CS_GET_INTMASK          \/\/\/< get the masked interrupt of socket. refer to @ref sockint_kin/;"	e	enum:__anon80daf2250203
CS_GET_IOMODE	Core/Inc/socket.h	/^   CS_GET_IOMODE,          \/\/\/< get socket IO mode$/;"	e	enum:__anon80daf2250203
CS_GET_MAXRXBUF	Core/Inc/socket.h	/^   CS_GET_MAXRXBUF,        \/\/\/< get the size of socket buffer allocated in RX memory$/;"	e	enum:__anon80daf2250203
CS_GET_MAXTXBUF	Core/Inc/socket.h	/^   CS_GET_MAXTXBUF,        \/\/\/< get the size of socket buffer allocated in TX memory$/;"	e	enum:__anon80daf2250203
CS_SET_INTMASK	Core/Inc/socket.h	/^   CS_SET_INTMASK,         \/\/\/< set the interrupt mask of socket with @ref sockint_kind, Not /;"	e	enum:__anon80daf2250203
CS_SET_IOMODE	Core/Inc/socket.h	/^   CS_SET_IOMODE,          \/\/\/< set socket IO mode with @ref SOCK_IO_BLOCK or @ref SOCK_IO_NO/;"	e	enum:__anon80daf2250203
CTR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
CTR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
CTR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
CTR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
CTR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon6a8602f70c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anonffb016bb1108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anonffb016bb0b08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anonffb016bb0e08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anonffb61ee60c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon06ecc5320b08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon27cf01960b08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon27cf01960c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon06ecc9730c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anone48692671108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anone48692670b08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anone48692670e08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon06ecd1f50c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anone4871ec80c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SAU Control Register *\/$/;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon756d223a0c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon06ecd6360c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon06ece2f90c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon2d8340580c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon2d8340580d08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status /;"	m	struct:__anon2db989db0c08	typeref:typename:__IOM uint32_t
CTRL	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
CW_CLR_INTERRUPT	Core/Inc/wizchip_conf.h	/^   CW_CLR_INTERRUPT,   \/\/\/< Clears interrupt$/;"	e	enum:__anon63aa98bf0303
CW_GET_ID	Core/Inc/wizchip_conf.h	/^   CW_GET_ID,          \/\/\/< Gets WIZCHIP name.$/;"	e	enum:__anon63aa98bf0303
CW_GET_INTERRUPT	Core/Inc/wizchip_conf.h	/^   CW_GET_INTERRUPT,   \/\/\/< Get Interrupt status of WIZCHIP$/;"	e	enum:__anon63aa98bf0303
CW_GET_INTRMASK	Core/Inc/wizchip_conf.h	/^   CW_GET_INTRMASK,    \/\/\/< Get interrupt mask$/;"	e	enum:__anon63aa98bf0303
CW_GET_INTRTIME	Core/Inc/wizchip_conf.h	/^   CW_GET_INTRTIME,    \/\/\/< Set interval time between the current and next interrupt. $/;"	e	enum:__anon63aa98bf0303
CW_GET_PHYCONF	Core/Inc/wizchip_conf.h	/^   CW_GET_PHYCONF,     \/\/\/< Get PHY operation mode in internal register. Valid Only W5500$/;"	e	enum:__anon63aa98bf0303
CW_GET_PHYLINK	Core/Inc/wizchip_conf.h	/^   CW_GET_PHYLINK      \/\/\/< Get PHY Link status, Valid Only W5100, W5200$/;"	e	enum:__anon63aa98bf0303
CW_GET_PHYPOWMODE	Core/Inc/wizchip_conf.h	/^   CW_GET_PHYPOWMODE,  \/\/\/< Get PHY Power mode as down or normal, Valid Only W5100, W5200$/;"	e	enum:__anon63aa98bf0303
CW_GET_PHYSTATUS	Core/Inc/wizchip_conf.h	/^   CW_GET_PHYSTATUS,   \/\/\/< Get real PHY status on operating. Valid Only W5500$/;"	e	enum:__anon63aa98bf0303
CW_INIT_WIZCHIP	Core/Inc/wizchip_conf.h	/^   CW_INIT_WIZCHIP,    \/\/\/< Initializes to WIZCHIP with SOCKET buffer size 2 or 1 dimension a/;"	e	enum:__anon63aa98bf0303
CW_RESET_PHY	Core/Inc/wizchip_conf.h	/^   CW_RESET_PHY,       \/\/\/< Resets internal PHY. Valid Only W5500$/;"	e	enum:__anon63aa98bf0303
CW_RESET_WIZCHIP	Core/Inc/wizchip_conf.h	/^   CW_RESET_WIZCHIP,   \/\/\/< Resets WIZCHIP by softly$/;"	e	enum:__anon63aa98bf0303
CW_SET_INTRMASK	Core/Inc/wizchip_conf.h	/^   CW_SET_INTRMASK,    \/\/\/< Masks interrupt$/;"	e	enum:__anon63aa98bf0303
CW_SET_INTRTIME	Core/Inc/wizchip_conf.h	/^   CW_SET_INTRTIME,    \/\/\/< Set interval time between the current and next interrupt. $/;"	e	enum:__anon63aa98bf0303
CW_SET_PHYCONF	Core/Inc/wizchip_conf.h	/^   CW_SET_PHYCONF,     \/\/\/< When PHY configured by internal register, PHY operation mode (Man/;"	e	enum:__anon63aa98bf0303
CW_SET_PHYPOWMODE	Core/Inc/wizchip_conf.h	/^   CW_SET_PHYPOWMODE,  \/\/\/< Set PHY power mode as normal and down when PHYSTATUS.OPMD == 1. V/;"	e	enum:__anon63aa98bf0303
CYCCNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
CYCCNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
C_DEPS	Debug/sources.mk	/^C_DEPS := $/;"	m
C_SRCS	Debug/sources.mk	/^C_SRCS := $/;"	m
Callback_IPAssigned	Core/Src/main.c	/^void Callback_IPAssigned(void) {$/;"	f	typeref:typename:void
Callback_IPConflict	Core/Src/main.c	/^void Callback_IPConflict(void) {$/;"	f	typeref:typename:void
CecClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t CecClockSelection;      \/*!< Specifies CEC Clock clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Channel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Channel;                \/*!< Specify the channel to configure into ADC regular group/;"	m	struct:__anon8c95057b0308	typeref:typename:uint32_t
Channel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Channel;           \/*!< Select which ADC channel to monitor by analog watchdog.$/;"	m	struct:__anon8c95057b0408	typeref:typename:uint32_t
Channel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ActiveChannel              Channel;           \/*!< Active channel                    /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:HAL_TIM_ActiveChannel
ChannelIndex	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t                        ChannelIndex;                       \/*!< DMA Channel Index   /;"	m	struct:__DMA_HandleTypeDef	typeref:typename:uint32_t
ChannelNState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  __IO HAL_TIM_ChannelStateTypeDef   ChannelNState[4];  \/*!< TIM complementary channel operatio/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:__IO HAL_TIM_ChannelStateTypeDef[4]
ChannelState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  __IO HAL_TIM_ChannelStateTypeDef   ChannelState[6];   \/*!< TIM channel operation state       /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:__IO HAL_TIM_ChannelStateTypeDef[6]
ClearInputFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClearInputFilter;     \/*!< TIM Clear Input filter$/;"	m	struct:__anon8defbf7d0708	typeref:typename:uint32_t
ClearInputPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClearInputPolarity;   \/*!< TIM Clear Input polarity$/;"	m	struct:__anon8defbf7d0708	typeref:typename:uint32_t
ClearInputPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClearInputPrescaler;  \/*!< TIM Clear Input prescaler$/;"	m	struct:__anon8defbf7d0708	typeref:typename:uint32_t
ClearInputSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClearInputSource;     \/*!< TIM clear Input sources$/;"	m	struct:__anon8defbf7d0708	typeref:typename:uint32_t
ClearInputState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClearInputState;      \/*!< TIM clear Input state$/;"	m	struct:__anon8defbf7d0708	typeref:typename:uint32_t
Clock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t Clock;                       \/*!< Set ADC instance clock source and prescaler.$/;"	m	struct:__anon9849d99e0208	typeref:typename:uint32_t
ClockDivision	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
ClockFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClockFilter;     \/*!< TIM clock filter$/;"	m	struct:__anon8defbf7d0608	typeref:typename:uint32_t
ClockPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClockPolarity;   \/*!< TIM clock polarity$/;"	m	struct:__anon8defbf7d0608	typeref:typename:uint32_t
ClockPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t ClockPrescaler;        \/*!< Select ADC clock source (synchronous clock derived from /;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
ClockPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClockPrescaler;  \/*!< TIM clock prescaler$/;"	m	struct:__anon8defbf7d0608	typeref:typename:uint32_t
ClockPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t ClockPrescaler;            \/*!< Specifies the prescaler value used to divide the UAR/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
ClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ClockSource;     \/*!< TIM clock sources$/;"	m	struct:__anon8defbf7d0608	typeref:typename:uint32_t
ClockType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t ClockType;             \/*!< The clock to be configured.$/;"	m	struct:__anon8dc819ab0308	typeref:typename:uint32_t
CommonClock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t CommonClock;                 \/*!< Set parameter common to several ADC: Clock source /;"	m	struct:__anon9849d99e0108	typeref:typename:uint32_t
CommutationCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim);               \/*!< TIM Commut/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
CommutationHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);       \/*!< TIM Commut/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
Commutation_Delay	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t Commutation_Delay;   \/*!< Specifies the pulse value to be loaded into the Capture Co/;"	m	struct:__anone806fab90108	typeref:typename:uint32_t
ContinuousConvMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState ContinuousConvMode; \/*!< Specify whether the conversion is performed in singl/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
ContinuousMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t ContinuousMode;              \/*!< Set ADC continuous conversion mode on ADC group re/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
ConvCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* ConvCpltCallback)(struct __ADC_HandleTypeDef *hadc);              \/*!< ADC conversion/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
ConvHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* ConvHalfCpltCallback)(struct __ADC_HandleTypeDef *hadc);          \/*!< ADC conversion/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
Core/Src/%.o	Debug/Core/Src/subdir.mk	/^Core\/Src\/%.o Core\/Src\/%.su: ..\/Core\/Src\/%.c Core\/Src\/subdir.mk$/;"	t
Core/Src/%.su	Debug/Core/Src/subdir.mk	/^Core\/Src\/%.o Core\/Src\/%.su: ..\/Core\/Src\/%.c Core\/Src\/subdir.mk$/;"	t
Core/Startup/%.o	Debug/Core/Startup/subdir.mk	/^Core\/Startup\/%.o: ..\/Core\/Startup\/%.s Core\/Startup\/subdir.mk$/;"	t
CoreDebug	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm23.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm33.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm35p.h	/^  #define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug /;"	d
CoreDebug	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_BASE /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define CoreDebug_BASE_NS /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPIDEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPIDENSEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DCRSR_REGSEL_Msk /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGSEL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DCRSR_REGSEL_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DCRSR_REGWnR_Msk /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DCRSR_REGWnR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DCRSR_REGWnR_Pos /;"	d
CoreDebug_DEMCR_DWTENA_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_DWTENA_Msk /;"	d
CoreDebug_DEMCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_DWTENA_Msk /;"	d
CoreDebug_DEMCR_DWTENA_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_DWTENA_Pos /;"	d
CoreDebug_DEMCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_DWTENA_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_EN_Msk /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_EN_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_EN_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_PEND_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_REQ_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_MON_STEP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_TRCENA_Msk /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_TRCENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_TRCENA_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_HALT_Msk /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_HALT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_HALT_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_STEP_Msk /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_C_STEP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_C_STEP_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_DBGKEY_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_HALT_Msk /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_HALT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_HALT_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Msk /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RESTART_ST_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RESTART_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_CDS_Msk /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_CDS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_CDS_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_SBRSELEN_Msk /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSELEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_SBRSELEN_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_SBRSEL_Msk /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_DSCSR_SBRSEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define CoreDebug_DSCSR_SBRSEL_Pos /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define CoreDebug_NS /;"	d
CoreDebug_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon6a8602f71608
CoreDebug_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anonffb016bb1208
CoreDebug_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anonffb61ee61608
CoreDebug_Type	Drivers/CMSIS/Include/core_cm23.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anone48692671208
CoreDebug_Type	Drivers/CMSIS/Include/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon06ecd1f51208
CoreDebug_Type	Drivers/CMSIS/Include/core_cm33.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anone4871ec81608
CoreDebug_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon756d223a1608
CoreDebug_Type	Drivers/CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon06ecd6361308
CoreDebug_Type	Drivers/CMSIS/Include/core_cm7.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon06ece2f91308
CoreDebug_Type	Drivers/CMSIS/Include/core_sc300.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon2db989db1208
CounterMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
CurrentX	Core/Src/ssd1306.c	/^	uint16_t CurrentX;$/;"	m	struct:__anonecc56f190108	typeref:typename:uint16_t	file:
CurrentY	Core/Src/ssd1306.c	/^	uint16_t CurrentY;$/;"	m	struct:__anonecc56f190108	typeref:typename:uint16_t	file:
DAC1_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC1_CHANNEL_1 /;"	d
DAC1_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC1_CHANNEL_2 /;"	d
DAC2_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC2_CHANNEL_1 /;"	d
DAC_CHIPCONNECT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_CHIPCONNECT_DISABLE /;"	d
DAC_CHIPCONNECT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_CHIPCONNECT_ENABLE /;"	d
DAC_TRIGGER_LP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_TRIGGER_LP1_OUT /;"	d
DAC_TRIGGER_LP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_TRIGGER_LP2_OUT /;"	d
DAC_WAVEGENERATION_NOISE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_NOISE /;"	d
DAC_WAVEGENERATION_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_NONE /;"	d
DAC_WAVEGENERATION_TRIANGLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVEGENERATION_TRIANGLE /;"	d
DAC_WAVE_NOISE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVE_NOISE /;"	d
DAC_WAVE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVE_NONE /;"	d
DAC_WAVE_TRIANGLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DAC_WAVE_TRIANGLE /;"	d
DATAFLASH	Core/Inc/httpServer.h	/^   DATAFLASH	\/\/\/< External data flash memory$/;"	e	enum:__anon07a8c4330103
DAUTHCTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anon6a8602f71608	typeref:typename:__IOM uint32_t
DAUTHCTRL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anonffb016bb1208	typeref:typename:__IOM uint32_t
DAUTHCTRL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anonffb61ee61608	typeref:typename:__IOM uint32_t
DAUTHCTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anone48692671208	typeref:typename:__IOM uint32_t
DAUTHCTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anone4871ec81608	typeref:typename:__IOM uint32_t
DAUTHCTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DAUTHCTRL;              \/*!< Offset: 0x014 (R\/W)  Debug Authentication Contro/;"	m	struct:__anon756d223a1608	typeref:typename:__IOM uint32_t
DBG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG /;"	d
DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP /;"	d
DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_IWDG_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_IWDG_STOP /;"	d
DBG_APB_FZ1_DBG_IWDG_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_IWDG_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_IWDG_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_IWDG_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_RTC_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_RTC_STOP /;"	d
DBG_APB_FZ1_DBG_RTC_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_RTC_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_RTC_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_RTC_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_TIM3_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM3_STOP /;"	d
DBG_APB_FZ1_DBG_TIM3_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM3_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_TIM3_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM3_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_TIM6_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM6_STOP /;"	d
DBG_APB_FZ1_DBG_TIM6_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM6_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_TIM6_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM6_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_TIM7_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM7_STOP /;"	d
DBG_APB_FZ1_DBG_TIM7_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM7_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_TIM7_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_TIM7_STOP_Pos /;"	d
DBG_APB_FZ1_DBG_WWDG_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_WWDG_STOP /;"	d
DBG_APB_FZ1_DBG_WWDG_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_WWDG_STOP_Msk /;"	d
DBG_APB_FZ1_DBG_WWDG_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ1_DBG_WWDG_STOP_Pos /;"	d
DBG_APB_FZ2_DBG_TIM14_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM14_STOP /;"	d
DBG_APB_FZ2_DBG_TIM14_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM14_STOP_Msk /;"	d
DBG_APB_FZ2_DBG_TIM14_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM14_STOP_Pos /;"	d
DBG_APB_FZ2_DBG_TIM15_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM15_STOP /;"	d
DBG_APB_FZ2_DBG_TIM15_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM15_STOP_Msk /;"	d
DBG_APB_FZ2_DBG_TIM15_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM15_STOP_Pos /;"	d
DBG_APB_FZ2_DBG_TIM16_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM16_STOP /;"	d
DBG_APB_FZ2_DBG_TIM16_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM16_STOP_Msk /;"	d
DBG_APB_FZ2_DBG_TIM16_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM16_STOP_Pos /;"	d
DBG_APB_FZ2_DBG_TIM17_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM17_STOP /;"	d
DBG_APB_FZ2_DBG_TIM17_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM17_STOP_Msk /;"	d
DBG_APB_FZ2_DBG_TIM17_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM17_STOP_Pos /;"	d
DBG_APB_FZ2_DBG_TIM1_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM1_STOP /;"	d
DBG_APB_FZ2_DBG_TIM1_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM1_STOP_Msk /;"	d
DBG_APB_FZ2_DBG_TIM1_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_APB_FZ2_DBG_TIM1_STOP_Pos /;"	d
DBG_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_BASE /;"	d
DBG_CR_DBG_STANDBY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STANDBY /;"	d
DBG_CR_DBG_STANDBY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STANDBY_Msk /;"	d
DBG_CR_DBG_STANDBY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STANDBY_Pos /;"	d
DBG_CR_DBG_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STOP /;"	d
DBG_CR_DBG_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STOP_Msk /;"	d
DBG_CR_DBG_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_CR_DBG_STOP_Pos /;"	d
DBG_IDCODE_DEV_ID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_DEV_ID /;"	d
DBG_IDCODE_DEV_ID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_DEV_ID_Msk /;"	d
DBG_IDCODE_DEV_ID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_DEV_ID_Pos /;"	d
DBG_IDCODE_REV_ID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_REV_ID /;"	d
DBG_IDCODE_REV_ID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_REV_ID_Msk /;"	d
DBG_IDCODE_REV_ID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DBG_IDCODE_REV_ID_Pos /;"	d
DBG_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} DBG_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50508
DBP_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DBP_BitNumber /;"	d
DBP_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DBP_TIMEOUT_VALUE /;"	d
DCCIMVAC	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCCIMVAC	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCCIMVAC	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCCIMVAC	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCCIMVAC	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCCISW	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCCISW	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCCISW	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCCISW	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCCISW	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidat/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCCMVAC	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCCMVAC	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCCMVAC	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCCMVAC	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCCMVAC	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCCMVAU	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCCMVAU	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCCMVAU	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCCMVAU	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCCMVAU	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCCSW	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCCSW	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCCSW	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCCSW	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCCSW	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCHP_HOST_NAME	Core/Inc/dhcp.h	/^#define DCHP_HOST_NAME /;"	d
DCIMVAC	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA t/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCIMVAC	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA t/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCIMVAC	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA t/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCIMVAC	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA t/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCIMVAC	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA t/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCISW	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-w/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
DCISW	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-w/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
DCISW	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-w/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
DCISW	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-w/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
DCISW	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-w/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
DCKCFGR_TIMPRE_BB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DCKCFGR_TIMPRE_BB /;"	d
DCMI_FLAG_OVFMI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DCMI_FLAG_OVFMI /;"	d
DCMI_FLAG_OVFRI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DCMI_FLAG_OVFRI /;"	d
DCMI_IT_OVF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DCMI_IT_OVF /;"	d
DCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DCR;         \/*!< TIM DMA control register,                 Address offset: 0x4/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
DCRDR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon6a8602f71608	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anonffb016bb1208	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anonffb61ee61608	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anone48692671208	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon06ecd1f51208	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anone4871ec81608	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon756d223a1608	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon06ecd6361308	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon06ece2f91308	typeref:typename:__IOM uint32_t
DCRDR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Re/;"	m	struct:__anon2db989db1208	typeref:typename:__IOM uint32_t
DCRSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon6a8602f71608	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anonffb016bb1208	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anonffb61ee61608	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm23.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anone48692671208	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm3.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon06ecd1f51208	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anone4871ec81608	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon756d223a1608	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm4.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon06ecd6361308	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon06ece2f91308	typeref:typename:__OM uint32_t
DCRSR	Drivers/CMSIS/Include/core_sc300.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selecto/;"	m	struct:__anon2db989db1208	typeref:typename:__OM uint32_t
DEFAULT_CRC32_POLY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_CRC32_POLY /;"	d
DEFAULT_CRC_INITVALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_CRC_INITVALUE /;"	d
DEFAULT_INIT_VALUE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_INIT_VALUE_DISABLE /;"	d
DEFAULT_INIT_VALUE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_INIT_VALUE_ENABLE /;"	d
DEFAULT_POLYNOMIAL_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_POLYNOMIAL_DISABLE /;"	d
DEFAULT_POLYNOMIAL_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define DEFAULT_POLYNOMIAL_ENABLE /;"	d
DEMCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon6a8602f71608	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anonffb016bb1208	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anonffb61ee61608	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anone48692671208	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon06ecd1f51208	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anone4871ec81608	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon756d223a1608	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon06ecd6361308	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon06ece2f91308	typeref:typename:__IOM uint32_t
DEMCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor/;"	m	struct:__anon2db989db1208	typeref:typename:__IOM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  Device Architecture Registe/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  ITM Device Architecture Reg/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  Device Architecture Registe/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  ITM Device Architecture Reg/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  Device Architecture Registe/;"	m	struct:__anone4871ec80f08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  ITM Device Architecture Reg/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  Device Architecture Registe/;"	m	struct:__anon756d223a0f08	typeref:typename:__IM uint32_t
DEVARCH	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t DEVARCH;                \/*!< Offset: 0xFBC (R\/ )  ITM Device Architecture Reg/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  Device Configuration Regist/;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  Device Configuration Regist/;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  Device Configuration Regist/;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
DEVID	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  Device Type Register *\/$/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  Device Type Register *\/$/;"	m	struct:__anonffb61ee61008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  Device Type Identifier Regi/;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  Device Type Identifier Regi/;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  Device Type Identifier Regi/;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
DEVTYPE	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
DFR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t
DFR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t
DFR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t
DFSDM_FILTER_EXT_TRIG_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DFSDM_FILTER_EXT_TRIG_LPTIM1 /;"	d
DFSDM_FILTER_EXT_TRIG_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DFSDM_FILTER_EXT_TRIG_LPTIM2 /;"	d
DFSDM_FILTER_EXT_TRIG_LPTIM3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DFSDM_FILTER_EXT_TRIG_LPTIM3 /;"	d
DFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
DFSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
DGAIN	Core/Src/dns.c	/^#define	DGAIN /;"	d	file:
DHCP_ACK	Core/Src/dhcp.c	/^#define DHCP_ACK /;"	d	file:
DHCP_BOOTREPLY	Core/Src/dhcp.c	/^#define DHCP_BOOTREPLY /;"	d	file:
DHCP_BOOTREQUEST	Core/Src/dhcp.c	/^#define DHCP_BOOTREQUEST /;"	d	file:
DHCP_CHADDR	Core/Src/dhcp.c	/^uint8_t DHCP_CHADDR[6]; \/\/ DHCP Client MAC address.$/;"	v	typeref:typename:uint8_t[6]
DHCP_CLIENT_PORT	Core/Inc/dhcp.h	/^#define DHCP_CLIENT_PORT /;"	d
DHCP_DECLINE	Core/Src/dhcp.c	/^#define DHCP_DECLINE /;"	d	file:
DHCP_DISCOVER	Core/Src/dhcp.c	/^#define DHCP_DISCOVER /;"	d	file:
DHCP_FAILED	Core/Inc/dhcp.h	/^   DHCP_FAILED = 0,  \/\/\/< Processing Fail$/;"	e	enum:__anoncec3ad3b0103
DHCP_FLAGSBROADCAST	Core/Src/dhcp.c	/^#define DHCP_FLAGSBROADCAST /;"	d	file:
DHCP_FLAGSUNICAST	Core/Src/dhcp.c	/^#define DHCP_FLAGSUNICAST /;"	d	file:
DHCP_HLENETHERNET	Core/Src/dhcp.c	/^#define DHCP_HLENETHERNET /;"	d	file:
DHCP_HOPS	Core/Src/dhcp.c	/^#define DHCP_HOPS /;"	d	file:
DHCP_HTYPE100MB	Core/Src/dhcp.c	/^#define DHCP_HTYPE100MB /;"	d	file:
DHCP_HTYPE10MB	Core/Src/dhcp.c	/^#define DHCP_HTYPE10MB /;"	d	file:
DHCP_INFORM	Core/Src/dhcp.c	/^#define DHCP_INFORM /;"	d	file:
DHCP_IP_ASSIGN	Core/Inc/dhcp.h	/^   DHCP_IP_ASSIGN,   \/\/\/< First Occupy IP from DHPC server      (if cbfunc == null, act as de/;"	e	enum:__anoncec3ad3b0103
DHCP_IP_CHANGED	Core/Inc/dhcp.h	/^   DHCP_IP_CHANGED,  \/\/\/< Change IP address by new ip from DHCP (if cbfunc == null, act as de/;"	e	enum:__anoncec3ad3b0103
DHCP_IP_LEASED	Core/Inc/dhcp.h	/^   DHCP_IP_LEASED,   \/\/\/< Stand by $/;"	e	enum:__anoncec3ad3b0103
DHCP_NAK	Core/Src/dhcp.c	/^#define DHCP_NAK /;"	d	file:
DHCP_OFFER	Core/Src/dhcp.c	/^#define DHCP_OFFER /;"	d	file:
DHCP_RELEASE	Core/Src/dhcp.c	/^#define DHCP_RELEASE /;"	d	file:
DHCP_REQUEST	Core/Src/dhcp.c	/^#define DHCP_REQUEST /;"	d	file:
DHCP_RUNNING	Core/Inc/dhcp.h	/^   DHCP_RUNNING,     \/\/\/< Processing DHCP protocol$/;"	e	enum:__anoncec3ad3b0103
DHCP_SECS	Core/Src/dhcp.c	/^#define DHCP_SECS /;"	d	file:
DHCP_SERVER_PORT	Core/Inc/dhcp.h	/^#define DHCP_SERVER_PORT /;"	d
DHCP_SIP	Core/Src/dhcp.c	/^uint8_t DHCP_SIP[4];                      \/\/ DHCP Server IP address$/;"	v	typeref:typename:uint8_t[4]
DHCP_SOCKET	Core/Src/dhcp.c	/^uint8_t DHCP_SOCKET;                      \/\/ Socket number for DHCP$/;"	v	typeref:typename:uint8_t
DHCP_SOCKET	Core/Src/main.c	/^#define DHCP_SOCKET /;"	d	file:
DHCP_STOPPED	Core/Inc/dhcp.h	/^   DHCP_STOPPED      \/\/\/< Stop processing DHCP protocol$/;"	e	enum:__anoncec3ad3b0103
DHCP_WAIT_TIME	Core/Inc/dhcp.h	/^#define	DHCP_WAIT_TIME /;"	d
DHCP_XID	Core/Src/dhcp.c	/^uint32_t DHCP_XID;      \/\/ Any number$/;"	v	typeref:typename:uint32_t
DHCP_allocated_dns	Core/Src/dhcp.c	/^uint8_t DHCP_allocated_dns[4] = {0, };    \/\/ DNS address from DHCP$/;"	v	typeref:typename:uint8_t[4]
DHCP_allocated_gw	Core/Src/dhcp.c	/^uint8_t DHCP_allocated_gw[4]  = {0, };    \/\/ Gateway address from DHCP$/;"	v	typeref:typename:uint8_t[4]
DHCP_allocated_ip	Core/Src/dhcp.c	/^uint8_t DHCP_allocated_ip[4]  = {0, };    \/\/ IP address from DHCP$/;"	v	typeref:typename:uint8_t[4]
DHCP_allocated_sn	Core/Src/dhcp.c	/^uint8_t DHCP_allocated_sn[4]  = {0, };    \/\/ Subnet mask from DHCP$/;"	v	typeref:typename:uint8_t[4]
DHCP_init	Core/Src/dhcp.c	/^void DHCP_init(uint8_t s, uint8_t * buf)$/;"	f	typeref:typename:void
DHCP_run	Core/Src/dhcp.c	/^uint8_t DHCP_run(void)$/;"	f	typeref:typename:uint8_t
DHCP_stop	Core/Src/dhcp.c	/^void    DHCP_stop(void)$/;"	f	typeref:typename:void
DHCP_time_handler	Core/Src/dhcp.c	/^void DHCP_time_handler(void)$/;"	f	typeref:typename:void
DHCSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon6a8602f71608	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anonffb016bb1208	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anonffb61ee61608	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anone48692671208	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon06ecd1f51208	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anone4871ec81608	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon756d223a1608	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon06ecd6361308	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon06ece2f91308	typeref:typename:__IOM uint32_t
DHCSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and S/;"	m	struct:__anon2db989db1208	typeref:typename:__IOM uint32_t
DHT11	Core/Inc/DHT.h	/^	DHT11,$/;"	e	enum:__anon1372fa1c0203
DHT22	Core/Inc/DHT.h	/^	DHT22$/;"	e	enum:__anon1372fa1c0203
DHT_H_	Core/Inc/DHT.h	/^#define DHT_H_$/;"	d
DHT_POLLING_CONTROL	Core/Inc/DHT.h	/^#define DHT_POLLING_CONTROL	/;"	d
DHT_POLLING_INTERVAL_DHT11	Core/Inc/DHT.h	/^#define DHT_POLLING_INTERVAL_DHT11	/;"	d
DHT_POLLING_INTERVAL_DHT22	Core/Inc/DHT.h	/^#define DHT_POLLING_INTERVAL_DHT22	/;"	d
DHT_Pin	Core/Inc/DHT.h	/^	uint16_t DHT_Pin;		\/\/   (GPIO_PIN_0, GPIO_PIN_1, etc)$/;"	m	struct:__anon1372fa1c0308	typeref:typename:uint16_t
DHT_Port	Core/Inc/DHT.h	/^	GPIO_TypeDef *DHT_Port;	\/\/  (GPIOA, GPIOB, etc)$/;"	m	struct:__anon1372fa1c0308	typeref:typename:GPIO_TypeDef *
DHT_TIMEOUT	Core/Inc/DHT.h	/^#define DHT_TIMEOUT /;"	d
DHT_data	Core/Inc/DHT.h	/^} DHT_data;$/;"	t	typeref:struct:__anon1372fa1c0108
DHT_getData	Core/Src/DHT.c	/^DHT_data DHT_getData(DHT_sensor *sensor) {$/;"	f	typeref:typename:DHT_data
DHT_sensor	Core/Inc/DHT.h	/^} DHT_sensor;$/;"	t	typeref:struct:__anon1372fa1c0308
DHT_type	Core/Inc/DHT.h	/^} DHT_type;$/;"	t	typeref:enum:__anon1372fa1c0203
DIER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DIER;        \/*!< TIM DMA\/interrupt enable register,        Address offset: 0x/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
DISABLE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  DISABLE = 0,$/;"	e	enum:__anon998c3b0e0203
DMA1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1 /;"	d
DMA1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_BASE /;"	d
DMA1_Ch4_7_DMAMUX1_OVR_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,     \/*!< DMA1 Channel 4 to Channel 7 and DMAMUX1 Overrun In/;"	e	enum:__anon90f9dfd50103
DMA1_Channel1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel1 /;"	d
DMA1_Channel1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel1_BASE /;"	d
DMA1_Channel1_IRQHandler	Core/Src/stm32g0xx_it.c	/^void DMA1_Channel1_IRQHandler(void)$/;"	f	typeref:typename:void
DMA1_Channel1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  DMA1_Channel1_IRQn          = 9,      \/*!< DMA1 Channel 1 Interrupt                          /;"	e	enum:__anon90f9dfd50103
DMA1_Channel2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel2 /;"	d
DMA1_Channel2_3_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  DMA1_Channel2_3_IRQn        = 10,     \/*!< DMA1 Channel 2 and Channel 3 Interrupts           /;"	e	enum:__anon90f9dfd50103
DMA1_Channel2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel2_BASE /;"	d
DMA1_Channel3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel3 /;"	d
DMA1_Channel3_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel3_BASE /;"	d
DMA1_Channel4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel4 /;"	d
DMA1_Channel4_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel4_BASE /;"	d
DMA1_Channel5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel5 /;"	d
DMA1_Channel5_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel5_BASE /;"	d
DMA1_Channel6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel6 /;"	d
DMA1_Channel6_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel6_BASE /;"	d
DMA1_Channel7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel7 /;"	d
DMA1_Channel7_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA1_Channel7_BASE /;"	d
DMA2D_ARGB1555	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA2D_ARGB1555 /;"	d
DMA2D_ARGB4444	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA2D_ARGB4444 /;"	d
DMA2D_ARGB8888	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA2D_ARGB8888 /;"	d
DMA2D_RGB565	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA2D_RGB565 /;"	d
DMA2D_RGB888	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA2D_RGB888 /;"	d
DMABurstState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  __IO HAL_TIM_DMABurstStateTypeDef  DMABurstState;     \/*!< DMA burst operation state         /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:__IO HAL_TIM_DMABurstStateTypeDef
DMAContinuousRequests	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState DMAContinuousRequests; \/*!< Specify whether the DMA requests are performed in/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
DMADisableonRxError	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t DMADisableonRxError;   \/*!< Specifies whether the DMA is disabled in case of recepti/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
DMAMUX1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1 /;"	d
DMAMUX1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_BASE /;"	d
DMAMUX1_Channel0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel0 /;"	d
DMAMUX1_Channel0_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel0_BASE /;"	d
DMAMUX1_Channel1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel1 /;"	d
DMAMUX1_Channel1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel1_BASE /;"	d
DMAMUX1_Channel2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel2 /;"	d
DMAMUX1_Channel2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel2_BASE /;"	d
DMAMUX1_Channel3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel3 /;"	d
DMAMUX1_Channel3_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel3_BASE /;"	d
DMAMUX1_Channel4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel4 /;"	d
DMAMUX1_Channel4_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel4_BASE /;"	d
DMAMUX1_Channel5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel5 /;"	d
DMAMUX1_Channel5_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel5_BASE /;"	d
DMAMUX1_Channel6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel6 /;"	d
DMAMUX1_Channel6_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_Channel6_BASE /;"	d
DMAMUX1_ChannelStatus	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_ChannelStatus /;"	d
DMAMUX1_ChannelStatus_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_ChannelStatus_BASE /;"	d
DMAMUX1_RequestGenStatus	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenStatus /;"	d
DMAMUX1_RequestGenStatus_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenStatus_BASE /;"	d
DMAMUX1_RequestGenerator0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator0 /;"	d
DMAMUX1_RequestGenerator0_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator0_BASE /;"	d
DMAMUX1_RequestGenerator1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator1 /;"	d
DMAMUX1_RequestGenerator1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator1_BASE /;"	d
DMAMUX1_RequestGenerator2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator2 /;"	d
DMAMUX1_RequestGenerator2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator2_BASE /;"	d
DMAMUX1_RequestGenerator3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator3 /;"	d
DMAMUX1_RequestGenerator3_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX1_RequestGenerator3_BASE /;"	d
DMAMUX_CCR_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define DMAMUX_CCR_SIZE /;"	d
DMAMUX_CFR_CSOF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF0 /;"	d
DMAMUX_CFR_CSOF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF0_Msk /;"	d
DMAMUX_CFR_CSOF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF0_Pos /;"	d
DMAMUX_CFR_CSOF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF1 /;"	d
DMAMUX_CFR_CSOF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF1_Msk /;"	d
DMAMUX_CFR_CSOF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF1_Pos /;"	d
DMAMUX_CFR_CSOF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF2 /;"	d
DMAMUX_CFR_CSOF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF2_Msk /;"	d
DMAMUX_CFR_CSOF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF2_Pos /;"	d
DMAMUX_CFR_CSOF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF3 /;"	d
DMAMUX_CFR_CSOF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF3_Msk /;"	d
DMAMUX_CFR_CSOF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF3_Pos /;"	d
DMAMUX_CFR_CSOF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF4 /;"	d
DMAMUX_CFR_CSOF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF4_Msk /;"	d
DMAMUX_CFR_CSOF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF4_Pos /;"	d
DMAMUX_CFR_CSOF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF5 /;"	d
DMAMUX_CFR_CSOF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF5_Msk /;"	d
DMAMUX_CFR_CSOF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF5_Pos /;"	d
DMAMUX_CFR_CSOF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF6 /;"	d
DMAMUX_CFR_CSOF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF6_Msk /;"	d
DMAMUX_CFR_CSOF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CFR_CSOF6_Pos /;"	d
DMAMUX_CSR_SOF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF0 /;"	d
DMAMUX_CSR_SOF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF0_Msk /;"	d
DMAMUX_CSR_SOF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF0_Pos /;"	d
DMAMUX_CSR_SOF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF1 /;"	d
DMAMUX_CSR_SOF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF1_Msk /;"	d
DMAMUX_CSR_SOF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF1_Pos /;"	d
DMAMUX_CSR_SOF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF2 /;"	d
DMAMUX_CSR_SOF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF2_Msk /;"	d
DMAMUX_CSR_SOF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF2_Pos /;"	d
DMAMUX_CSR_SOF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF3 /;"	d
DMAMUX_CSR_SOF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF3_Msk /;"	d
DMAMUX_CSR_SOF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF3_Pos /;"	d
DMAMUX_CSR_SOF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF4 /;"	d
DMAMUX_CSR_SOF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF4_Msk /;"	d
DMAMUX_CSR_SOF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF4_Pos /;"	d
DMAMUX_CSR_SOF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF5 /;"	d
DMAMUX_CSR_SOF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF5_Msk /;"	d
DMAMUX_CSR_SOF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF5_Pos /;"	d
DMAMUX_CSR_SOF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF6 /;"	d
DMAMUX_CSR_SOF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF6_Msk /;"	d
DMAMUX_CSR_SOF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CSR_SOF6_Pos /;"	d
DMAMUX_ChannelStatus_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^}DMAMUX_ChannelStatus_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50908
DMAMUX_Channel_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^}DMAMUX_Channel_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50808
DMAMUX_CxCR_DMAREQ_ID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID /;"	d
DMAMUX_CxCR_DMAREQ_ID_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_0 /;"	d
DMAMUX_CxCR_DMAREQ_ID_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_1 /;"	d
DMAMUX_CxCR_DMAREQ_ID_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_2 /;"	d
DMAMUX_CxCR_DMAREQ_ID_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_3 /;"	d
DMAMUX_CxCR_DMAREQ_ID_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_4 /;"	d
DMAMUX_CxCR_DMAREQ_ID_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_5 /;"	d
DMAMUX_CxCR_DMAREQ_ID_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_6 /;"	d
DMAMUX_CxCR_DMAREQ_ID_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_7 /;"	d
DMAMUX_CxCR_DMAREQ_ID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_Msk /;"	d
DMAMUX_CxCR_DMAREQ_ID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_DMAREQ_ID_Pos /;"	d
DMAMUX_CxCR_EGE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_EGE /;"	d
DMAMUX_CxCR_EGE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_EGE_Msk /;"	d
DMAMUX_CxCR_EGE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_EGE_Pos /;"	d
DMAMUX_CxCR_NBREQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ /;"	d
DMAMUX_CxCR_NBREQ_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_0 /;"	d
DMAMUX_CxCR_NBREQ_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_1 /;"	d
DMAMUX_CxCR_NBREQ_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_2 /;"	d
DMAMUX_CxCR_NBREQ_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_3 /;"	d
DMAMUX_CxCR_NBREQ_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_4 /;"	d
DMAMUX_CxCR_NBREQ_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_Msk /;"	d
DMAMUX_CxCR_NBREQ_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_NBREQ_Pos /;"	d
DMAMUX_CxCR_SE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SE /;"	d
DMAMUX_CxCR_SE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SE_Msk /;"	d
DMAMUX_CxCR_SE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SE_Pos /;"	d
DMAMUX_CxCR_SOIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SOIE /;"	d
DMAMUX_CxCR_SOIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SOIE_Msk /;"	d
DMAMUX_CxCR_SOIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SOIE_Pos /;"	d
DMAMUX_CxCR_SPOL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SPOL /;"	d
DMAMUX_CxCR_SPOL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SPOL_0 /;"	d
DMAMUX_CxCR_SPOL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SPOL_1 /;"	d
DMAMUX_CxCR_SPOL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SPOL_Msk /;"	d
DMAMUX_CxCR_SPOL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SPOL_Pos /;"	d
DMAMUX_CxCR_SYNC_ID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID /;"	d
DMAMUX_CxCR_SYNC_ID_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_0 /;"	d
DMAMUX_CxCR_SYNC_ID_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_1 /;"	d
DMAMUX_CxCR_SYNC_ID_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_2 /;"	d
DMAMUX_CxCR_SYNC_ID_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_3 /;"	d
DMAMUX_CxCR_SYNC_ID_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_4 /;"	d
DMAMUX_CxCR_SYNC_ID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_Msk /;"	d
DMAMUX_CxCR_SYNC_ID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_CxCR_SYNC_ID_Pos /;"	d
DMAMUX_RGCFR_COF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF0 /;"	d
DMAMUX_RGCFR_COF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF0_Msk /;"	d
DMAMUX_RGCFR_COF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF0_Pos /;"	d
DMAMUX_RGCFR_COF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF1 /;"	d
DMAMUX_RGCFR_COF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF1_Msk /;"	d
DMAMUX_RGCFR_COF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF1_Pos /;"	d
DMAMUX_RGCFR_COF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF2 /;"	d
DMAMUX_RGCFR_COF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF2_Msk /;"	d
DMAMUX_RGCFR_COF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF2_Pos /;"	d
DMAMUX_RGCFR_COF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF3 /;"	d
DMAMUX_RGCFR_COF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF3_Msk /;"	d
DMAMUX_RGCFR_COF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGCFR_COF3_Pos /;"	d
DMAMUX_RGCR_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define DMAMUX_RGCR_SIZE /;"	d
DMAMUX_RGSR_OF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF0 /;"	d
DMAMUX_RGSR_OF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF0_Msk /;"	d
DMAMUX_RGSR_OF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF0_Pos /;"	d
DMAMUX_RGSR_OF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF1 /;"	d
DMAMUX_RGSR_OF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF1_Msk /;"	d
DMAMUX_RGSR_OF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF1_Pos /;"	d
DMAMUX_RGSR_OF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF2 /;"	d
DMAMUX_RGSR_OF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF2_Msk /;"	d
DMAMUX_RGSR_OF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF2_Pos /;"	d
DMAMUX_RGSR_OF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF3 /;"	d
DMAMUX_RGSR_OF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF3_Msk /;"	d
DMAMUX_RGSR_OF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGSR_OF3_Pos /;"	d
DMAMUX_RGxCR_GE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GE /;"	d
DMAMUX_RGxCR_GE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GE_Msk /;"	d
DMAMUX_RGxCR_GE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GE_Pos /;"	d
DMAMUX_RGxCR_GNBREQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ /;"	d
DMAMUX_RGxCR_GNBREQ_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_0 /;"	d
DMAMUX_RGxCR_GNBREQ_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_1 /;"	d
DMAMUX_RGxCR_GNBREQ_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_2 /;"	d
DMAMUX_RGxCR_GNBREQ_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_3 /;"	d
DMAMUX_RGxCR_GNBREQ_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_4 /;"	d
DMAMUX_RGxCR_GNBREQ_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_Msk /;"	d
DMAMUX_RGxCR_GNBREQ_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GNBREQ_Pos /;"	d
DMAMUX_RGxCR_GPOL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GPOL /;"	d
DMAMUX_RGxCR_GPOL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GPOL_0 /;"	d
DMAMUX_RGxCR_GPOL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GPOL_1 /;"	d
DMAMUX_RGxCR_GPOL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GPOL_Msk /;"	d
DMAMUX_RGxCR_GPOL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_GPOL_Pos /;"	d
DMAMUX_RGxCR_OIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_OIE /;"	d
DMAMUX_RGxCR_OIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_OIE_Msk /;"	d
DMAMUX_RGxCR_OIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_OIE_Pos /;"	d
DMAMUX_RGxCR_SIG_ID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID /;"	d
DMAMUX_RGxCR_SIG_ID_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_0 /;"	d
DMAMUX_RGxCR_SIG_ID_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_1 /;"	d
DMAMUX_RGxCR_SIG_ID_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_2 /;"	d
DMAMUX_RGxCR_SIG_ID_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_3 /;"	d
DMAMUX_RGxCR_SIG_ID_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_4 /;"	d
DMAMUX_RGxCR_SIG_ID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_Msk /;"	d
DMAMUX_RGxCR_SIG_ID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMAMUX_RGxCR_SIG_ID_Pos /;"	d
DMAMUX_RequestGenStatus_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^}DMAMUX_RequestGenStatus_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50b08
DMAMUX_RequestGen_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^}DMAMUX_RequestGen_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50a08
DMAOMR_CLEAR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMAOMR_CLEAR_MASK /;"	d
DMAR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DMAR;        \/*!< TIM DMA address for full transfer,        Address offset: 0x4/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
DMATransfer	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t DMATransfer;                 \/*!< Set ADC group regular conversion data transfer: no/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
DMA_CCR_CIRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_CIRC /;"	d
DMA_CCR_CIRC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_CIRC_Msk /;"	d
DMA_CCR_CIRC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_CIRC_Pos /;"	d
DMA_CCR_DIR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_DIR /;"	d
DMA_CCR_DIR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_DIR_Msk /;"	d
DMA_CCR_DIR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_DIR_Pos /;"	d
DMA_CCR_EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_EN /;"	d
DMA_CCR_EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_EN_Msk /;"	d
DMA_CCR_EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_EN_Pos /;"	d
DMA_CCR_HTIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_HTIE /;"	d
DMA_CCR_HTIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_HTIE_Msk /;"	d
DMA_CCR_HTIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_HTIE_Pos /;"	d
DMA_CCR_MEM2MEM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MEM2MEM /;"	d
DMA_CCR_MEM2MEM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MEM2MEM_Msk /;"	d
DMA_CCR_MEM2MEM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MEM2MEM_Pos /;"	d
DMA_CCR_MINC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MINC /;"	d
DMA_CCR_MINC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MINC_Msk /;"	d
DMA_CCR_MINC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MINC_Pos /;"	d
DMA_CCR_MSIZE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MSIZE /;"	d
DMA_CCR_MSIZE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MSIZE_0 /;"	d
DMA_CCR_MSIZE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MSIZE_1 /;"	d
DMA_CCR_MSIZE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MSIZE_Msk /;"	d
DMA_CCR_MSIZE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_MSIZE_Pos /;"	d
DMA_CCR_PINC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PINC /;"	d
DMA_CCR_PINC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PINC_Msk /;"	d
DMA_CCR_PINC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PINC_Pos /;"	d
DMA_CCR_PL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PL /;"	d
DMA_CCR_PL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PL_0 /;"	d
DMA_CCR_PL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PL_1 /;"	d
DMA_CCR_PL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PL_Msk /;"	d
DMA_CCR_PL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PL_Pos /;"	d
DMA_CCR_PSIZE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PSIZE /;"	d
DMA_CCR_PSIZE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PSIZE_0 /;"	d
DMA_CCR_PSIZE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PSIZE_1 /;"	d
DMA_CCR_PSIZE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PSIZE_Msk /;"	d
DMA_CCR_PSIZE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_PSIZE_Pos /;"	d
DMA_CCR_TCIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TCIE /;"	d
DMA_CCR_TCIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TCIE_Msk /;"	d
DMA_CCR_TCIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TCIE_Pos /;"	d
DMA_CCR_TEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TEIE /;"	d
DMA_CCR_TEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TEIE_Msk /;"	d
DMA_CCR_TEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CCR_TEIE_Pos /;"	d
DMA_CIRCULAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_CIRCULAR /;"	d
DMA_CMAR_MA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CMAR_MA /;"	d
DMA_CMAR_MA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CMAR_MA_Msk /;"	d
DMA_CMAR_MA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CMAR_MA_Pos /;"	d
DMA_CNDTR_NDT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CNDTR_NDT /;"	d
DMA_CNDTR_NDT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CNDTR_NDT_Msk /;"	d
DMA_CNDTR_NDT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CNDTR_NDT_Pos /;"	d
DMA_CPAR_PA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CPAR_PA /;"	d
DMA_CPAR_PA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CPAR_PA_Msk /;"	d
DMA_CPAR_PA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_CPAR_PA_Pos /;"	d
DMA_CalcDMAMUXChannelBaseAndMask	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
DMA_CalcDMAMUXRequestGenBaseAndMask	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
DMA_Channel_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50608
DMA_FLAG_GI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI1 /;"	d
DMA_FLAG_GI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI2 /;"	d
DMA_FLAG_GI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI3 /;"	d
DMA_FLAG_GI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI4 /;"	d
DMA_FLAG_GI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI5 /;"	d
DMA_FLAG_GI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI6 /;"	d
DMA_FLAG_GI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_GI7 /;"	d
DMA_FLAG_HT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT1 /;"	d
DMA_FLAG_HT2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT2 /;"	d
DMA_FLAG_HT3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT3 /;"	d
DMA_FLAG_HT4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT4 /;"	d
DMA_FLAG_HT5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT5 /;"	d
DMA_FLAG_HT6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT6 /;"	d
DMA_FLAG_HT7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_HT7 /;"	d
DMA_FLAG_TC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC1 /;"	d
DMA_FLAG_TC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC2 /;"	d
DMA_FLAG_TC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC3 /;"	d
DMA_FLAG_TC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC4 /;"	d
DMA_FLAG_TC5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC5 /;"	d
DMA_FLAG_TC6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC6 /;"	d
DMA_FLAG_TC7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TC7 /;"	d
DMA_FLAG_TE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE1 /;"	d
DMA_FLAG_TE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE2 /;"	d
DMA_FLAG_TE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE3 /;"	d
DMA_FLAG_TE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE4 /;"	d
DMA_FLAG_TE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE5 /;"	d
DMA_FLAG_TE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE6 /;"	d
DMA_FLAG_TE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_FLAG_TE7 /;"	d
DMA_Handle	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  DMA_HandleTypeDef             *DMA_Handle;            \/*!< Pointer DMA Handler *\/$/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
DMA_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^} DMA_HandleTypeDef;$/;"	t	typeref:struct:__DMA_HandleTypeDef
DMA_IFCR_CGIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF1 /;"	d
DMA_IFCR_CGIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF1_Msk /;"	d
DMA_IFCR_CGIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF1_Pos /;"	d
DMA_IFCR_CGIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF2 /;"	d
DMA_IFCR_CGIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF2_Msk /;"	d
DMA_IFCR_CGIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF2_Pos /;"	d
DMA_IFCR_CGIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF3 /;"	d
DMA_IFCR_CGIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF3_Msk /;"	d
DMA_IFCR_CGIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF3_Pos /;"	d
DMA_IFCR_CGIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF4 /;"	d
DMA_IFCR_CGIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF4_Msk /;"	d
DMA_IFCR_CGIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF4_Pos /;"	d
DMA_IFCR_CGIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF5 /;"	d
DMA_IFCR_CGIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF5_Msk /;"	d
DMA_IFCR_CGIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF5_Pos /;"	d
DMA_IFCR_CGIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF6 /;"	d
DMA_IFCR_CGIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF6_Msk /;"	d
DMA_IFCR_CGIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF6_Pos /;"	d
DMA_IFCR_CGIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF7 /;"	d
DMA_IFCR_CGIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF7_Msk /;"	d
DMA_IFCR_CGIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CGIF7_Pos /;"	d
DMA_IFCR_CHTIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF1 /;"	d
DMA_IFCR_CHTIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF1_Msk /;"	d
DMA_IFCR_CHTIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF1_Pos /;"	d
DMA_IFCR_CHTIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF2 /;"	d
DMA_IFCR_CHTIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF2_Msk /;"	d
DMA_IFCR_CHTIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF2_Pos /;"	d
DMA_IFCR_CHTIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF3 /;"	d
DMA_IFCR_CHTIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF3_Msk /;"	d
DMA_IFCR_CHTIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF3_Pos /;"	d
DMA_IFCR_CHTIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF4 /;"	d
DMA_IFCR_CHTIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF4_Msk /;"	d
DMA_IFCR_CHTIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF4_Pos /;"	d
DMA_IFCR_CHTIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF5 /;"	d
DMA_IFCR_CHTIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF5_Msk /;"	d
DMA_IFCR_CHTIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF5_Pos /;"	d
DMA_IFCR_CHTIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF6 /;"	d
DMA_IFCR_CHTIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF6_Msk /;"	d
DMA_IFCR_CHTIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF6_Pos /;"	d
DMA_IFCR_CHTIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF7 /;"	d
DMA_IFCR_CHTIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF7_Msk /;"	d
DMA_IFCR_CHTIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CHTIF7_Pos /;"	d
DMA_IFCR_CTCIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF1 /;"	d
DMA_IFCR_CTCIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF1_Msk /;"	d
DMA_IFCR_CTCIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF1_Pos /;"	d
DMA_IFCR_CTCIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF2 /;"	d
DMA_IFCR_CTCIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF2_Msk /;"	d
DMA_IFCR_CTCIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF2_Pos /;"	d
DMA_IFCR_CTCIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF3 /;"	d
DMA_IFCR_CTCIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF3_Msk /;"	d
DMA_IFCR_CTCIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF3_Pos /;"	d
DMA_IFCR_CTCIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF4 /;"	d
DMA_IFCR_CTCIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF4_Msk /;"	d
DMA_IFCR_CTCIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF4_Pos /;"	d
DMA_IFCR_CTCIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF5 /;"	d
DMA_IFCR_CTCIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF5_Msk /;"	d
DMA_IFCR_CTCIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF5_Pos /;"	d
DMA_IFCR_CTCIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF6 /;"	d
DMA_IFCR_CTCIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF6_Msk /;"	d
DMA_IFCR_CTCIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF6_Pos /;"	d
DMA_IFCR_CTCIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF7 /;"	d
DMA_IFCR_CTCIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF7_Msk /;"	d
DMA_IFCR_CTCIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTCIF7_Pos /;"	d
DMA_IFCR_CTEIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF1 /;"	d
DMA_IFCR_CTEIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF1_Msk /;"	d
DMA_IFCR_CTEIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF1_Pos /;"	d
DMA_IFCR_CTEIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF2 /;"	d
DMA_IFCR_CTEIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF2_Msk /;"	d
DMA_IFCR_CTEIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF2_Pos /;"	d
DMA_IFCR_CTEIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF3 /;"	d
DMA_IFCR_CTEIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF3_Msk /;"	d
DMA_IFCR_CTEIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF3_Pos /;"	d
DMA_IFCR_CTEIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF4 /;"	d
DMA_IFCR_CTEIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF4_Msk /;"	d
DMA_IFCR_CTEIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF4_Pos /;"	d
DMA_IFCR_CTEIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF5 /;"	d
DMA_IFCR_CTEIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF5_Msk /;"	d
DMA_IFCR_CTEIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF5_Pos /;"	d
DMA_IFCR_CTEIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF6 /;"	d
DMA_IFCR_CTEIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF6_Msk /;"	d
DMA_IFCR_CTEIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF6_Pos /;"	d
DMA_IFCR_CTEIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF7 /;"	d
DMA_IFCR_CTEIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF7_Msk /;"	d
DMA_IFCR_CTEIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_IFCR_CTEIF7_Pos /;"	d
DMA_ISR_GIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF1 /;"	d
DMA_ISR_GIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF1_Msk /;"	d
DMA_ISR_GIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF1_Pos /;"	d
DMA_ISR_GIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF2 /;"	d
DMA_ISR_GIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF2_Msk /;"	d
DMA_ISR_GIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF2_Pos /;"	d
DMA_ISR_GIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF3 /;"	d
DMA_ISR_GIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF3_Msk /;"	d
DMA_ISR_GIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF3_Pos /;"	d
DMA_ISR_GIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF4 /;"	d
DMA_ISR_GIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF4_Msk /;"	d
DMA_ISR_GIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF4_Pos /;"	d
DMA_ISR_GIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF5 /;"	d
DMA_ISR_GIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF5_Msk /;"	d
DMA_ISR_GIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF5_Pos /;"	d
DMA_ISR_GIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF6 /;"	d
DMA_ISR_GIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF6_Msk /;"	d
DMA_ISR_GIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF6_Pos /;"	d
DMA_ISR_GIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF7 /;"	d
DMA_ISR_GIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF7_Msk /;"	d
DMA_ISR_GIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_GIF7_Pos /;"	d
DMA_ISR_HTIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF1 /;"	d
DMA_ISR_HTIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF1_Msk /;"	d
DMA_ISR_HTIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF1_Pos /;"	d
DMA_ISR_HTIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF2 /;"	d
DMA_ISR_HTIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF2_Msk /;"	d
DMA_ISR_HTIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF2_Pos /;"	d
DMA_ISR_HTIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF3 /;"	d
DMA_ISR_HTIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF3_Msk /;"	d
DMA_ISR_HTIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF3_Pos /;"	d
DMA_ISR_HTIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF4 /;"	d
DMA_ISR_HTIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF4_Msk /;"	d
DMA_ISR_HTIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF4_Pos /;"	d
DMA_ISR_HTIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF5 /;"	d
DMA_ISR_HTIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF5_Msk /;"	d
DMA_ISR_HTIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF5_Pos /;"	d
DMA_ISR_HTIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF6 /;"	d
DMA_ISR_HTIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF6_Msk /;"	d
DMA_ISR_HTIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF6_Pos /;"	d
DMA_ISR_HTIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF7 /;"	d
DMA_ISR_HTIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF7_Msk /;"	d
DMA_ISR_HTIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_HTIF7_Pos /;"	d
DMA_ISR_TCIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF1 /;"	d
DMA_ISR_TCIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF1_Msk /;"	d
DMA_ISR_TCIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF1_Pos /;"	d
DMA_ISR_TCIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF2 /;"	d
DMA_ISR_TCIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF2_Msk /;"	d
DMA_ISR_TCIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF2_Pos /;"	d
DMA_ISR_TCIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF3 /;"	d
DMA_ISR_TCIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF3_Msk /;"	d
DMA_ISR_TCIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF3_Pos /;"	d
DMA_ISR_TCIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF4 /;"	d
DMA_ISR_TCIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF4_Msk /;"	d
DMA_ISR_TCIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF4_Pos /;"	d
DMA_ISR_TCIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF5 /;"	d
DMA_ISR_TCIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF5_Msk /;"	d
DMA_ISR_TCIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF5_Pos /;"	d
DMA_ISR_TCIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF6 /;"	d
DMA_ISR_TCIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF6_Msk /;"	d
DMA_ISR_TCIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF6_Pos /;"	d
DMA_ISR_TCIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF7 /;"	d
DMA_ISR_TCIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF7_Msk /;"	d
DMA_ISR_TCIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TCIF7_Pos /;"	d
DMA_ISR_TEIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF1 /;"	d
DMA_ISR_TEIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF1_Msk /;"	d
DMA_ISR_TEIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF1_Pos /;"	d
DMA_ISR_TEIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF2 /;"	d
DMA_ISR_TEIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF2_Msk /;"	d
DMA_ISR_TEIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF2_Pos /;"	d
DMA_ISR_TEIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF3 /;"	d
DMA_ISR_TEIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF3_Msk /;"	d
DMA_ISR_TEIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF3_Pos /;"	d
DMA_ISR_TEIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF4 /;"	d
DMA_ISR_TEIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF4_Msk /;"	d
DMA_ISR_TEIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF4_Pos /;"	d
DMA_ISR_TEIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF5 /;"	d
DMA_ISR_TEIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF5_Msk /;"	d
DMA_ISR_TEIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF5_Pos /;"	d
DMA_ISR_TEIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF6 /;"	d
DMA_ISR_TEIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF6_Msk /;"	d
DMA_ISR_TEIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF6_Pos /;"	d
DMA_ISR_TEIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF7 /;"	d
DMA_ISR_TEIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF7_Msk /;"	d
DMA_ISR_TEIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define DMA_ISR_TEIF7_Pos /;"	d
DMA_IT_HT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_IT_HT /;"	d
DMA_IT_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_IT_TC /;"	d
DMA_IT_TE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_IT_TE /;"	d
DMA_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^} DMA_InitTypeDef;$/;"	t	typeref:struct:__anon8cd035e50108
DMA_MAX_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MAX_REQUEST /;"	d
DMA_MDATAALIGN_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MDATAALIGN_BYTE /;"	d
DMA_MDATAALIGN_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MDATAALIGN_HALFWORD /;"	d
DMA_MDATAALIGN_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MDATAALIGN_WORD /;"	d
DMA_MEMORY_TO_MEMORY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MEMORY_TO_MEMORY /;"	d
DMA_MEMORY_TO_PERIPH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MEMORY_TO_PERIPH /;"	d
DMA_MINC_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MINC_DISABLE /;"	d
DMA_MINC_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_MINC_ENABLE /;"	d
DMA_NORMAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_NORMAL /;"	d
DMA_PDATAALIGN_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PDATAALIGN_BYTE /;"	d
DMA_PDATAALIGN_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PDATAALIGN_HALFWORD /;"	d
DMA_PDATAALIGN_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PDATAALIGN_WORD /;"	d
DMA_PERIPH_TO_MEMORY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PERIPH_TO_MEMORY /;"	d
DMA_PINC_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PINC_DISABLE /;"	d
DMA_PINC_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PINC_ENABLE /;"	d
DMA_PRIORITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PRIORITY_HIGH /;"	d
DMA_PRIORITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PRIORITY_LOW /;"	d
DMA_PRIORITY_MEDIUM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PRIORITY_MEDIUM /;"	d
DMA_PRIORITY_VERY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_PRIORITY_VERY_HIGH /;"	d
DMA_REQUEST_ADC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_ADC1 /;"	d
DMA_REQUEST_AES_IN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_AES_IN /;"	d
DMA_REQUEST_AES_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_AES_OUT /;"	d
DMA_REQUEST_DAC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_DAC1 /;"	d
DMA_REQUEST_DAC1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_DAC1_CH1 /;"	d
DMA_REQUEST_DAC1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_DAC1_CH2 /;"	d
DMA_REQUEST_DAC1_CHANNEL1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_DAC1_CHANNEL1 /;"	d
DMA_REQUEST_DAC1_CHANNEL2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_DAC1_CHANNEL2 /;"	d
DMA_REQUEST_DAC2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_DAC2 /;"	d
DMA_REQUEST_DCMI_PSSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_DCMI_PSSI /;"	d
DMA_REQUEST_GENERATOR0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_GENERATOR0 /;"	d
DMA_REQUEST_GENERATOR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_GENERATOR1 /;"	d
DMA_REQUEST_GENERATOR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_GENERATOR2 /;"	d
DMA_REQUEST_GENERATOR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_GENERATOR3 /;"	d
DMA_REQUEST_I2C1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C1_RX /;"	d
DMA_REQUEST_I2C1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C1_TX /;"	d
DMA_REQUEST_I2C2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C2_RX /;"	d
DMA_REQUEST_I2C2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C2_TX /;"	d
DMA_REQUEST_I2C3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C3_RX /;"	d
DMA_REQUEST_I2C3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_I2C3_TX /;"	d
DMA_REQUEST_LPUART1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_LPUART1_RX /;"	d
DMA_REQUEST_LPUART1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_LPUART1_TX /;"	d
DMA_REQUEST_LPUART2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_LPUART2_RX /;"	d
DMA_REQUEST_LPUART2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_LPUART2_TX /;"	d
DMA_REQUEST_MEM2MEM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_MEM2MEM /;"	d
DMA_REQUEST_SPI1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI1_RX /;"	d
DMA_REQUEST_SPI1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI1_TX /;"	d
DMA_REQUEST_SPI2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI2_RX /;"	d
DMA_REQUEST_SPI2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI2_TX /;"	d
DMA_REQUEST_SPI3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI3_RX /;"	d
DMA_REQUEST_SPI3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_SPI3_TX /;"	d
DMA_REQUEST_TIM15_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM15_CH1 /;"	d
DMA_REQUEST_TIM15_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM15_CH2 /;"	d
DMA_REQUEST_TIM15_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM15_TRIG_COM /;"	d
DMA_REQUEST_TIM15_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM15_UP /;"	d
DMA_REQUEST_TIM16_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM16_CH1 /;"	d
DMA_REQUEST_TIM16_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM16_COM /;"	d
DMA_REQUEST_TIM16_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_TIM16_TRIG_COM /;"	d
DMA_REQUEST_TIM16_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM16_UP /;"	d
DMA_REQUEST_TIM17_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM17_CH1 /;"	d
DMA_REQUEST_TIM17_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM17_COM /;"	d
DMA_REQUEST_TIM17_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DMA_REQUEST_TIM17_TRIG_COM /;"	d
DMA_REQUEST_TIM17_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM17_UP /;"	d
DMA_REQUEST_TIM1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_CH1 /;"	d
DMA_REQUEST_TIM1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_CH2 /;"	d
DMA_REQUEST_TIM1_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_CH3 /;"	d
DMA_REQUEST_TIM1_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_CH4 /;"	d
DMA_REQUEST_TIM1_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_TRIG_COM /;"	d
DMA_REQUEST_TIM1_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM1_UP /;"	d
DMA_REQUEST_TIM2_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_CH1 /;"	d
DMA_REQUEST_TIM2_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_CH2 /;"	d
DMA_REQUEST_TIM2_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_CH3 /;"	d
DMA_REQUEST_TIM2_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_CH4 /;"	d
DMA_REQUEST_TIM2_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_TRIG /;"	d
DMA_REQUEST_TIM2_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM2_UP /;"	d
DMA_REQUEST_TIM3_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_CH1 /;"	d
DMA_REQUEST_TIM3_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_CH2 /;"	d
DMA_REQUEST_TIM3_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_CH3 /;"	d
DMA_REQUEST_TIM3_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_CH4 /;"	d
DMA_REQUEST_TIM3_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_TRIG /;"	d
DMA_REQUEST_TIM3_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM3_UP /;"	d
DMA_REQUEST_TIM4_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_CH1 /;"	d
DMA_REQUEST_TIM4_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_CH2 /;"	d
DMA_REQUEST_TIM4_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_CH3 /;"	d
DMA_REQUEST_TIM4_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_CH4 /;"	d
DMA_REQUEST_TIM4_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_TRIG /;"	d
DMA_REQUEST_TIM4_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM4_UP /;"	d
DMA_REQUEST_TIM6_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM6_UP /;"	d
DMA_REQUEST_TIM7_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_TIM7_UP /;"	d
DMA_REQUEST_UCPD1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_UCPD1_RX /;"	d
DMA_REQUEST_UCPD1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_UCPD1_TX /;"	d
DMA_REQUEST_UCPD2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_UCPD2_RX /;"	d
DMA_REQUEST_UCPD2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_UCPD2_TX /;"	d
DMA_REQUEST_USART1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART1_RX /;"	d
DMA_REQUEST_USART1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART1_TX /;"	d
DMA_REQUEST_USART2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART2_RX /;"	d
DMA_REQUEST_USART2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART2_TX /;"	d
DMA_REQUEST_USART3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART3_RX /;"	d
DMA_REQUEST_USART3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART3_TX /;"	d
DMA_REQUEST_USART4_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART4_RX /;"	d
DMA_REQUEST_USART4_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART4_TX /;"	d
DMA_REQUEST_USART5_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART5_RX /;"	d
DMA_REQUEST_USART5_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART5_TX /;"	d
DMA_REQUEST_USART6_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART6_RX /;"	d
DMA_REQUEST_USART6_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define DMA_REQUEST_USART6_TX /;"	d
DMA_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uin/;"	f	typeref:typename:void	file:
DMA_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50708
DMAmuxChannel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMAMUX_Channel_TypeDef           *DMAmuxChannel;                    \/*!< Register base addres/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMAMUX_Channel_TypeDef *
DMAmuxChannelStatus	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMAMUX_ChannelStatus_TypeDef     *DMAmuxChannelStatus;              \/*!< DMAMUX Channels Stat/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMAMUX_ChannelStatus_TypeDef *
DMAmuxChannelStatusMask	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t                         DMAmuxChannelStatusMask;           \/*!< DMAMUX Channel Statu/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:uint32_t
DMAmuxRequestGen	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMAMUX_RequestGen_TypeDef        *DMAmuxRequestGen;                 \/*!< DMAMUX request gener/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMAMUX_RequestGen_TypeDef *
DMAmuxRequestGenStatus	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMAMUX_RequestGenStatus_TypeDef  *DMAmuxRequestGenStatus;           \/*!< DMAMUX request gener/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMAMUX_RequestGenStatus_TypeDef *
DMAmuxRequestGenStatusMask	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t                         DMAmuxRequestGenStatusMask;        \/*!< DMAMUX request gener/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:uint32_t
DNS_MSGID	Core/Src/dns.c	/^uint16_t DNS_MSGID;     \/\/ DNS message ID$/;"	v	typeref:typename:uint16_t
DNS_MSG_ID	Core/Inc/dns.h	/^#define DNS_MSG_ID /;"	d
DNS_SOCKET	Core/Src/dns.c	/^uint8_t  DNS_SOCKET;    \/\/ SOCKET number for DNS$/;"	v	typeref:typename:uint8_t
DNS_SOCKET	Core/Src/main.c	/^#define DNS_SOCKET /;"	d	file:
DNS_WAIT_TIME	Core/Inc/dns.h	/^#define	DNS_WAIT_TIME /;"	d
DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DR;             \/*!< CRC Data register,                         Address offset:/;"	m	struct:__anon90f9dfd50408	typeref:typename:__IO uint32_t
DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DR;           \/*!< ADC group regular data register,               Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DR;          \/*!< RTC date register,                                         Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t DR;       \/*!< SPI data register,                                   Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
DSCSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anon6a8602f71608	typeref:typename:__IOM uint32_t
DSCSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anonffb016bb1208	typeref:typename:__IOM uint32_t
DSCSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anonffb61ee61608	typeref:typename:__IOM uint32_t
DSCSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anone48692671208	typeref:typename:__IOM uint32_t
DSCSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anone4871ec81608	typeref:typename:__IOM uint32_t
DSCSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t DSCSR;                  \/*!< Offset: 0x018 (R\/W)  Debug Security Control and /;"	m	struct:__anon756d223a1608	typeref:typename:__IOM uint32_t
DTCMCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t DTCMCR;                 \/*!< Offset: 0x294 (R\/W)  Data Tightly-Coupled Memory/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
DTCMCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t DTCMCR;                 \/*!< Offset: 0x294 (R\/W)  Data Tightly-Coupled Memory/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
DWT	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm23.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm33.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm35p.h	/^  #define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT /;"	d
DWT	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_BASE /;"	d
DWT_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_BASE /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CPICNT_CPICNT_Msk /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CPICNT_CPICNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CPICNT_CPICNT_Pos /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CPIEVTENA_Msk /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CPIEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CPIEVTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCCNTENA_Msk /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCCNTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCCNTENA_Pos /;"	d
DWT_CTRL_CYCDISS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCDISS_Msk /;"	d
DWT_CTRL_CYCDISS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCDISS_Msk /;"	d
DWT_CTRL_CYCDISS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCDISS_Msk /;"	d
DWT_CTRL_CYCDISS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCDISS_Msk /;"	d
DWT_CTRL_CYCDISS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCDISS_Pos /;"	d
DWT_CTRL_CYCDISS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCDISS_Pos /;"	d
DWT_CTRL_CYCDISS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCDISS_Pos /;"	d
DWT_CTRL_CYCDISS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCDISS_Pos /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCEVTENA_Msk /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCEVTENA_Pos /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCTAP_Msk /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_CYCTAP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_CYCTAP_Pos /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_EXCEVTENA_Msk /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_EXCEVTENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_EXCTRCENA_Msk /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_EXCTRCENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_EXCTRCENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_FOLDEVTENA_Msk /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_FOLDEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_FOLDEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_LSUEVTENA_Msk /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_LSUEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_LSUEVTENA_Pos /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOCYCCNT_Msk /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOCYCCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOCYCCNT_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOEXTTRIG_Msk /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOEXTTRIG_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOEXTTRIG_Pos /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOPRFCNT_Msk /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOPRFCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOPRFCNT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOTRCPKT_Msk /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NOTRCPKT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NOTRCPKT_Pos /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NUMCOMP_Msk /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_NUMCOMP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_NUMCOMP_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_PCSAMPLENA_Msk /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_PCSAMPLENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_PCSAMPLENA_Pos /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_POSTINIT_Msk /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTINIT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_POSTINIT_Pos /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_POSTPRESET_Msk /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_POSTPRESET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_POSTPRESET_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SLEEPEVTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_SYNCTAP_Msk /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_CTRL_SYNCTAP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_CTRL_SYNCTAP_Pos /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_EXCCNT_EXCCNT_Msk /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_EXCCNT_EXCCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_EXCCNT_EXCCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FOLDCNT_FOLDCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_ACTION_Msk /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_ACTION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_ACTION_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_CYCMATCH_Msk /;"	d
DWT_FUNCTION_CYCMATCH_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_CYCMATCH_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_CYCMATCH_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR0_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVADDR1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVMATCH_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_DATAVSIZE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_EMITRANGE_Msk /;"	d
DWT_FUNCTION_EMITRANGE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_EMITRANGE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_EMITRANGE_Pos /;"	d
DWT_FUNCTION_FUNCTION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_FUNCTION_Msk /;"	d
DWT_FUNCTION_FUNCTION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_FUNCTION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_FUNCTION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_FUNCTION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_FUNCTION_Pos /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_ID_Msk /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_ID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_ID_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_LNK1ENA_Msk /;"	d
DWT_FUNCTION_LNK1ENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_LNK1ENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_LNK1ENA_Pos /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_MATCHED_Msk /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCHED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_FUNCTION_MATCHED_Pos /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_MATCH_Msk /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_FUNCTION_MATCH_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_FUNCTION_MATCH_Pos /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_LSUCNT_LSUCNT_Msk /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_LSUCNT_LSUCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_LSUCNT_LSUCNT_Pos /;"	d
DWT_MASK_MASK_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_MASK_MASK_Msk /;"	d
DWT_MASK_MASK_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_MASK_MASK_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_MASK_MASK_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_MASK_MASK_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_MASK_MASK_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos /;"	d
DWT_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon6a8602f70f08
DWT_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} DWT_Type;$/;"	t	typeref:struct:__anonffb016bb0c08
DWT_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} DWT_Type;$/;"	t	typeref:struct:__anonffb61ee60f08
DWT_Type	Drivers/CMSIS/Include/core_cm23.h	/^} DWT_Type;$/;"	t	typeref:struct:__anone48692670c08
DWT_Type	Drivers/CMSIS/Include/core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon06ecd1f50f08
DWT_Type	Drivers/CMSIS/Include/core_cm33.h	/^} DWT_Type;$/;"	t	typeref:struct:__anone4871ec80f08
DWT_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon756d223a0f08
DWT_Type	Drivers/CMSIS/Include/core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon06ecd6360f08
DWT_Type	Drivers/CMSIS/Include/core_cm7.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon06ece2f90f08
DWT_Type	Drivers/CMSIS/Include/core_sc300.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon2db989db0f08
DataAlign	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t DataAlign;             \/*!< Specify ADC data alignment in conversion data register (/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
DataAlignment	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t DataAlignment;               \/*!< Set ADC conversion data alignment.$/;"	m	struct:__anon9849d99e0208	typeref:typename:uint32_t
DataInvert	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t DataInvert;            \/*!< Specifies whether data are inverted (positive\/direct lo/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
DataSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
DeadTime	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t DeadTime;             \/*!< TIM dead Time$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
DefaultInitValueUse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint8_t DefaultInitValueUse;        \/*!< This parameter is a value of @ref CRC_Default_InitVa/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint8_t
DefaultPolynomialUse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint8_t DefaultPolynomialUse;       \/*!< This parameter is a value of @ref CRC_Default_Polyno/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint8_t
Delay	Core/Src/DHT.c	/^#define Delay(/;"	d	file:
DfsdmClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define DfsdmClockSelection /;"	d
Direction	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t Direction;             \/*!< Specifies if the data will be transferred from memory to/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
Direction	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t Direction;           \/*!< Specifies the SPI bidirectional mode state.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
Direction	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t Direction;              \/*!< Specifies if the data will be transferred from memory t/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
DisableExec	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t DisableExec;           \/*!< Specifies the instruction access status.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
DiscontinuousConvMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState DiscontinuousConvMode; \/*!< Specify whether the conversions sequence of ADC g/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
DmaBaseAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMA_TypeDef            *DmaBaseAddress;                             \/*!< DMA Channel Base Add/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMA_TypeDef *
Drivers/STM32G0xx_HAL_Driver/Src/%.o	Debug/Drivers/STM32G0xx_HAL_Driver/Src/subdir.mk	/^Drivers\/STM32G0xx_HAL_Driver\/Src\/%.o Drivers\/STM32G0xx_HAL_Driver\/Src\/%.su: ..\/Drivers\/S/;"	t
Drivers/STM32G0xx_HAL_Driver/Src/%.su	Debug/Drivers/STM32G0xx_HAL_Driver/Src/subdir.mk	/^Drivers\/STM32G0xx_HAL_Driver\/Src\/%.o Drivers\/STM32G0xx_HAL_Driver\/Src\/%.su: ..\/Drivers\/S/;"	t
DualAddressMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t DualAddressMode;     \/*!< Specifies if dual addressing mode is selected.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
ECCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ECCR;         \/*!< FLASH ECC register,                                Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
EEPROM_ADDR	Core/Src/ZEZ-24CXX.c	/^#define EEPROM_ADDR /;"	d	file:
EEPROM_BUFFER_SIZE	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_BUFFER_SIZE /;"	d
EEPROM_CS_HIGH	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_CS_HIGH(/;"	d
EEPROM_CS_LOW	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_CS_LOW(/;"	d
EEPROM_I2C	Core/Src/ZEZ-24CXX.c	/^#define EEPROM_I2C /;"	d	file:
EEPROM_PAGESIZE	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_PAGESIZE /;"	d
EEPROM_PageErase	Core/Src/ZEZ-24CXX.c	/^void EEPROM_PageErase (uint16_t page)$/;"	f	typeref:typename:void
EEPROM_RDSR	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_RDSR /;"	d
EEPROM_READ	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_READ /;"	d
EEPROM_Read	Core/Src/ZEZ-24CXX.c	/^void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)$/;"	f	typeref:typename:void
EEPROM_Read_NUM	Core/Src/ZEZ-24CXX.c	/^float EEPROM_Read_NUM (uint16_t page, uint16_t offset)$/;"	f	typeref:typename:float
EEPROM_STATUS_COMPLETE	Core/Inc/STM32_EEPROM_SPI.h	/^    EEPROM_STATUS_COMPLETE,$/;"	e	enum:__anon1f2444a70103
EEPROM_STATUS_ERROR	Core/Inc/STM32_EEPROM_SPI.h	/^    EEPROM_STATUS_ERROR$/;"	e	enum:__anon1f2444a70103
EEPROM_STATUS_PENDING	Core/Inc/STM32_EEPROM_SPI.h	/^    EEPROM_STATUS_PENDING,$/;"	e	enum:__anon1f2444a70103
EEPROM_WIP_FLAG	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_WIP_FLAG /;"	d
EEPROM_WRDI	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_WRDI /;"	d
EEPROM_WREN	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_WREN /;"	d
EEPROM_WRITE	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_WRITE /;"	d
EEPROM_WRSR	Core/Inc/STM32_EEPROM_SPI.h	/^#define EEPROM_WRSR /;"	d
EEPROM_Write	Core/Src/ZEZ-24CXX.c	/^void EEPROM_Write (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)$/;"	f	typeref:typename:void
EEPROM_Write_NUM	Core/Src/ZEZ-24CXX.c	/^void EEPROM_Write_NUM (uint16_t page, uint16_t offset, float data)$/;"	f	typeref:typename:void
EGR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t EGR;         \/*!< TIM event generation register,            Address offset: 0x1/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
ELF_SRCS	Debug/sources.mk	/^ELF_SRCS := $/;"	m
EMR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t EMR1;           \/*!< EXTI Event Mask Register 1,                      Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
ENABLE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  ENABLE = !DISABLE$/;"	e	enum:__anon998c3b0e0203
END_SIZE	Core/Src/ZEZ-24CXX.c	/^#define END_SIZE /;"	d	file:
EOCSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t EOCSelection;          \/*!< Specify which EOC (End Of Conversion) flag is used for c/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
EOC_SEQ_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define EOC_SEQ_CONV /;"	d
EOC_SINGLE_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define EOC_SINGLE_CONV /;"	d
EOC_SINGLE_SEQ_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define EOC_SINGLE_SEQ_CONV /;"	d
ERROR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  ERROR = !SUCCESS$/;"	e	enum:__anon998c3b0e0303
ERROR_HTML_PAGE	Core/Inc/httpParser.h	/^static const char  	ERROR_HTML_PAGE[] = "HTTP\/1.1 404 Not Found\\r\\nContent-Type: text\/html\\/;"	v	typeref:typename:const char[]
ERROR_REQUEST_PAGE	Core/Inc/httpParser.h	/^static const char 	ERROR_REQUEST_PAGE[] = "HTTP\/1.1 400 OK\\r\\nContent-Type: text\/html\\r\\nC/;"	v	typeref:typename:const char[]
ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE /;"	d
ETH_MAC_MII_TRANSMIT_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_MII_TRANSMIT_ACTIVE /;"	d
ETH_MAC_READCONTROLLER_FLUSHING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_READCONTROLLER_FLUSHING /;"	d
ETH_MAC_RXFIFO_ABOVE_THRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD /;"	d
ETH_MAC_RXFIFO_BELOW_THRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_RXFIFO_BELOW_THRESHOLD /;"	d
ETH_MAC_RXFIFO_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_RXFIFO_EMPTY /;"	d
ETH_MAC_RXFIFO_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_RXFIFO_FULL /;"	d
ETH_MAC_RXFIFO_WRITE_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_RXFIFO_WRITE_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_NOTACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_SMALL_FIFO_NOTACTIVE /;"	d
ETH_MAC_SMALL_FIFO_READ_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_SMALL_FIFO_READ_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_RW_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_SMALL_FIFO_RW_ACTIVE /;"	d
ETH_MAC_SMALL_FIFO_WRITE_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE /;"	d
ETH_MAC_TRANSMISSION_PAUSE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TRANSMISSION_PAUSE /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING /;"	d
ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING /;"	d
ETH_MAC_TXFIFONOT_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFONOT_EMPTY /;"	d
ETH_MAC_TXFIFO_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_FULL /;"	d
ETH_MAC_TXFIFO_IDLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_IDLE /;"	d
ETH_MAC_TXFIFO_READ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_READ /;"	d
ETH_MAC_TXFIFO_WAITING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_WAITING /;"	d
ETH_MAC_TXFIFO_WRITE_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_WRITE_ACTIVE /;"	d
ETH_MAC_TXFIFO_WRITING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MAC_TXFIFO_WRITING /;"	d
ETH_MMCCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCCR /;"	d
ETH_MMCRFAECR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCRFAECR /;"	d
ETH_MMCRFCECR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCRFCECR /;"	d
ETH_MMCRGUFCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCRGUFCR /;"	d
ETH_MMCRIMR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCRIMR /;"	d
ETH_MMCRIR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCRIR /;"	d
ETH_MMCTGFCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCTGFCR /;"	d
ETH_MMCTGFMSCCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCTGFMSCCR /;"	d
ETH_MMCTGFSCCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCTGFSCCR /;"	d
ETH_MMCTIMR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCTIMR /;"	d
ETH_MMCTIR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_MMCTIR /;"	d
ETH_PROMISCIOUSMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_PROMISCIOUSMODE_DISABLE /;"	d
ETH_PROMISCIOUSMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ETH_PROMISCIOUSMODE_ENABLE /;"	d
EWUP_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define EWUP_BitNumber /;"	d
EXCCNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
EXCCNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Re/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
EXC_INTEGRITY_SIGNATURE	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_INTEGRITY_SIGNATURE /;"	d
EXC_INTEGRITY_SIGNATURE	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_INTEGRITY_SIGNATURE /;"	d
EXC_INTEGRITY_SIGNATURE	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_INTEGRITY_SIGNATURE /;"	d
EXC_INTEGRITY_SIGNATURE	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_INTEGRITY_SIGNATURE /;"	d
EXC_INTEGRITY_SIGNATURE	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_INTEGRITY_SIGNATURE /;"	d
EXC_RETURN_DCRS	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_DCRS /;"	d
EXC_RETURN_DCRS	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_DCRS /;"	d
EXC_RETURN_DCRS	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_DCRS /;"	d
EXC_RETURN_DCRS	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_DCRS /;"	d
EXC_RETURN_DCRS	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_DCRS /;"	d
EXC_RETURN_ES	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_ES /;"	d
EXC_RETURN_ES	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_ES /;"	d
EXC_RETURN_ES	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_ES /;"	d
EXC_RETURN_ES	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_ES /;"	d
EXC_RETURN_ES	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_ES /;"	d
EXC_RETURN_FTYPE	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_FTYPE /;"	d
EXC_RETURN_FTYPE	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_FTYPE /;"	d
EXC_RETURN_FTYPE	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_FTYPE /;"	d
EXC_RETURN_FTYPE	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_FTYPE /;"	d
EXC_RETURN_FTYPE	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_FTYPE /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm0.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm0plus.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm1.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm3.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_sc000.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER	Drivers/CMSIS/Include/core_sc300.h	/^#define EXC_RETURN_HANDLER /;"	d
EXC_RETURN_HANDLER_FPU	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_HANDLER_FPU /;"	d
EXC_RETURN_HANDLER_FPU	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_HANDLER_FPU /;"	d
EXC_RETURN_MODE	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_MODE /;"	d
EXC_RETURN_MODE	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_MODE /;"	d
EXC_RETURN_MODE	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_MODE /;"	d
EXC_RETURN_MODE	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_MODE /;"	d
EXC_RETURN_MODE	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_MODE /;"	d
EXC_RETURN_PREFIX	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_PREFIX /;"	d
EXC_RETURN_PREFIX	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_PREFIX /;"	d
EXC_RETURN_PREFIX	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_PREFIX /;"	d
EXC_RETURN_PREFIX	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_PREFIX /;"	d
EXC_RETURN_PREFIX	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_PREFIX /;"	d
EXC_RETURN_S	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_S /;"	d
EXC_RETURN_S	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_S /;"	d
EXC_RETURN_S	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_S /;"	d
EXC_RETURN_S	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_S /;"	d
EXC_RETURN_S	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_S /;"	d
EXC_RETURN_SPSEL	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define EXC_RETURN_SPSEL /;"	d
EXC_RETURN_SPSEL	Drivers/CMSIS/Include/core_armv8mml.h	/^#define EXC_RETURN_SPSEL /;"	d
EXC_RETURN_SPSEL	Drivers/CMSIS/Include/core_cm23.h	/^#define EXC_RETURN_SPSEL /;"	d
EXC_RETURN_SPSEL	Drivers/CMSIS/Include/core_cm33.h	/^#define EXC_RETURN_SPSEL /;"	d
EXC_RETURN_SPSEL	Drivers/CMSIS/Include/core_cm35p.h	/^#define EXC_RETURN_SPSEL /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm0.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm0plus.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm1.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm3.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_sc000.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP	Drivers/CMSIS/Include/core_sc300.h	/^#define EXC_RETURN_THREAD_MSP /;"	d
EXC_RETURN_THREAD_MSP_FPU	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_THREAD_MSP_FPU /;"	d
EXC_RETURN_THREAD_MSP_FPU	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_THREAD_MSP_FPU /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm0.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm0plus.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm1.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm3.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_sc000.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP	Drivers/CMSIS/Include/core_sc300.h	/^#define EXC_RETURN_THREAD_PSP /;"	d
EXC_RETURN_THREAD_PSP_FPU	Drivers/CMSIS/Include/core_cm4.h	/^#define EXC_RETURN_THREAD_PSP_FPU /;"	d
EXC_RETURN_THREAD_PSP_FPU	Drivers/CMSIS/Include/core_cm7.h	/^#define EXC_RETURN_THREAD_PSP_FPU /;"	d
EXECUTABLES	Debug/sources.mk	/^EXECUTABLES := $/;"	m
EXTERNAL_CLOCK_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define EXTERNAL_CLOCK_VALUE /;"	d
EXTERNAL_I2S1_CLOCK_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define EXTERNAL_I2S1_CLOCK_VALUE /;"	d
EXTERNAL_I2S2_CLOCK_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^  #define EXTERNAL_I2S2_CLOCK_VALUE /;"	d
EXTI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI /;"	d
EXTI0_1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  EXTI0_1_IRQn                = 5,      \/*!< EXTI 0 and 1 Interrupts                           /;"	e	enum:__anon90f9dfd50103
EXTI2_3_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  EXTI2_3_IRQn                = 6,      \/*!< EXTI Line 2 and 3 Interrupts                      /;"	e	enum:__anon90f9dfd50103
EXTI4_15_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  EXTI4_15_IRQn               = 7,      \/*!< EXTI Line 4 to 15 Interrupts                      /;"	e	enum:__anon90f9dfd50103
EXTICR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t EXTICR[4];      \/*!< EXTI External Interrupt Configuration Register,           /;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t[4]
EXTI_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_BASE /;"	d
EXTI_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_CONFIG /;"	d
EXTI_CONFIG_OFFSET	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^#define EXTI_CONFIG_OFFSET /;"	d	file:
EXTI_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^} EXTI_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon29fe87cd0103
EXTI_ConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^} EXTI_ConfigTypeDef;$/;"	t	typeref:struct:__anon29fe87cd0308
EXTI_DIRECT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_DIRECT /;"	d
EXTI_EMR1_EM0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM0 /;"	d
EXTI_EMR1_EM0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM0_Msk /;"	d
EXTI_EMR1_EM0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM0_Pos /;"	d
EXTI_EMR1_EM1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM1 /;"	d
EXTI_EMR1_EM10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM10 /;"	d
EXTI_EMR1_EM10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM10_Msk /;"	d
EXTI_EMR1_EM10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM10_Pos /;"	d
EXTI_EMR1_EM11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM11 /;"	d
EXTI_EMR1_EM11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM11_Msk /;"	d
EXTI_EMR1_EM11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM11_Pos /;"	d
EXTI_EMR1_EM12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM12 /;"	d
EXTI_EMR1_EM12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM12_Msk /;"	d
EXTI_EMR1_EM12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM12_Pos /;"	d
EXTI_EMR1_EM13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM13 /;"	d
EXTI_EMR1_EM13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM13_Msk /;"	d
EXTI_EMR1_EM13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM13_Pos /;"	d
EXTI_EMR1_EM14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM14 /;"	d
EXTI_EMR1_EM14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM14_Msk /;"	d
EXTI_EMR1_EM14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM14_Pos /;"	d
EXTI_EMR1_EM15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM15 /;"	d
EXTI_EMR1_EM15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM15_Msk /;"	d
EXTI_EMR1_EM15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM15_Pos /;"	d
EXTI_EMR1_EM19	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM19 /;"	d
EXTI_EMR1_EM19_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM19_Msk /;"	d
EXTI_EMR1_EM19_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM19_Pos /;"	d
EXTI_EMR1_EM1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM1_Msk /;"	d
EXTI_EMR1_EM1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM1_Pos /;"	d
EXTI_EMR1_EM2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM2 /;"	d
EXTI_EMR1_EM21	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM21 /;"	d
EXTI_EMR1_EM21_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM21_Msk /;"	d
EXTI_EMR1_EM21_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM21_Pos /;"	d
EXTI_EMR1_EM23	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM23 /;"	d
EXTI_EMR1_EM23_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM23_Msk /;"	d
EXTI_EMR1_EM23_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM23_Pos /;"	d
EXTI_EMR1_EM25	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM25 /;"	d
EXTI_EMR1_EM25_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM25_Msk /;"	d
EXTI_EMR1_EM25_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM25_Pos /;"	d
EXTI_EMR1_EM26	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM26 /;"	d
EXTI_EMR1_EM26_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM26_Msk /;"	d
EXTI_EMR1_EM26_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM26_Pos /;"	d
EXTI_EMR1_EM2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM2_Msk /;"	d
EXTI_EMR1_EM2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM2_Pos /;"	d
EXTI_EMR1_EM3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM3 /;"	d
EXTI_EMR1_EM31	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM31 /;"	d
EXTI_EMR1_EM31_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM31_Msk /;"	d
EXTI_EMR1_EM31_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM31_Pos /;"	d
EXTI_EMR1_EM3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM3_Msk /;"	d
EXTI_EMR1_EM3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM3_Pos /;"	d
EXTI_EMR1_EM4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM4 /;"	d
EXTI_EMR1_EM4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM4_Msk /;"	d
EXTI_EMR1_EM4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM4_Pos /;"	d
EXTI_EMR1_EM5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM5 /;"	d
EXTI_EMR1_EM5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM5_Msk /;"	d
EXTI_EMR1_EM5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM5_Pos /;"	d
EXTI_EMR1_EM6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM6 /;"	d
EXTI_EMR1_EM6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM6_Msk /;"	d
EXTI_EMR1_EM6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM6_Pos /;"	d
EXTI_EMR1_EM7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM7 /;"	d
EXTI_EMR1_EM7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM7_Msk /;"	d
EXTI_EMR1_EM7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM7_Pos /;"	d
EXTI_EMR1_EM8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM8 /;"	d
EXTI_EMR1_EM8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM8_Msk /;"	d
EXTI_EMR1_EM8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM8_Pos /;"	d
EXTI_EMR1_EM9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM9 /;"	d
EXTI_EMR1_EM9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM9_Msk /;"	d
EXTI_EMR1_EM9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EMR1_EM9_Pos /;"	d
EXTI_EXTICR1_EXTI0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0 /;"	d
EXTI_EXTICR1_EXTI0_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0_0 /;"	d
EXTI_EXTICR1_EXTI0_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0_1 /;"	d
EXTI_EXTICR1_EXTI0_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0_2 /;"	d
EXTI_EXTICR1_EXTI0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0_Msk /;"	d
EXTI_EXTICR1_EXTI0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI0_Pos /;"	d
EXTI_EXTICR1_EXTI1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1 /;"	d
EXTI_EXTICR1_EXTI1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1_0 /;"	d
EXTI_EXTICR1_EXTI1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1_1 /;"	d
EXTI_EXTICR1_EXTI1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1_2 /;"	d
EXTI_EXTICR1_EXTI1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1_Msk /;"	d
EXTI_EXTICR1_EXTI1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI1_Pos /;"	d
EXTI_EXTICR1_EXTI2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2 /;"	d
EXTI_EXTICR1_EXTI2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2_0 /;"	d
EXTI_EXTICR1_EXTI2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2_1 /;"	d
EXTI_EXTICR1_EXTI2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2_2 /;"	d
EXTI_EXTICR1_EXTI2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2_Msk /;"	d
EXTI_EXTICR1_EXTI2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI2_Pos /;"	d
EXTI_EXTICR1_EXTI3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3 /;"	d
EXTI_EXTICR1_EXTI3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3_0 /;"	d
EXTI_EXTICR1_EXTI3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3_1 /;"	d
EXTI_EXTICR1_EXTI3_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3_2 /;"	d
EXTI_EXTICR1_EXTI3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3_Msk /;"	d
EXTI_EXTICR1_EXTI3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR1_EXTI3_Pos /;"	d
EXTI_EXTICR2_EXTI4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4 /;"	d
EXTI_EXTICR2_EXTI4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4_0 /;"	d
EXTI_EXTICR2_EXTI4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4_1 /;"	d
EXTI_EXTICR2_EXTI4_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4_2 /;"	d
EXTI_EXTICR2_EXTI4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4_Msk /;"	d
EXTI_EXTICR2_EXTI4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI4_Pos /;"	d
EXTI_EXTICR2_EXTI5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5 /;"	d
EXTI_EXTICR2_EXTI5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5_0 /;"	d
EXTI_EXTICR2_EXTI5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5_1 /;"	d
EXTI_EXTICR2_EXTI5_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5_2 /;"	d
EXTI_EXTICR2_EXTI5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5_Msk /;"	d
EXTI_EXTICR2_EXTI5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI5_Pos /;"	d
EXTI_EXTICR2_EXTI6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6 /;"	d
EXTI_EXTICR2_EXTI6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6_0 /;"	d
EXTI_EXTICR2_EXTI6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6_1 /;"	d
EXTI_EXTICR2_EXTI6_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6_2 /;"	d
EXTI_EXTICR2_EXTI6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6_Msk /;"	d
EXTI_EXTICR2_EXTI6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI6_Pos /;"	d
EXTI_EXTICR2_EXTI7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7 /;"	d
EXTI_EXTICR2_EXTI7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7_0 /;"	d
EXTI_EXTICR2_EXTI7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7_1 /;"	d
EXTI_EXTICR2_EXTI7_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7_2 /;"	d
EXTI_EXTICR2_EXTI7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7_Msk /;"	d
EXTI_EXTICR2_EXTI7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR2_EXTI7_Pos /;"	d
EXTI_EXTICR3_EXTI10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10 /;"	d
EXTI_EXTICR3_EXTI10_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10_0 /;"	d
EXTI_EXTICR3_EXTI10_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10_1 /;"	d
EXTI_EXTICR3_EXTI10_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10_2 /;"	d
EXTI_EXTICR3_EXTI10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10_Msk /;"	d
EXTI_EXTICR3_EXTI10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI10_Pos /;"	d
EXTI_EXTICR3_EXTI11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11 /;"	d
EXTI_EXTICR3_EXTI11_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11_0 /;"	d
EXTI_EXTICR3_EXTI11_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11_1 /;"	d
EXTI_EXTICR3_EXTI11_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11_2 /;"	d
EXTI_EXTICR3_EXTI11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11_Msk /;"	d
EXTI_EXTICR3_EXTI11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI11_Pos /;"	d
EXTI_EXTICR3_EXTI8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8 /;"	d
EXTI_EXTICR3_EXTI8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8_0 /;"	d
EXTI_EXTICR3_EXTI8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8_1 /;"	d
EXTI_EXTICR3_EXTI8_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8_2 /;"	d
EXTI_EXTICR3_EXTI8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8_Msk /;"	d
EXTI_EXTICR3_EXTI8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI8_Pos /;"	d
EXTI_EXTICR3_EXTI9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9 /;"	d
EXTI_EXTICR3_EXTI9_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9_0 /;"	d
EXTI_EXTICR3_EXTI9_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9_1 /;"	d
EXTI_EXTICR3_EXTI9_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9_2 /;"	d
EXTI_EXTICR3_EXTI9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9_Msk /;"	d
EXTI_EXTICR3_EXTI9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR3_EXTI9_Pos /;"	d
EXTI_EXTICR4_EXTI12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12 /;"	d
EXTI_EXTICR4_EXTI12_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12_0 /;"	d
EXTI_EXTICR4_EXTI12_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12_1 /;"	d
EXTI_EXTICR4_EXTI12_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12_2 /;"	d
EXTI_EXTICR4_EXTI12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12_Msk /;"	d
EXTI_EXTICR4_EXTI12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI12_Pos /;"	d
EXTI_EXTICR4_EXTI13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13 /;"	d
EXTI_EXTICR4_EXTI13_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13_0 /;"	d
EXTI_EXTICR4_EXTI13_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13_1 /;"	d
EXTI_EXTICR4_EXTI13_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13_2 /;"	d
EXTI_EXTICR4_EXTI13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13_Msk /;"	d
EXTI_EXTICR4_EXTI13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI13_Pos /;"	d
EXTI_EXTICR4_EXTI14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14 /;"	d
EXTI_EXTICR4_EXTI14_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14_0 /;"	d
EXTI_EXTICR4_EXTI14_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14_1 /;"	d
EXTI_EXTICR4_EXTI14_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14_2 /;"	d
EXTI_EXTICR4_EXTI14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14_Msk /;"	d
EXTI_EXTICR4_EXTI14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI14_Pos /;"	d
EXTI_EXTICR4_EXTI15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15 /;"	d
EXTI_EXTICR4_EXTI15_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15_0 /;"	d
EXTI_EXTICR4_EXTI15_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15_1 /;"	d
EXTI_EXTICR4_EXTI15_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15_2 /;"	d
EXTI_EXTICR4_EXTI15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15_Msk /;"	d
EXTI_EXTICR4_EXTI15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_EXTICR4_EXTI15_Pos /;"	d
EXTI_FPR1_FPIF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF0 /;"	d
EXTI_FPR1_FPIF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF0_Msk /;"	d
EXTI_FPR1_FPIF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF0_Pos /;"	d
EXTI_FPR1_FPIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF1 /;"	d
EXTI_FPR1_FPIF10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF10 /;"	d
EXTI_FPR1_FPIF10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF10_Msk /;"	d
EXTI_FPR1_FPIF10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF10_Pos /;"	d
EXTI_FPR1_FPIF11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF11 /;"	d
EXTI_FPR1_FPIF11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF11_Msk /;"	d
EXTI_FPR1_FPIF11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF11_Pos /;"	d
EXTI_FPR1_FPIF12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF12 /;"	d
EXTI_FPR1_FPIF12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF12_Msk /;"	d
EXTI_FPR1_FPIF12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF12_Pos /;"	d
EXTI_FPR1_FPIF13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF13 /;"	d
EXTI_FPR1_FPIF13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF13_Msk /;"	d
EXTI_FPR1_FPIF13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF13_Pos /;"	d
EXTI_FPR1_FPIF14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF14 /;"	d
EXTI_FPR1_FPIF14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF14_Msk /;"	d
EXTI_FPR1_FPIF14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF14_Pos /;"	d
EXTI_FPR1_FPIF15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF15 /;"	d
EXTI_FPR1_FPIF15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF15_Msk /;"	d
EXTI_FPR1_FPIF15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF15_Pos /;"	d
EXTI_FPR1_FPIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF1_Msk /;"	d
EXTI_FPR1_FPIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF1_Pos /;"	d
EXTI_FPR1_FPIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF2 /;"	d
EXTI_FPR1_FPIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF2_Msk /;"	d
EXTI_FPR1_FPIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF2_Pos /;"	d
EXTI_FPR1_FPIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF3 /;"	d
EXTI_FPR1_FPIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF3_Msk /;"	d
EXTI_FPR1_FPIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF3_Pos /;"	d
EXTI_FPR1_FPIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF4 /;"	d
EXTI_FPR1_FPIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF4_Msk /;"	d
EXTI_FPR1_FPIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF4_Pos /;"	d
EXTI_FPR1_FPIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF5 /;"	d
EXTI_FPR1_FPIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF5_Msk /;"	d
EXTI_FPR1_FPIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF5_Pos /;"	d
EXTI_FPR1_FPIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF6 /;"	d
EXTI_FPR1_FPIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF6_Msk /;"	d
EXTI_FPR1_FPIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF6_Pos /;"	d
EXTI_FPR1_FPIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF7 /;"	d
EXTI_FPR1_FPIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF7_Msk /;"	d
EXTI_FPR1_FPIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF7_Pos /;"	d
EXTI_FPR1_FPIF8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF8 /;"	d
EXTI_FPR1_FPIF8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF8_Msk /;"	d
EXTI_FPR1_FPIF8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF8_Pos /;"	d
EXTI_FPR1_FPIF9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF9 /;"	d
EXTI_FPR1_FPIF9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF9_Msk /;"	d
EXTI_FPR1_FPIF9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FPR1_FPIF9_Pos /;"	d
EXTI_FTSR1_FT0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT0 /;"	d
EXTI_FTSR1_FT0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT0_Msk /;"	d
EXTI_FTSR1_FT0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT0_Pos /;"	d
EXTI_FTSR1_FT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT1 /;"	d
EXTI_FTSR1_FT10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT10 /;"	d
EXTI_FTSR1_FT10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT10_Msk /;"	d
EXTI_FTSR1_FT10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT10_Pos /;"	d
EXTI_FTSR1_FT11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT11 /;"	d
EXTI_FTSR1_FT11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT11_Msk /;"	d
EXTI_FTSR1_FT11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT11_Pos /;"	d
EXTI_FTSR1_FT12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT12 /;"	d
EXTI_FTSR1_FT12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT12_Msk /;"	d
EXTI_FTSR1_FT12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT12_Pos /;"	d
EXTI_FTSR1_FT13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT13 /;"	d
EXTI_FTSR1_FT13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT13_Msk /;"	d
EXTI_FTSR1_FT13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT13_Pos /;"	d
EXTI_FTSR1_FT14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT14 /;"	d
EXTI_FTSR1_FT14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT14_Msk /;"	d
EXTI_FTSR1_FT14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT14_Pos /;"	d
EXTI_FTSR1_FT15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT15 /;"	d
EXTI_FTSR1_FT15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT15_Msk /;"	d
EXTI_FTSR1_FT15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT15_Pos /;"	d
EXTI_FTSR1_FT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT1_Msk /;"	d
EXTI_FTSR1_FT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT1_Pos /;"	d
EXTI_FTSR1_FT2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT2 /;"	d
EXTI_FTSR1_FT2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT2_Msk /;"	d
EXTI_FTSR1_FT2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT2_Pos /;"	d
EXTI_FTSR1_FT3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT3 /;"	d
EXTI_FTSR1_FT3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT3_Msk /;"	d
EXTI_FTSR1_FT3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT3_Pos /;"	d
EXTI_FTSR1_FT4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT4 /;"	d
EXTI_FTSR1_FT4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT4_Msk /;"	d
EXTI_FTSR1_FT4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT4_Pos /;"	d
EXTI_FTSR1_FT5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT5 /;"	d
EXTI_FTSR1_FT5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT5_Msk /;"	d
EXTI_FTSR1_FT5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT5_Pos /;"	d
EXTI_FTSR1_FT6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT6 /;"	d
EXTI_FTSR1_FT6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT6_Msk /;"	d
EXTI_FTSR1_FT6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT6_Pos /;"	d
EXTI_FTSR1_FT7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT7 /;"	d
EXTI_FTSR1_FT7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT7_Msk /;"	d
EXTI_FTSR1_FT7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT7_Pos /;"	d
EXTI_FTSR1_FT8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT8 /;"	d
EXTI_FTSR1_FT8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT8_Msk /;"	d
EXTI_FTSR1_FT8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT8_Pos /;"	d
EXTI_FTSR1_FT9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT9 /;"	d
EXTI_FTSR1_FT9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT9_Msk /;"	d
EXTI_FTSR1_FT9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_FTSR1_FT9_Pos /;"	d
EXTI_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIO /;"	d
EXTI_GPIOA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOA /;"	d
EXTI_GPIOB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOB /;"	d
EXTI_GPIOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOC /;"	d
EXTI_GPIOD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOD /;"	d
EXTI_GPIOE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOE /;"	d
EXTI_GPIOF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_GPIOF /;"	d
EXTI_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^} EXTI_HandleTypeDef;$/;"	t	typeref:struct:__anon29fe87cd0208
EXTI_IMR1_IM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM /;"	d
EXTI_IMR1_IM0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM0 /;"	d
EXTI_IMR1_IM0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM0_Msk /;"	d
EXTI_IMR1_IM0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM0_Pos /;"	d
EXTI_IMR1_IM1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM1 /;"	d
EXTI_IMR1_IM10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM10 /;"	d
EXTI_IMR1_IM10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM10_Msk /;"	d
EXTI_IMR1_IM10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM10_Pos /;"	d
EXTI_IMR1_IM11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM11 /;"	d
EXTI_IMR1_IM11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM11_Msk /;"	d
EXTI_IMR1_IM11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM11_Pos /;"	d
EXTI_IMR1_IM12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM12 /;"	d
EXTI_IMR1_IM12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM12_Msk /;"	d
EXTI_IMR1_IM12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM12_Pos /;"	d
EXTI_IMR1_IM13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM13 /;"	d
EXTI_IMR1_IM13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM13_Msk /;"	d
EXTI_IMR1_IM13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM13_Pos /;"	d
EXTI_IMR1_IM14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM14 /;"	d
EXTI_IMR1_IM14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM14_Msk /;"	d
EXTI_IMR1_IM14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM14_Pos /;"	d
EXTI_IMR1_IM15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM15 /;"	d
EXTI_IMR1_IM15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM15_Msk /;"	d
EXTI_IMR1_IM15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM15_Pos /;"	d
EXTI_IMR1_IM19	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM19 /;"	d
EXTI_IMR1_IM19_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM19_Msk /;"	d
EXTI_IMR1_IM19_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM19_Pos /;"	d
EXTI_IMR1_IM1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM1_Msk /;"	d
EXTI_IMR1_IM1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM1_Pos /;"	d
EXTI_IMR1_IM2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM2 /;"	d
EXTI_IMR1_IM21	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM21 /;"	d
EXTI_IMR1_IM21_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM21_Msk /;"	d
EXTI_IMR1_IM21_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM21_Pos /;"	d
EXTI_IMR1_IM23	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM23 /;"	d
EXTI_IMR1_IM23_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM23_Msk /;"	d
EXTI_IMR1_IM23_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM23_Pos /;"	d
EXTI_IMR1_IM25	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM25 /;"	d
EXTI_IMR1_IM25_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM25_Msk /;"	d
EXTI_IMR1_IM25_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM25_Pos /;"	d
EXTI_IMR1_IM26	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM26 /;"	d
EXTI_IMR1_IM26_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM26_Msk /;"	d
EXTI_IMR1_IM26_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM26_Pos /;"	d
EXTI_IMR1_IM2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM2_Msk /;"	d
EXTI_IMR1_IM2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM2_Pos /;"	d
EXTI_IMR1_IM3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM3 /;"	d
EXTI_IMR1_IM31	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM31 /;"	d
EXTI_IMR1_IM31_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM31_Msk /;"	d
EXTI_IMR1_IM31_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM31_Pos /;"	d
EXTI_IMR1_IM3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM3_Msk /;"	d
EXTI_IMR1_IM3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM3_Pos /;"	d
EXTI_IMR1_IM4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM4 /;"	d
EXTI_IMR1_IM4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM4_Msk /;"	d
EXTI_IMR1_IM4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM4_Pos /;"	d
EXTI_IMR1_IM5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM5 /;"	d
EXTI_IMR1_IM5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM5_Msk /;"	d
EXTI_IMR1_IM5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM5_Pos /;"	d
EXTI_IMR1_IM6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM6 /;"	d
EXTI_IMR1_IM6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM6_Msk /;"	d
EXTI_IMR1_IM6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM6_Pos /;"	d
EXTI_IMR1_IM7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM7 /;"	d
EXTI_IMR1_IM7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM7_Msk /;"	d
EXTI_IMR1_IM7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM7_Pos /;"	d
EXTI_IMR1_IM8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM8 /;"	d
EXTI_IMR1_IM8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM8_Msk /;"	d
EXTI_IMR1_IM8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM8_Pos /;"	d
EXTI_IMR1_IM9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM9 /;"	d
EXTI_IMR1_IM9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM9_Msk /;"	d
EXTI_IMR1_IM9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM9_Pos /;"	d
EXTI_IMR1_IM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM_Msk /;"	d
EXTI_IMR1_IM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_IMR1_IM_Pos /;"	d
EXTI_LINE_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_0 /;"	d
EXTI_LINE_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_1 /;"	d
EXTI_LINE_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_10 /;"	d
EXTI_LINE_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_11 /;"	d
EXTI_LINE_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_12 /;"	d
EXTI_LINE_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_13 /;"	d
EXTI_LINE_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_14 /;"	d
EXTI_LINE_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_15 /;"	d
EXTI_LINE_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_16 /;"	d
EXTI_LINE_17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_17 /;"	d
EXTI_LINE_18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_18 /;"	d
EXTI_LINE_19	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_19 /;"	d
EXTI_LINE_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_2 /;"	d
EXTI_LINE_20	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_20 /;"	d
EXTI_LINE_21	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_21 /;"	d
EXTI_LINE_22	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_22 /;"	d
EXTI_LINE_23	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_23 /;"	d
EXTI_LINE_24	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_24 /;"	d
EXTI_LINE_25	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_25 /;"	d
EXTI_LINE_26	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_26 /;"	d
EXTI_LINE_27	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_27 /;"	d
EXTI_LINE_28	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_28 /;"	d
EXTI_LINE_29	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_29 /;"	d
EXTI_LINE_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_3 /;"	d
EXTI_LINE_30	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_30 /;"	d
EXTI_LINE_31	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_31 /;"	d
EXTI_LINE_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_32 /;"	d
EXTI_LINE_33	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_33 /;"	d
EXTI_LINE_34	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_34 /;"	d
EXTI_LINE_35	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_35 /;"	d
EXTI_LINE_36	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_36 /;"	d
EXTI_LINE_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_4 /;"	d
EXTI_LINE_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_5 /;"	d
EXTI_LINE_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_6 /;"	d
EXTI_LINE_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_7 /;"	d
EXTI_LINE_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_8 /;"	d
EXTI_LINE_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_9 /;"	d
EXTI_LINE_NB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_LINE_NB /;"	d
EXTI_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define EXTI_MODE /;"	d	file:
EXTI_MODE_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_MODE_EVENT /;"	d
EXTI_MODE_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_MODE_INTERRUPT /;"	d
EXTI_MODE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_MODE_MASK /;"	d
EXTI_MODE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_MODE_NONE /;"	d
EXTI_MODE_OFFSET	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^#define EXTI_MODE_OFFSET /;"	d	file:
EXTI_PIN_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_PIN_MASK /;"	d
EXTI_PROPERTY_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_PROPERTY_MASK /;"	d
EXTI_PROPERTY_SHIFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_PROPERTY_SHIFT /;"	d
EXTI_REG1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_REG1 /;"	d
EXTI_REG2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_REG2 /;"	d
EXTI_REG_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_REG_MASK /;"	d
EXTI_REG_SHIFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_REG_SHIFT /;"	d
EXTI_RESERVED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_RESERVED /;"	d
EXTI_RPR1_RPIF0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF0 /;"	d
EXTI_RPR1_RPIF0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF0_Msk /;"	d
EXTI_RPR1_RPIF0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF0_Pos /;"	d
EXTI_RPR1_RPIF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF1 /;"	d
EXTI_RPR1_RPIF10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF10 /;"	d
EXTI_RPR1_RPIF10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF10_Msk /;"	d
EXTI_RPR1_RPIF10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF10_Pos /;"	d
EXTI_RPR1_RPIF11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF11 /;"	d
EXTI_RPR1_RPIF11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF11_Msk /;"	d
EXTI_RPR1_RPIF11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF11_Pos /;"	d
EXTI_RPR1_RPIF12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF12 /;"	d
EXTI_RPR1_RPIF12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF12_Msk /;"	d
EXTI_RPR1_RPIF12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF12_Pos /;"	d
EXTI_RPR1_RPIF13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF13 /;"	d
EXTI_RPR1_RPIF13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF13_Msk /;"	d
EXTI_RPR1_RPIF13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF13_Pos /;"	d
EXTI_RPR1_RPIF14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF14 /;"	d
EXTI_RPR1_RPIF14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF14_Msk /;"	d
EXTI_RPR1_RPIF14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF14_Pos /;"	d
EXTI_RPR1_RPIF15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF15 /;"	d
EXTI_RPR1_RPIF15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF15_Msk /;"	d
EXTI_RPR1_RPIF15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF15_Pos /;"	d
EXTI_RPR1_RPIF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF1_Msk /;"	d
EXTI_RPR1_RPIF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF1_Pos /;"	d
EXTI_RPR1_RPIF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF2 /;"	d
EXTI_RPR1_RPIF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF2_Msk /;"	d
EXTI_RPR1_RPIF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF2_Pos /;"	d
EXTI_RPR1_RPIF3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF3 /;"	d
EXTI_RPR1_RPIF3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF3_Msk /;"	d
EXTI_RPR1_RPIF3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF3_Pos /;"	d
EXTI_RPR1_RPIF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF4 /;"	d
EXTI_RPR1_RPIF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF4_Msk /;"	d
EXTI_RPR1_RPIF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF4_Pos /;"	d
EXTI_RPR1_RPIF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF5 /;"	d
EXTI_RPR1_RPIF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF5_Msk /;"	d
EXTI_RPR1_RPIF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF5_Pos /;"	d
EXTI_RPR1_RPIF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF6 /;"	d
EXTI_RPR1_RPIF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF6_Msk /;"	d
EXTI_RPR1_RPIF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF6_Pos /;"	d
EXTI_RPR1_RPIF7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF7 /;"	d
EXTI_RPR1_RPIF7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF7_Msk /;"	d
EXTI_RPR1_RPIF7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF7_Pos /;"	d
EXTI_RPR1_RPIF8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF8 /;"	d
EXTI_RPR1_RPIF8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF8_Msk /;"	d
EXTI_RPR1_RPIF8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF8_Pos /;"	d
EXTI_RPR1_RPIF9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF9 /;"	d
EXTI_RPR1_RPIF9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF9_Msk /;"	d
EXTI_RPR1_RPIF9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RPR1_RPIF9_Pos /;"	d
EXTI_RTSR1_RT0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT0 /;"	d
EXTI_RTSR1_RT0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT0_Msk /;"	d
EXTI_RTSR1_RT0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT0_Pos /;"	d
EXTI_RTSR1_RT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT1 /;"	d
EXTI_RTSR1_RT10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT10 /;"	d
EXTI_RTSR1_RT10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT10_Msk /;"	d
EXTI_RTSR1_RT10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT10_Pos /;"	d
EXTI_RTSR1_RT11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT11 /;"	d
EXTI_RTSR1_RT11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT11_Msk /;"	d
EXTI_RTSR1_RT11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT11_Pos /;"	d
EXTI_RTSR1_RT12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT12 /;"	d
EXTI_RTSR1_RT12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT12_Msk /;"	d
EXTI_RTSR1_RT12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT12_Pos /;"	d
EXTI_RTSR1_RT13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT13 /;"	d
EXTI_RTSR1_RT13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT13_Msk /;"	d
EXTI_RTSR1_RT13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT13_Pos /;"	d
EXTI_RTSR1_RT14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT14 /;"	d
EXTI_RTSR1_RT14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT14_Msk /;"	d
EXTI_RTSR1_RT14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT14_Pos /;"	d
EXTI_RTSR1_RT15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT15 /;"	d
EXTI_RTSR1_RT15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT15_Msk /;"	d
EXTI_RTSR1_RT15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT15_Pos /;"	d
EXTI_RTSR1_RT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT1_Msk /;"	d
EXTI_RTSR1_RT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT1_Pos /;"	d
EXTI_RTSR1_RT2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT2 /;"	d
EXTI_RTSR1_RT2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT2_Msk /;"	d
EXTI_RTSR1_RT2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT2_Pos /;"	d
EXTI_RTSR1_RT3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT3 /;"	d
EXTI_RTSR1_RT3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT3_Msk /;"	d
EXTI_RTSR1_RT3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT3_Pos /;"	d
EXTI_RTSR1_RT4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT4 /;"	d
EXTI_RTSR1_RT4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT4_Msk /;"	d
EXTI_RTSR1_RT4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT4_Pos /;"	d
EXTI_RTSR1_RT5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT5 /;"	d
EXTI_RTSR1_RT5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT5_Msk /;"	d
EXTI_RTSR1_RT5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT5_Pos /;"	d
EXTI_RTSR1_RT6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT6 /;"	d
EXTI_RTSR1_RT6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT6_Msk /;"	d
EXTI_RTSR1_RT6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT6_Pos /;"	d
EXTI_RTSR1_RT7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT7 /;"	d
EXTI_RTSR1_RT7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT7_Msk /;"	d
EXTI_RTSR1_RT7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT7_Pos /;"	d
EXTI_RTSR1_RT8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT8 /;"	d
EXTI_RTSR1_RT8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT8_Msk /;"	d
EXTI_RTSR1_RT8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT8_Pos /;"	d
EXTI_RTSR1_RT9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT9 /;"	d
EXTI_RTSR1_RT9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT9_Msk /;"	d
EXTI_RTSR1_RT9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_RTSR1_RT9_Pos /;"	d
EXTI_SWIER1_SWI0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI0 /;"	d
EXTI_SWIER1_SWI0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI0_Msk /;"	d
EXTI_SWIER1_SWI0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI0_Pos /;"	d
EXTI_SWIER1_SWI1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI1 /;"	d
EXTI_SWIER1_SWI10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI10 /;"	d
EXTI_SWIER1_SWI10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI10_Msk /;"	d
EXTI_SWIER1_SWI10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI10_Pos /;"	d
EXTI_SWIER1_SWI11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI11 /;"	d
EXTI_SWIER1_SWI11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI11_Msk /;"	d
EXTI_SWIER1_SWI11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI11_Pos /;"	d
EXTI_SWIER1_SWI12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI12 /;"	d
EXTI_SWIER1_SWI12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI12_Msk /;"	d
EXTI_SWIER1_SWI12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI12_Pos /;"	d
EXTI_SWIER1_SWI13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI13 /;"	d
EXTI_SWIER1_SWI13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI13_Msk /;"	d
EXTI_SWIER1_SWI13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI13_Pos /;"	d
EXTI_SWIER1_SWI14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI14 /;"	d
EXTI_SWIER1_SWI14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI14_Msk /;"	d
EXTI_SWIER1_SWI14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI14_Pos /;"	d
EXTI_SWIER1_SWI15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI15 /;"	d
EXTI_SWIER1_SWI15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI15_Msk /;"	d
EXTI_SWIER1_SWI15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI15_Pos /;"	d
EXTI_SWIER1_SWI1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI1_Msk /;"	d
EXTI_SWIER1_SWI1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI1_Pos /;"	d
EXTI_SWIER1_SWI2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI2 /;"	d
EXTI_SWIER1_SWI2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI2_Msk /;"	d
EXTI_SWIER1_SWI2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI2_Pos /;"	d
EXTI_SWIER1_SWI3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI3 /;"	d
EXTI_SWIER1_SWI3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI3_Msk /;"	d
EXTI_SWIER1_SWI3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI3_Pos /;"	d
EXTI_SWIER1_SWI4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI4 /;"	d
EXTI_SWIER1_SWI4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI4_Msk /;"	d
EXTI_SWIER1_SWI4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI4_Pos /;"	d
EXTI_SWIER1_SWI5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI5 /;"	d
EXTI_SWIER1_SWI5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI5_Msk /;"	d
EXTI_SWIER1_SWI5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI5_Pos /;"	d
EXTI_SWIER1_SWI6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI6 /;"	d
EXTI_SWIER1_SWI6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI6_Msk /;"	d
EXTI_SWIER1_SWI6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI6_Pos /;"	d
EXTI_SWIER1_SWI7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI7 /;"	d
EXTI_SWIER1_SWI7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI7_Msk /;"	d
EXTI_SWIER1_SWI7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI7_Pos /;"	d
EXTI_SWIER1_SWI8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI8 /;"	d
EXTI_SWIER1_SWI8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI8_Msk /;"	d
EXTI_SWIER1_SWI8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI8_Pos /;"	d
EXTI_SWIER1_SWI9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI9 /;"	d
EXTI_SWIER1_SWI9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI9_Msk /;"	d
EXTI_SWIER1_SWI9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define EXTI_SWIER1_SWI9_Pos /;"	d
EXTI_TRIGGER_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_TRIGGER_FALLING /;"	d
EXTI_TRIGGER_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_TRIGGER_MASK /;"	d
EXTI_TRIGGER_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_TRIGGER_NONE /;"	d
EXTI_TRIGGER_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_TRIGGER_RISING /;"	d
EXTI_TRIGGER_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define EXTI_TRIGGER_RISING_FALLING /;"	d
EXTI_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50c08
EepromOperations	Core/Inc/STM32_EEPROM_SPI.h	/^} EepromOperations;$/;"	t	typeref:enum:__anon1f2444a70103
Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t Enable;                \/*!< Specifies the status of the region.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t Enable;         \/*!< Specifies whether or not the break input source is enabled.$/;"	m	struct:__anone806fab90208	typeref:typename:uint32_t
EncoderMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t EncoderMode;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
Encoder_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);         \/*!< TIM Encode/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
Encoder_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim);           \/*!< TIM Encode/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
EndOfSamplingCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* EndOfSamplingCallback)(struct __ADC_HandleTypeDef *hadc);         \/*!< ADC end of sam/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* ErrorCallback)(struct __ADC_HandleTypeDef *hadc);                 \/*!< ADC error call/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c);                  \/*!< I2C Error cal/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* ErrorCallback)(struct __SPI_HandleTypeDef *hspi);              \/*!< SPI Error callbac/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim);                     \/*!< TIM Error /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* ErrorCallback)(struct __UART_HandleTypeDef *huart);             \/*!< UART Error Callb/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  __IO uint32_t                 ErrorCode;              \/*!< ADC Error code *\/$/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:__IO uint32_t
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  __IO uint32_t                   ErrorCode;                          \/*!< DMA Error code      /;"	m	struct:__DMA_HandleTypeDef	typeref:typename:__IO uint32_t
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          ErrorCode;         \/* FLASH error code *\/$/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO uint32_t              ErrorCode;      \/*!< I2C Error code                            *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO uint32_t
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  __IO uint32_t              ErrorCode;      \/*!< SPI Error code                           *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:__IO uint32_t
ErrorCode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO uint32_t                 ErrorCode;           \/*!< UART Error code                    *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO uint32_t
ErrorLimitValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t ErrorLimitValue;       \/*!< Specifies the value to be used to evaluate the captured /;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
ErrorStatus	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^} ErrorStatus;$/;"	t	typeref:enum:__anon998c3b0e0303
Error_Handler	Core/Src/main.c	/^void Error_Handler(void)$/;"	f	typeref:typename:void
EventEnable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  FunctionalState EventEnable;  \/*!< Specifies if an event shall be generated once the RequestN/;"	m	struct:__anon3bd4b8210108	typeref:typename:FunctionalState
ExternalTrigConv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t ExternalTrigConv;      \/*!< Select the external event source used to trigger ADC gro/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
ExternalTrigConvEdge	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t ExternalTrigConvEdge;  \/*!< Select the external event edge used to trigger ADC group/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define FALLING_EDGE /;"	d	file:
FFCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anonffb61ee61008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
FFCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
FFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anonffb016bb0d08	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anonffb61ee61008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
FFSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status /;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
FIFO0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
FIFO0	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
FIFO0	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
FIFO0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
FIFO0	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
FIFO1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
FIFO1	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
FIFO1	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
FIFO1	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
FIFO1	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
FLASH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH /;"	d
FLASHSIZE_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASHSIZE_BASE /;"	d
FLASH_ACR_ICEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICEN /;"	d
FLASH_ACR_ICEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICEN_Msk /;"	d
FLASH_ACR_ICEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICEN_Pos /;"	d
FLASH_ACR_ICRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICRST /;"	d
FLASH_ACR_ICRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICRST_Msk /;"	d
FLASH_ACR_ICRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_ICRST_Pos /;"	d
FLASH_ACR_LATENCY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_LATENCY_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY_0 /;"	d
FLASH_ACR_LATENCY_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY_1 /;"	d
FLASH_ACR_LATENCY_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY_2 /;"	d
FLASH_ACR_LATENCY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY_Msk /;"	d
FLASH_ACR_LATENCY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_LATENCY_Pos /;"	d
FLASH_ACR_PRFTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PRFTEN /;"	d
FLASH_ACR_PRFTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PRFTEN_Msk /;"	d
FLASH_ACR_PRFTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PRFTEN_Pos /;"	d
FLASH_ACR_PROGEMPTY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PROGEMPTY /;"	d
FLASH_ACR_PROGEMPTY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PROGEMPTY_Msk /;"	d
FLASH_ACR_PROGEMPTY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ACR_PROGEMPTY_Pos /;"	d
FLASH_BANK_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_BANK_1 /;"	d
FLASH_BANK_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_BANK_2 /;"	d
FLASH_BANK_NB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_BANK_NB /;"	d
FLASH_BANK_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_BANK_SIZE /;"	d
FLASH_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_BASE /;"	d
FLASH_CR_EOPIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_EOPIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_EOPIE_Msk /;"	d
FLASH_CR_EOPIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_EOPIE_Pos /;"	d
FLASH_CR_ERRIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_ERRIE /;"	d
FLASH_CR_ERRIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_ERRIE_Msk /;"	d
FLASH_CR_ERRIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_ERRIE_Pos /;"	d
FLASH_CR_FSTPG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_FSTPG /;"	d
FLASH_CR_FSTPG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_FSTPG_Msk /;"	d
FLASH_CR_FSTPG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_FSTPG_Pos /;"	d
FLASH_CR_LOCK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_LOCK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_LOCK_Msk /;"	d
FLASH_CR_LOCK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_LOCK_Pos /;"	d
FLASH_CR_MER1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_MER1 /;"	d
FLASH_CR_MER1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_MER1_Msk /;"	d
FLASH_CR_MER1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_MER1_Pos /;"	d
FLASH_CR_OBL_LAUNCH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OBL_LAUNCH /;"	d
FLASH_CR_OBL_LAUNCH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OBL_LAUNCH_Msk /;"	d
FLASH_CR_OBL_LAUNCH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OBL_LAUNCH_Pos /;"	d
FLASH_CR_OPTLOCK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTLOCK /;"	d
FLASH_CR_OPTLOCK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTLOCK_Msk /;"	d
FLASH_CR_OPTLOCK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTLOCK_Pos /;"	d
FLASH_CR_OPTSTRT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTSTRT /;"	d
FLASH_CR_OPTSTRT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTSTRT_Msk /;"	d
FLASH_CR_OPTSTRT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_OPTSTRT_Pos /;"	d
FLASH_CR_PER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PER /;"	d
FLASH_CR_PER_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PER_Msk /;"	d
FLASH_CR_PER_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PER_Pos /;"	d
FLASH_CR_PG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_PG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PG_Msk /;"	d
FLASH_CR_PG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PG_Pos /;"	d
FLASH_CR_PNB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PNB /;"	d
FLASH_CR_PNB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PNB_Msk /;"	d
FLASH_CR_PNB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_PNB_Pos /;"	d
FLASH_CR_STRT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_STRT /;"	d
FLASH_CR_STRT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_STRT_Msk /;"	d
FLASH_CR_STRT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_CR_STRT_Pos /;"	d
FLASH_DisableRunPowerDown	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_DisableRunPowerDown /;"	d
FLASH_ECCR_ADDR_ECC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ADDR_ECC /;"	d
FLASH_ECCR_ADDR_ECC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ADDR_ECC_Msk /;"	d
FLASH_ECCR_ADDR_ECC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ADDR_ECC_Pos /;"	d
FLASH_ECCR_ECCC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCC /;"	d
FLASH_ECCR_ECCCIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCCIE /;"	d
FLASH_ECCR_ECCCIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCCIE_Msk /;"	d
FLASH_ECCR_ECCCIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCCIE_Pos /;"	d
FLASH_ECCR_ECCC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCC_Msk /;"	d
FLASH_ECCR_ECCC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCC_Pos /;"	d
FLASH_ECCR_ECCD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCD /;"	d
FLASH_ECCR_ECCD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCD_Msk /;"	d
FLASH_ECCR_ECCD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_ECCD_Pos /;"	d
FLASH_ECCR_SYSF_ECC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_SYSF_ECC /;"	d
FLASH_ECCR_SYSF_ECC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_SYSF_ECC_Msk /;"	d
FLASH_ECCR_SYSF_ECC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_ECCR_SYSF_ECC_Pos /;"	d
FLASH_ERROR_ERS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_ERS /;"	d
FLASH_ERROR_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_FAST /;"	d
FLASH_ERROR_FWWERR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_FWWERR /;"	d
FLASH_ERROR_MIS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_MIS /;"	d
FLASH_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_NONE /;"	d
FLASH_ERROR_NOTZERO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_NOTZERO /;"	d
FLASH_ERROR_OP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_OP /;"	d
FLASH_ERROR_OPERATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPERATION /;"	d
FLASH_ERROR_OPTV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPTV /;"	d
FLASH_ERROR_OPTVUSR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_OPTVUSR /;"	d
FLASH_ERROR_PG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_PG /;"	d
FLASH_ERROR_PGA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGA /;"	d
FLASH_ERROR_PGP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGP /;"	d
FLASH_ERROR_PGS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_PGS /;"	d
FLASH_ERROR_PROG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_PROG /;"	d
FLASH_ERROR_RD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_RD /;"	d
FLASH_ERROR_SIZ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_SIZ /;"	d
FLASH_ERROR_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_SIZE /;"	d
FLASH_ERROR_WRP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_ERROR_WRP /;"	d
FLASH_EnableRunPowerDown	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_EnableRunPowerDown /;"	d
FLASH_EraseInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^} FLASH_EraseInitTypeDef;$/;"	t	typeref:struct:__anon997a70810108
FLASH_FLAG_BSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_BSY /;"	d
FLASH_FLAG_BSY1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_BSY1 /;"	d
FLASH_FLAG_BSY2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_BSY2 /;"	d
FLASH_FLAG_CFGBSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_CFGBSY /;"	d
FLASH_FLAG_CR_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_CR_ID /;"	d
FLASH_FLAG_DBECCE_BANK1RR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_DBECCE_BANK1RR /;"	d
FLASH_FLAG_DBECCE_BANK2RR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_DBECCE_BANK2RR /;"	d
FLASH_FLAG_ECCC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCC /;"	d
FLASH_FLAG_ECCC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCC1 /;"	d
FLASH_FLAG_ECCC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCC2 /;"	d
FLASH_FLAG_ECCD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCD /;"	d
FLASH_FLAG_ECCD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCD1 /;"	d
FLASH_FLAG_ECCD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCD2 /;"	d
FLASH_FLAG_ECCR1_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCR1_ID /;"	d
FLASH_FLAG_ECCR2_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_ECCR2_ID /;"	d
FLASH_FLAG_EOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_EOP /;"	d
FLASH_FLAG_FASTERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_FASTERR /;"	d
FLASH_FLAG_MISERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_MISERR /;"	d
FLASH_FLAG_OPERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_OPERR /;"	d
FLASH_FLAG_OPTVERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_OPTVERR /;"	d
FLASH_FLAG_PESD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_PESD /;"	d
FLASH_FLAG_PGAERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_PGAERR /;"	d
FLASH_FLAG_PGSERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_PGSERR /;"	d
FLASH_FLAG_PROGERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_PROGERR /;"	d
FLASH_FLAG_RDERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_RDERR /;"	d
FLASH_FLAG_REG_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_REG_POS /;"	d
FLASH_FLAG_SIZERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_SIZERR /;"	d
FLASH_FLAG_SNECCE_BANK1RR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_SNECCE_BANK1RR /;"	d
FLASH_FLAG_SNECCE_BANK2RR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_SNECCE_BANK2RR /;"	d
FLASH_FLAG_SR_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_SR_ID /;"	d
FLASH_FLAG_STRBER_BANK1R	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_STRBER_BANK1R /;"	d
FLASH_FLAG_STRBER_BANK2R	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_STRBER_BANK2R /;"	d
FLASH_FLAG_WDW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_FLAG_WDW /;"	d
FLASH_FLAG_WRPERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_FLAG_WRPERR /;"	d
FLASH_FlushCaches	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void FLASH_FlushCaches(void)$/;"	f	typeref:typename:void
FLASH_HalfPageProgram	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FLASH_HalfPageProgram /;"	d
FLASH_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  FLASH_IRQn                  = 3,      \/*!< FLASH global Interrupt                            /;"	e	enum:__anon90f9dfd50103
FLASH_IT_ECCC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_ECCC /;"	d
FLASH_IT_ECCC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_ECCC1 /;"	d
FLASH_IT_ECCC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_ECCC2 /;"	d
FLASH_IT_EOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_EOP /;"	d
FLASH_IT_OPERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_OPERR /;"	d
FLASH_IT_RDERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_IT_RDERR /;"	d
FLASH_KEY1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_KEY2 /;"	d
FLASH_LATENCY_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_LATENCY_0 /;"	d
FLASH_LATENCY_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_LATENCY_1 /;"	d
FLASH_LATENCY_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_LATENCY_2 /;"	d
FLASH_MassErase	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_MassErase(uint32_t Banks)$/;"	f	typeref:typename:void	file:
FLASH_OBProgramInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^} FLASH_OBProgramInitTypeDef;$/;"	t	typeref:struct:__anon997a70810208
FLASH_OB_GetPCROP1A	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetPCROP1A(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr, uint32_t *PCR/;"	f	typeref:typename:void	file:
FLASH_OB_GetPCROP1B	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetPCROP1B(uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_GetPCROP2A	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetPCROP2A(uint32_t *PCROP2AStartAddr, uint32_t *PCROP2AEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_GetPCROP2B	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetPCROP2B(uint32_t *PCROP2BStartAddr, uint32_t *PCROP2BEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_GetRDP	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static uint32_t FLASH_OB_GetRDP(void)$/;"	f	typeref:typename:uint32_t	file:
FLASH_OB_GetSecMem	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize)$/;"	f	typeref:typename:void	file:
FLASH_OB_GetSecMem	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetSecMem(uint32_t *BootEntry, uint32_t *SecSize, uint32_t *SecSize2)$/;"	f	typeref:typename:void	file:
FLASH_OB_GetUser	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static uint32_t FLASH_OB_GetUser(void)$/;"	f	typeref:typename:uint32_t	file:
FLASH_OB_GetWRP	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset)$/;"	f	typeref:typename:void	file:
FLASH_OB_OptrConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel)$/;"	f	typeref:typename:void	file:
FLASH_OB_PCROP1AConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr, uint32_t PCR/;"	f	typeref:typename:void	file:
FLASH_OB_PCROP1BConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_PCROP2AConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_PCROP2AConfig(uint32_t PCROP2AStartAddr, uint32_t PCROP2AEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_PCROP2BConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_PCROP2BConfig(uint32_t PCROP2BStartAddr, uint32_t PCROP2BEndAddr)$/;"	f	typeref:typename:void	file:
FLASH_OB_SecMemConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize)$/;"	f	typeref:typename:void	file:
FLASH_OB_SecMemConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_SecMemConfig(uint32_t BootEntry, uint32_t SecSize, uint32_t SecSize2)$/;"	f	typeref:typename:void	file:
FLASH_OB_WRPConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset/;"	f	typeref:typename:void	file:
FLASH_OPTKEY1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_OPTKEY1 /;"	d
FLASH_OPTKEY2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_OPTKEY2 /;"	d
FLASH_OPTR_IWDG_STDBY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STDBY /;"	d
FLASH_OPTR_IWDG_STDBY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STDBY_Msk /;"	d
FLASH_OPTR_IWDG_STDBY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STDBY_Pos /;"	d
FLASH_OPTR_IWDG_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STOP /;"	d
FLASH_OPTR_IWDG_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STOP_Msk /;"	d
FLASH_OPTR_IWDG_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_STOP_Pos /;"	d
FLASH_OPTR_IWDG_SW	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_SW /;"	d
FLASH_OPTR_IWDG_SW_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_SW_Msk /;"	d
FLASH_OPTR_IWDG_SW_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_IWDG_SW_Pos /;"	d
FLASH_OPTR_RAM_PARITY_CHECK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RAM_PARITY_CHECK /;"	d
FLASH_OPTR_RAM_PARITY_CHECK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RAM_PARITY_CHECK_Msk /;"	d
FLASH_OPTR_RAM_PARITY_CHECK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RAM_PARITY_CHECK_Pos /;"	d
FLASH_OPTR_RDP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RDP /;"	d
FLASH_OPTR_RDP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RDP_Msk /;"	d
FLASH_OPTR_RDP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_RDP_Pos /;"	d
FLASH_OPTR_WWDG_SW	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_WWDG_SW /;"	d
FLASH_OPTR_WWDG_SW_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_WWDG_SW_Msk /;"	d
FLASH_OPTR_WWDG_SW_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_WWDG_SW_Pos /;"	d
FLASH_OPTR_nBOOT0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT0 /;"	d
FLASH_OPTR_nBOOT0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT0_Msk /;"	d
FLASH_OPTR_nBOOT0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT0_Pos /;"	d
FLASH_OPTR_nBOOT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT1 /;"	d
FLASH_OPTR_nBOOT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT1_Msk /;"	d
FLASH_OPTR_nBOOT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT1_Pos /;"	d
FLASH_OPTR_nBOOT_SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT_SEL /;"	d
FLASH_OPTR_nBOOT_SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT_SEL_Msk /;"	d
FLASH_OPTR_nBOOT_SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nBOOT_SEL_Pos /;"	d
FLASH_OPTR_nRST_STDBY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STDBY /;"	d
FLASH_OPTR_nRST_STDBY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STDBY_Msk /;"	d
FLASH_OPTR_nRST_STDBY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STDBY_Pos /;"	d
FLASH_OPTR_nRST_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STOP /;"	d
FLASH_OPTR_nRST_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STOP_Msk /;"	d
FLASH_OPTR_nRST_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_OPTR_nRST_STOP_Pos /;"	d
FLASH_PAGE_NB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_PAGE_NB /;"	d
FLASH_PAGE_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_PAGE_SIZE /;"	d
FLASH_PCROP_GRANULARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define FLASH_PCROP_GRANULARITY /;"	d
FLASH_PCROP_GRANULARITY_OFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define FLASH_PCROP_GRANULARITY_OFFSET /;"	d
FLASH_PROG_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define FLASH_PROG_EMPTY /;"	d
FLASH_PROG_NOT_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define FLASH_PROG_NOT_EMPTY /;"	d
FLASH_PageErase	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void FLASH_PageErase(uint32_t Banks, uint32_t Page)$/;"	f	typeref:typename:void
FLASH_ProcessTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^} FLASH_ProcessTypeDef;$/;"	t	typeref:struct:__anon997a70810308
FLASH_Program_DoubleWord	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)$/;"	f	typeref:typename:void	file:
FLASH_Program_Fast	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)$/;"	f	typeref:typename:__RAM_FUNC void	file:
FLASH_R_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_R_BASE /;"	d
FLASH_SALES_TYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SALES_TYPE /;"	d
FLASH_SALES_TYPE_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SALES_TYPE_0 /;"	d
FLASH_SALES_TYPE_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SALES_TYPE_1 /;"	d
FLASH_SALES_TYPE_Pos	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SALES_TYPE_Pos /;"	d
FLASH_SALES_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SALES_VALUE /;"	d
FLASH_SIZE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SIZE /;"	d
FLASH_SIZE_DATA_REGISTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SIZE_DATA_REGISTER /;"	d
FLASH_SR_BSY1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_BSY1 /;"	d
FLASH_SR_BSY1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_BSY1_Msk /;"	d
FLASH_SR_BSY1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_BSY1_Pos /;"	d
FLASH_SR_CFGBSY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_CFGBSY /;"	d
FLASH_SR_CFGBSY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_CFGBSY_Msk /;"	d
FLASH_SR_CFGBSY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_CFGBSY_Pos /;"	d
FLASH_SR_CLEAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SR_CLEAR /;"	d
FLASH_SR_EOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_EOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_EOP_Msk /;"	d
FLASH_SR_EOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_EOP_Pos /;"	d
FLASH_SR_ERRORS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_SR_ERRORS /;"	d
FLASH_SR_FASTERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_FASTERR /;"	d
FLASH_SR_FASTERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_FASTERR_Msk /;"	d
FLASH_SR_FASTERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_FASTERR_Pos /;"	d
FLASH_SR_MISERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_MISERR /;"	d
FLASH_SR_MISERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_MISERR_Msk /;"	d
FLASH_SR_MISERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_MISERR_Pos /;"	d
FLASH_SR_OPERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPERR /;"	d
FLASH_SR_OPERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPERR_Msk /;"	d
FLASH_SR_OPERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPERR_Pos /;"	d
FLASH_SR_OPTVERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPTVERR /;"	d
FLASH_SR_OPTVERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPTVERR_Msk /;"	d
FLASH_SR_OPTVERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_OPTVERR_Pos /;"	d
FLASH_SR_PGAERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGAERR /;"	d
FLASH_SR_PGAERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGAERR_Msk /;"	d
FLASH_SR_PGAERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGAERR_Pos /;"	d
FLASH_SR_PGSERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGSERR /;"	d
FLASH_SR_PGSERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGSERR_Msk /;"	d
FLASH_SR_PGSERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PGSERR_Pos /;"	d
FLASH_SR_PROGERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PROGERR /;"	d
FLASH_SR_PROGERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PROGERR_Msk /;"	d
FLASH_SR_PROGERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_PROGERR_Pos /;"	d
FLASH_SR_SIZERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_SIZERR /;"	d
FLASH_SR_SIZERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_SIZERR_Msk /;"	d
FLASH_SR_SIZERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_SIZERR_Pos /;"	d
FLASH_SR_WRPERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_WRPERR /;"	d
FLASH_SR_WRPERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_WRPERR_Msk /;"	d
FLASH_SR_WRPERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_SR_WRPERR_Pos /;"	d
FLASH_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TIMEOUT_VALUE /;"	d
FLASH_TYPEERASE_MASS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TYPEERASE_MASS /;"	d
FLASH_TYPEERASE_PAGES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TYPEERASE_PAGES /;"	d
FLASH_TYPENONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TYPENONE /;"	d
FLASH_TYPEPROGRAM_DOUBLEWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_DOUBLEWORD /;"	d
FLASH_TYPEPROGRAM_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define FLASH_TYPEPROGRAM_FAST /;"	d
FLASH_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50d08
FLASH_WRP1AR_WRP1A_END	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_END /;"	d
FLASH_WRP1AR_WRP1A_END_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_END_Msk /;"	d
FLASH_WRP1AR_WRP1A_END_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_END_Pos /;"	d
FLASH_WRP1AR_WRP1A_STRT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_STRT /;"	d
FLASH_WRP1AR_WRP1A_STRT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_STRT_Msk /;"	d
FLASH_WRP1AR_WRP1A_STRT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1AR_WRP1A_STRT_Pos /;"	d
FLASH_WRP1BR_WRP1B_END	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_END /;"	d
FLASH_WRP1BR_WRP1B_END_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_END_Msk /;"	d
FLASH_WRP1BR_WRP1B_END_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_END_Pos /;"	d
FLASH_WRP1BR_WRP1B_STRT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_STRT /;"	d
FLASH_WRP1BR_WRP1B_STRT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_STRT_Msk /;"	d
FLASH_WRP1BR_WRP1B_STRT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define FLASH_WRP1BR_WRP1B_STRT_Pos /;"	d
FLASH_WaitForLastOperation	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)$/;"	f	typeref:typename:HAL_StatusTypeDef
FLTCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t FLTCR;          \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
FMC_NAND_PCC_MEM_BUS_WIDTH_16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 /;"	d
FMC_NAND_PCC_MEM_BUS_WIDTH_8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 /;"	d
FMC_NAND_PCC_WAIT_FEATURE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE /;"	d
FMC_NAND_PCC_WAIT_FEATURE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE /;"	d
FNC_RETURN	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define FNC_RETURN /;"	d
FNC_RETURN	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FNC_RETURN /;"	d
FNC_RETURN	Drivers/CMSIS/Include/core_cm23.h	/^#define FNC_RETURN /;"	d
FNC_RETURN	Drivers/CMSIS/Include/core_cm33.h	/^#define FNC_RETURN /;"	d
FNC_RETURN	Drivers/CMSIS/Include/core_cm35p.h	/^#define FNC_RETURN /;"	d
FOLDCNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
FOLDCNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Re/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
FONTS_GetStringSize	Core/Src/fonts.c	/^char* FONTS_GetStringSize(char* str, FONTS_SIZE_t* SizeStruct, FontDef_t* Font) {$/;"	f	typeref:typename:char *
FONTS_H	Core/Inc/fonts.h	/^#define FONTS_H /;"	d
FORMAT_BCD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FORMAT_BCD /;"	d
FORMAT_BIN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FORMAT_BIN /;"	d
FORMAT_ERROR	Core/Src/dns.c	/^#define	FORMAT_ERROR /;"	d	file:
FPCA	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  Floating-point context active *\/$/;"	m	struct:__anon6a8602f7070a::__anon6a8602f70808	typeref:typename:uint32_t:1
FPCA	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  Floating-point context active *\/$/;"	m	struct:__anonffb61ee6070a::__anonffb61ee60808	typeref:typename:uint32_t:1
FPCA	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  Floating-point context active *\/$/;"	m	struct:__anone4871ec8070a::__anone4871ec80808	typeref:typename:uint32_t:1
FPCA	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  Floating-point context active *\/$/;"	m	struct:__anon756d223a070a::__anon756d223a0808	typeref:typename:uint32_t:1
FPCA	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag *\/$/;"	m	struct:__anon06ecd636070a::__anon06ecd6360808	typeref:typename:uint32_t:1
FPCA	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag *\/$/;"	m	struct:__anon06ece2f9070a::__anon06ece2f90808	typeref:typename:uint32_t:1
FPCAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon6a8602f71508	typeref:typename:__IOM uint32_t
FPCAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anonffb61ee61508	typeref:typename:__IOM uint32_t
FPCAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anone4871ec81508	typeref:typename:__IOM uint32_t
FPCAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon756d223a1508	typeref:typename:__IOM uint32_t
FPCAR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon06ecd6361208	typeref:typename:__IOM uint32_t
FPCAR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Addr/;"	m	struct:__anon06ece2f91208	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon6a8602f71508	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anonffb61ee61508	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anone4871ec81508	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon756d223a1508	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon06ecd6361208	typeref:typename:__IOM uint32_t
FPCCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Cont/;"	m	struct:__anon06ece2f91208	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon6a8602f71508	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anonffb61ee61508	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anone4871ec81508	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon756d223a1508	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon06ecd6361208	typeref:typename:__IOM uint32_t
FPDSCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Stat/;"	m	struct:__anon06ece2f91208	typeref:typename:__IOM uint32_t
FPDS_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FPDS_BitNumber /;"	d
FPR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t FPR1;           \/*!< EXTI Falling Pending Register 1,                 Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
FPU	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define FPU /;"	d
FPU	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define FPU /;"	d
FPU	Drivers/CMSIS/Include/core_cm33.h	/^  #define FPU /;"	d
FPU	Drivers/CMSIS/Include/core_cm35p.h	/^  #define FPU /;"	d
FPU	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU /;"	d
FPU	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define FPU_BASE /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define FPU_BASE /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define FPU_BASE /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define FPU_BASE /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_BASE /;"	d
FPU_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_BASE /;"	d
FPU_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define FPU_BASE_NS /;"	d
FPU_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define FPU_BASE_NS /;"	d
FPU_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define FPU_BASE_NS /;"	d
FPU_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define FPU_BASE_NS /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCAR_ADDRESS_Msk /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCAR_ADDRESS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCAR_ADDRESS_Pos /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_ASPEN_Msk /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_ASPEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_ASPEN_Pos /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_BFRDY_Msk /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_BFRDY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_BFRDY_Pos /;"	d
FPU_FPCCR_CLRONRETS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_CLRONRETS_Msk /;"	d
FPU_FPCCR_CLRONRETS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_CLRONRETS_Msk /;"	d
FPU_FPCCR_CLRONRETS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_CLRONRETS_Msk /;"	d
FPU_FPCCR_CLRONRETS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_CLRONRETS_Msk /;"	d
FPU_FPCCR_CLRONRETS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_CLRONRETS_Pos /;"	d
FPU_FPCCR_CLRONRETS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_CLRONRETS_Pos /;"	d
FPU_FPCCR_CLRONRETS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_CLRONRETS_Pos /;"	d
FPU_FPCCR_CLRONRETS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_CLRONRETS_Pos /;"	d
FPU_FPCCR_CLRONRET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_CLRONRET_Msk /;"	d
FPU_FPCCR_CLRONRET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_CLRONRET_Msk /;"	d
FPU_FPCCR_CLRONRET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_CLRONRET_Msk /;"	d
FPU_FPCCR_CLRONRET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_CLRONRET_Msk /;"	d
FPU_FPCCR_CLRONRET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_CLRONRET_Pos /;"	d
FPU_FPCCR_CLRONRET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_CLRONRET_Pos /;"	d
FPU_FPCCR_CLRONRET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_CLRONRET_Pos /;"	d
FPU_FPCCR_CLRONRET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_CLRONRET_Pos /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_HFRDY_Msk /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_HFRDY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_HFRDY_Pos /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_LSPACT_Msk /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_LSPACT_Pos /;"	d
FPU_FPCCR_LSPENS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPENS_Msk /;"	d
FPU_FPCCR_LSPENS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPENS_Msk /;"	d
FPU_FPCCR_LSPENS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPENS_Msk /;"	d
FPU_FPCCR_LSPENS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPENS_Msk /;"	d
FPU_FPCCR_LSPENS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPENS_Pos /;"	d
FPU_FPCCR_LSPENS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPENS_Pos /;"	d
FPU_FPCCR_LSPENS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPENS_Pos /;"	d
FPU_FPCCR_LSPENS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPENS_Pos /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_LSPEN_Msk /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_LSPEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_LSPEN_Pos /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_MMRDY_Msk /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MMRDY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_MMRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_MONRDY_Msk /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_MONRDY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_MONRDY_Pos /;"	d
FPU_FPCCR_SFRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_SFRDY_Msk /;"	d
FPU_FPCCR_SFRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_SFRDY_Msk /;"	d
FPU_FPCCR_SFRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_SFRDY_Msk /;"	d
FPU_FPCCR_SFRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_SFRDY_Msk /;"	d
FPU_FPCCR_SFRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_SFRDY_Pos /;"	d
FPU_FPCCR_SFRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_SFRDY_Pos /;"	d
FPU_FPCCR_SFRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_SFRDY_Pos /;"	d
FPU_FPCCR_SFRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_SFRDY_Pos /;"	d
FPU_FPCCR_SPLIMVIOL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_SPLIMVIOL_Msk /;"	d
FPU_FPCCR_SPLIMVIOL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_SPLIMVIOL_Msk /;"	d
FPU_FPCCR_SPLIMVIOL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_SPLIMVIOL_Msk /;"	d
FPU_FPCCR_SPLIMVIOL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_SPLIMVIOL_Msk /;"	d
FPU_FPCCR_SPLIMVIOL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_SPLIMVIOL_Pos /;"	d
FPU_FPCCR_SPLIMVIOL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_SPLIMVIOL_Pos /;"	d
FPU_FPCCR_SPLIMVIOL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_SPLIMVIOL_Pos /;"	d
FPU_FPCCR_SPLIMVIOL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_SPLIMVIOL_Pos /;"	d
FPU_FPCCR_S_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_S_Msk /;"	d
FPU_FPCCR_S_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_S_Msk /;"	d
FPU_FPCCR_S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_S_Msk /;"	d
FPU_FPCCR_S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_S_Msk /;"	d
FPU_FPCCR_S_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_S_Pos /;"	d
FPU_FPCCR_S_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_S_Pos /;"	d
FPU_FPCCR_S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_S_Pos /;"	d
FPU_FPCCR_S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_S_Pos /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_THREAD_Msk /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_THREAD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_THREAD_Pos /;"	d
FPU_FPCCR_TS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_TS_Msk /;"	d
FPU_FPCCR_TS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_TS_Msk /;"	d
FPU_FPCCR_TS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_TS_Msk /;"	d
FPU_FPCCR_TS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_TS_Msk /;"	d
FPU_FPCCR_TS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_TS_Pos /;"	d
FPU_FPCCR_TS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_TS_Pos /;"	d
FPU_FPCCR_TS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_TS_Pos /;"	d
FPU_FPCCR_TS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_TS_Pos /;"	d
FPU_FPCCR_UFRDY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_UFRDY_Msk /;"	d
FPU_FPCCR_UFRDY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_UFRDY_Msk /;"	d
FPU_FPCCR_UFRDY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_UFRDY_Msk /;"	d
FPU_FPCCR_UFRDY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_UFRDY_Msk /;"	d
FPU_FPCCR_UFRDY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_UFRDY_Pos /;"	d
FPU_FPCCR_UFRDY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_UFRDY_Pos /;"	d
FPU_FPCCR_UFRDY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_UFRDY_Pos /;"	d
FPU_FPCCR_UFRDY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_UFRDY_Pos /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_USER_Msk /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPCCR_USER_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPCCR_USER_Pos /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_AHP_Msk /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_AHP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_AHP_Pos /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_DN_Msk /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_DN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_DN_Pos /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_FZ_Msk /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_FZ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_FZ_Pos /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_RMode_Msk /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_FPDSCR_RMode_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_FPDSCR_RMode_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_A_SIMD_registers_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Divide_Msk /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Divide_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Divide_Pos /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Double_precision_Msk /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_Double_precision_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Double_precision_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_excep_trapping_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_FP_rounding_modes_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Short_vectors_Msk /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Short_vectors_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Short_vectors_Pos /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Single_precision_Msk /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Single_precision_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Single_precision_Pos /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Square_root_Msk /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR0_Square_root_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR0_Square_root_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_D_NaN_mode_Msk /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_D_NaN_mode_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_D_NaN_mode_Pos /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FP_HPFP_Msk /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_HPFP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FP_HPFP_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FP_fused_MAC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FtZ_mode_Msk /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR1_FtZ_mode_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR1_FtZ_mode_Pos /;"	d
FPU_MVFR2_VFP_Misc_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR2_VFP_Misc_Msk /;"	d
FPU_MVFR2_VFP_Misc_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR2_VFP_Misc_Msk /;"	d
FPU_MVFR2_VFP_Misc_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define FPU_MVFR2_VFP_Misc_Pos /;"	d
FPU_MVFR2_VFP_Misc_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define FPU_MVFR2_VFP_Misc_Pos /;"	d
FPU_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define FPU_NS /;"	d
FPU_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define FPU_NS /;"	d
FPU_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define FPU_NS /;"	d
FPU_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define FPU_NS /;"	d
FPU_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon6a8602f71508
FPU_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} FPU_Type;$/;"	t	typeref:struct:__anonffb61ee61508
FPU_Type	Drivers/CMSIS/Include/core_cm33.h	/^} FPU_Type;$/;"	t	typeref:struct:__anone4871ec81508
FPU_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon756d223a1508
FPU_Type	Drivers/CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon06ecd6361208
FPU_Type	Drivers/CMSIS/Include/core_cm7.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon06ece2f91208
FSCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization C/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
FSCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization C/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
FSCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization C/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
FSCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization C/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
FSCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization C/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
FSMC_NORSRAM_EXTENDED_TYPEDEF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FSMC_NORSRAM_EXTENDED_TYPEDEF /;"	d
FSMC_NORSRAM_TYPEDEF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define FSMC_NORSRAM_TYPEDEF /;"	d
FTSR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t FTSR1;          \/*!< EXTI Falling Trigger Selection Register 1,       Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
FUNCTION0	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
FUNCTION1	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION10	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION10;             \/*!< Offset: 0x0C8 (R\/W)  Function Register 10 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION11	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION11;             \/*!< Offset: 0x0D8 (R\/W)  Function Register 11 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION12	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION12;             \/*!< Offset: 0x0E8 (R\/W)  Function Register 12 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION13	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION13;             \/*!< Offset: 0x0F8 (R\/W)  Function Register 13 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION14	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION14;             \/*!< Offset: 0x108 (R\/W)  Function Register 14 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION15	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION15;             \/*!< Offset: 0x118 (R\/W)  Function Register 15 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
FUNCTION2	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
FUNCTION3	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION4	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION4;              \/*!< Offset: 0x068 (R\/W)  Function Register 4 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION5	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION5;              \/*!< Offset: 0x078 (R\/W)  Function Register 5 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION6	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION6;              \/*!< Offset: 0x088 (R\/W)  Function Register 6 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION7	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION7;              \/*!< Offset: 0x098 (R\/W)  Function Register 7 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION8	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION8;              \/*!< Offset: 0x0A8 (R\/W)  Function Register 8 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anone48692670c08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
FUNCTION9	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t FUNCTION9;              \/*!< Offset: 0x0B8 (R\/W)  Function Register 9 *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
FallingCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  void (* FallingCallback)(void);   \/*!<  Exti falling callback *\/$/;"	m	struct:__anon29fe87cd0208	typeref:typename:void (*)(void)
FdcanClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t FdcanClockSelection;    \/*!< Specifies FDCAN Clock clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
FifoMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t                 FifoMode;                 \/*!< Specifies if the FIFO mode is being u/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint32_t
FirstBit	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
FlagStatus	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon998c3b0e0103
Font11x18	Core/Src/fonts.c	/^const uint16_t Font11x18 [] = {$/;"	v	typeref:typename:const uint16_t[]
Font16x26	Core/Src/fonts.c	/^const uint16_t Font16x26 [] = {$/;"	v	typeref:typename:const uint16_t[]
Font7x10	Core/Src/fonts.c	/^const uint16_t Font7x10 [] = {$/;"	v	typeref:typename:const uint16_t[]
Font_11x18	Core/Src/fonts.c	/^FontDef_t Font_11x18 = {$/;"	v	typeref:typename:FontDef_t
Font_16x26	Core/Src/fonts.c	/^FontDef_t Font_16x26 = {$/;"	v	typeref:typename:FontDef_t
Font_7x10	Core/Src/fonts.c	/^FontDef_t Font_7x10 = {$/;"	v	typeref:typename:FontDef_t
FreqErrorCapture	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t FreqErrorCapture;      \/*!< Specifies the value loaded in the .FECAP, the frequency /;"	m	struct:__anon2a524e270308	typeref:typename:uint32_t
FreqErrorDirection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t FreqErrorDirection;    \/*!< Specifies the value loaded in the .FEDIR, the counting d/;"	m	struct:__anon2a524e270308	typeref:typename:uint32_t
FunctionalState	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^} FunctionalState;$/;"	t	typeref:enum:__anon998c3b0e0203
GAR	Core/Inc/w5500.h	/^#define GAR /;"	d
GE	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:4
GE	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:4
GET_GPIO_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GET_GPIO_INDEX /;"	d
GET_GPIO_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GET_GPIO_SOURCE /;"	d
GPIOA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOA /;"	d
GPIOA_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOA_BASE /;"	d
GPIOB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOB /;"	d
GPIOB_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOB_BASE /;"	d
GPIOC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOC /;"	d
GPIOC_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOC_BASE /;"	d
GPIOD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOD /;"	d
GPIOD_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOD_BASE /;"	d
GPIOF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOF /;"	d
GPIOF_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIOF_BASE /;"	d
GPIOSel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  uint32_t GPIOSel;   \/*!< The Exti GPIO multiplexer selection to be configured.$/;"	m	struct:__anon29fe87cd0308	typeref:typename:uint32_t
GPIO_AF0_CEC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_CEC /;"	d
GPIO_AF0_CRS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_CRS /;"	d
GPIO_AF0_EVENTOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_EVENTOUT /;"	d
GPIO_AF0_IR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_IR /;"	d
GPIO_AF0_LPTIM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF0_LPTIM /;"	d
GPIO_AF0_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_LPTIM1 /;"	d
GPIO_AF0_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_MCO /;"	d
GPIO_AF0_OSC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_OSC /;"	d
GPIO_AF0_OSC32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_OSC32 /;"	d
GPIO_AF0_SPI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_SPI1 /;"	d
GPIO_AF0_SPI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_SPI2 /;"	d
GPIO_AF0_SWJ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_SWJ /;"	d
GPIO_AF0_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_TIM14 /;"	d
GPIO_AF0_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_TIM15 /;"	d
GPIO_AF0_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_TIM16 /;"	d
GPIO_AF0_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_TIM17 /;"	d
GPIO_AF0_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_UCPD1 /;"	d
GPIO_AF0_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_UCPD2 /;"	d
GPIO_AF0_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_USART1 /;"	d
GPIO_AF0_USART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_USART2 /;"	d
GPIO_AF0_USART3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_USART3 /;"	d
GPIO_AF0_USART4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF0_USART4 /;"	d
GPIO_AF10_LPUART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF10_LPUART2 /;"	d
GPIO_AF10_OTG1_FS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF10_OTG1_FS /;"	d
GPIO_AF10_OTG2_HS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF10_OTG2_HS /;"	d
GPIO_AF10_SDIO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF10_SDIO2 /;"	d
GPIO_AF11_SDIO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF11_SDIO2 /;"	d
GPIO_AF12_OTG2_FS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF12_OTG2_FS /;"	d
GPIO_AF12_SDIO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF12_SDIO /;"	d
GPIO_AF12_SDIO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF12_SDIO1 /;"	d
GPIO_AF12_SDMMC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF12_SDMMC /;"	d
GPIO_AF12_SDMMC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF12_SDMMC1 /;"	d
GPIO_AF1_CEC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_CEC /;"	d
GPIO_AF1_EVENTOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_EVENTOUT /;"	d
GPIO_AF1_IR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_IR /;"	d
GPIO_AF1_LPTIM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF1_LPTIM /;"	d
GPIO_AF1_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_LPTIM2 /;"	d
GPIO_AF1_LPUART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_LPUART1 /;"	d
GPIO_AF1_LPUART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_LPUART2 /;"	d
GPIO_AF1_OSC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_OSC /;"	d
GPIO_AF1_SPI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_SPI1 /;"	d
GPIO_AF1_SPI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_SPI2 /;"	d
GPIO_AF1_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_TIM1 /;"	d
GPIO_AF1_TIM3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_TIM3 /;"	d
GPIO_AF1_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_UCPD1 /;"	d
GPIO_AF1_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_UCPD2 /;"	d
GPIO_AF1_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_USART1 /;"	d
GPIO_AF1_USART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_USART2 /;"	d
GPIO_AF1_USART4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF1_USART4 /;"	d
GPIO_AF2_LPTIM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF2_LPTIM /;"	d
GPIO_AF2_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_LPTIM1 /;"	d
GPIO_AF2_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_LPTIM2 /;"	d
GPIO_AF2_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM1 /;"	d
GPIO_AF2_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM14 /;"	d
GPIO_AF2_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM15 /;"	d
GPIO_AF2_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM16 /;"	d
GPIO_AF2_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM17 /;"	d
GPIO_AF2_TIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM2 /;"	d
GPIO_AF2_TIM4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_TIM4 /;"	d
GPIO_AF2_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF2_USB /;"	d
GPIO_AF3_FDCAN1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_FDCAN1 /;"	d
GPIO_AF3_FDCAN2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_FDCAN2 /;"	d
GPIO_AF3_LPUART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_LPUART2 /;"	d
GPIO_AF3_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_MCO2 /;"	d
GPIO_AF3_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_UCPD1 /;"	d
GPIO_AF3_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_UCPD2 /;"	d
GPIO_AF3_USART5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_USART5 /;"	d
GPIO_AF3_USART6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF3_USART6 /;"	d
GPIO_AF4_CRS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_CRS /;"	d
GPIO_AF4_SPI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_SPI2 /;"	d
GPIO_AF4_SPI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_SPI3 /;"	d
GPIO_AF4_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_TIM14 /;"	d
GPIO_AF4_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_TIM15 /;"	d
GPIO_AF4_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_UCPD1 /;"	d
GPIO_AF4_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_UCPD2 /;"	d
GPIO_AF4_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_USART1 /;"	d
GPIO_AF4_USART3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_USART3 /;"	d
GPIO_AF4_USART4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_USART4 /;"	d
GPIO_AF4_USART6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF4_USART6 /;"	d
GPIO_AF5_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_LPTIM1 /;"	d
GPIO_AF5_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_LPTIM2 /;"	d
GPIO_AF5_SPI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI1 /;"	d
GPIO_AF5_SPI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_SPI2 /;"	d
GPIO_AF5_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_TIM1 /;"	d
GPIO_AF5_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_TIM15 /;"	d
GPIO_AF5_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_TIM16 /;"	d
GPIO_AF5_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_TIM17 /;"	d
GPIO_AF5_USART3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF5_USART3 /;"	d
GPIO_AF6_DFSDM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF6_DFSDM /;"	d
GPIO_AF6_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_I2C1 /;"	d
GPIO_AF6_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_I2C2 /;"	d
GPIO_AF6_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_I2C3 /;"	d
GPIO_AF6_LPUART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_LPUART1 /;"	d
GPIO_AF6_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_UCPD1 /;"	d
GPIO_AF6_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_UCPD2 /;"	d
GPIO_AF6_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF6_USB /;"	d
GPIO_AF7_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF7_COMP1 /;"	d
GPIO_AF7_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF7_COMP2 /;"	d
GPIO_AF7_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF7_COMP3 /;"	d
GPIO_AF7_EVENTOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF7_EVENTOUT /;"	d
GPIO_AF7_SDIO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF7_SDIO1 /;"	d
GPIO_AF8_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF8_I2C2 /;"	d
GPIO_AF8_SDIO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF8_SDIO1 /;"	d
GPIO_AF8_USART5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF8_USART5 /;"	d
GPIO_AF8_USART6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF8_USART6 /;"	d
GPIO_AF9_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF9_I2C3 /;"	d
GPIO_AF9_SDIO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define GPIO_AF9_SDIO2 /;"	d
GPIO_AF9_SPI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF9_SPI3 /;"	d
GPIO_AF9_TIM4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_AF9_TIM4 /;"	d
GPIO_AFRH_AFSEL10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10 /;"	d
GPIO_AFRH_AFSEL10_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_0 /;"	d
GPIO_AFRH_AFSEL10_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_1 /;"	d
GPIO_AFRH_AFSEL10_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_2 /;"	d
GPIO_AFRH_AFSEL10_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_3 /;"	d
GPIO_AFRH_AFSEL10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_Msk /;"	d
GPIO_AFRH_AFSEL10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL10_Pos /;"	d
GPIO_AFRH_AFSEL11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11 /;"	d
GPIO_AFRH_AFSEL11_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_0 /;"	d
GPIO_AFRH_AFSEL11_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_1 /;"	d
GPIO_AFRH_AFSEL11_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_2 /;"	d
GPIO_AFRH_AFSEL11_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_3 /;"	d
GPIO_AFRH_AFSEL11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_Msk /;"	d
GPIO_AFRH_AFSEL11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL11_Pos /;"	d
GPIO_AFRH_AFSEL12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12 /;"	d
GPIO_AFRH_AFSEL12_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_0 /;"	d
GPIO_AFRH_AFSEL12_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_1 /;"	d
GPIO_AFRH_AFSEL12_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_2 /;"	d
GPIO_AFRH_AFSEL12_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_3 /;"	d
GPIO_AFRH_AFSEL12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_Msk /;"	d
GPIO_AFRH_AFSEL12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL12_Pos /;"	d
GPIO_AFRH_AFSEL13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13 /;"	d
GPIO_AFRH_AFSEL13_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_0 /;"	d
GPIO_AFRH_AFSEL13_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_1 /;"	d
GPIO_AFRH_AFSEL13_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_2 /;"	d
GPIO_AFRH_AFSEL13_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_3 /;"	d
GPIO_AFRH_AFSEL13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_Msk /;"	d
GPIO_AFRH_AFSEL13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL13_Pos /;"	d
GPIO_AFRH_AFSEL14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14 /;"	d
GPIO_AFRH_AFSEL14_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_0 /;"	d
GPIO_AFRH_AFSEL14_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_1 /;"	d
GPIO_AFRH_AFSEL14_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_2 /;"	d
GPIO_AFRH_AFSEL14_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_3 /;"	d
GPIO_AFRH_AFSEL14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_Msk /;"	d
GPIO_AFRH_AFSEL14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL14_Pos /;"	d
GPIO_AFRH_AFSEL15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15 /;"	d
GPIO_AFRH_AFSEL15_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_0 /;"	d
GPIO_AFRH_AFSEL15_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_1 /;"	d
GPIO_AFRH_AFSEL15_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_2 /;"	d
GPIO_AFRH_AFSEL15_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_3 /;"	d
GPIO_AFRH_AFSEL15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_Msk /;"	d
GPIO_AFRH_AFSEL15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL15_Pos /;"	d
GPIO_AFRH_AFSEL8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8 /;"	d
GPIO_AFRH_AFSEL8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_0 /;"	d
GPIO_AFRH_AFSEL8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_1 /;"	d
GPIO_AFRH_AFSEL8_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_2 /;"	d
GPIO_AFRH_AFSEL8_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_3 /;"	d
GPIO_AFRH_AFSEL8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_Msk /;"	d
GPIO_AFRH_AFSEL8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL8_Pos /;"	d
GPIO_AFRH_AFSEL9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9 /;"	d
GPIO_AFRH_AFSEL9_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_0 /;"	d
GPIO_AFRH_AFSEL9_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_1 /;"	d
GPIO_AFRH_AFSEL9_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_2 /;"	d
GPIO_AFRH_AFSEL9_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_3 /;"	d
GPIO_AFRH_AFSEL9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_Msk /;"	d
GPIO_AFRH_AFSEL9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRH_AFSEL9_Pos /;"	d
GPIO_AFRL_AFSEL0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0 /;"	d
GPIO_AFRL_AFSEL0_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_0 /;"	d
GPIO_AFRL_AFSEL0_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_1 /;"	d
GPIO_AFRL_AFSEL0_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_2 /;"	d
GPIO_AFRL_AFSEL0_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_3 /;"	d
GPIO_AFRL_AFSEL0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_Msk /;"	d
GPIO_AFRL_AFSEL0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL0_Pos /;"	d
GPIO_AFRL_AFSEL1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1 /;"	d
GPIO_AFRL_AFSEL1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_0 /;"	d
GPIO_AFRL_AFSEL1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_1 /;"	d
GPIO_AFRL_AFSEL1_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_2 /;"	d
GPIO_AFRL_AFSEL1_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_3 /;"	d
GPIO_AFRL_AFSEL1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_Msk /;"	d
GPIO_AFRL_AFSEL1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL1_Pos /;"	d
GPIO_AFRL_AFSEL2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2 /;"	d
GPIO_AFRL_AFSEL2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_0 /;"	d
GPIO_AFRL_AFSEL2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_1 /;"	d
GPIO_AFRL_AFSEL2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_2 /;"	d
GPIO_AFRL_AFSEL2_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_3 /;"	d
GPIO_AFRL_AFSEL2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_Msk /;"	d
GPIO_AFRL_AFSEL2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL2_Pos /;"	d
GPIO_AFRL_AFSEL3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3 /;"	d
GPIO_AFRL_AFSEL3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_0 /;"	d
GPIO_AFRL_AFSEL3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_1 /;"	d
GPIO_AFRL_AFSEL3_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_2 /;"	d
GPIO_AFRL_AFSEL3_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_3 /;"	d
GPIO_AFRL_AFSEL3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_Msk /;"	d
GPIO_AFRL_AFSEL3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL3_Pos /;"	d
GPIO_AFRL_AFSEL4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4 /;"	d
GPIO_AFRL_AFSEL4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_0 /;"	d
GPIO_AFRL_AFSEL4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_1 /;"	d
GPIO_AFRL_AFSEL4_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_2 /;"	d
GPIO_AFRL_AFSEL4_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_3 /;"	d
GPIO_AFRL_AFSEL4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_Msk /;"	d
GPIO_AFRL_AFSEL4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL4_Pos /;"	d
GPIO_AFRL_AFSEL5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5 /;"	d
GPIO_AFRL_AFSEL5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_0 /;"	d
GPIO_AFRL_AFSEL5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_1 /;"	d
GPIO_AFRL_AFSEL5_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_2 /;"	d
GPIO_AFRL_AFSEL5_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_3 /;"	d
GPIO_AFRL_AFSEL5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_Msk /;"	d
GPIO_AFRL_AFSEL5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL5_Pos /;"	d
GPIO_AFRL_AFSEL6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6 /;"	d
GPIO_AFRL_AFSEL6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_0 /;"	d
GPIO_AFRL_AFSEL6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_1 /;"	d
GPIO_AFRL_AFSEL6_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_2 /;"	d
GPIO_AFRL_AFSEL6_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_3 /;"	d
GPIO_AFRL_AFSEL6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_Msk /;"	d
GPIO_AFRL_AFSEL6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL6_Pos /;"	d
GPIO_AFRL_AFSEL7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7 /;"	d
GPIO_AFRL_AFSEL7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_0 /;"	d
GPIO_AFRL_AFSEL7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_1 /;"	d
GPIO_AFRL_AFSEL7_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_2 /;"	d
GPIO_AFRL_AFSEL7_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_3 /;"	d
GPIO_AFRL_AFSEL7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_Msk /;"	d
GPIO_AFRL_AFSEL7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_AFRL_AFSEL7_Pos /;"	d
GPIO_BRR_BR0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR0 /;"	d
GPIO_BRR_BR0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR0_Msk /;"	d
GPIO_BRR_BR0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR0_Pos /;"	d
GPIO_BRR_BR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR1 /;"	d
GPIO_BRR_BR10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR10 /;"	d
GPIO_BRR_BR10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR10_Msk /;"	d
GPIO_BRR_BR10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR10_Pos /;"	d
GPIO_BRR_BR11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR11 /;"	d
GPIO_BRR_BR11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR11_Msk /;"	d
GPIO_BRR_BR11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR11_Pos /;"	d
GPIO_BRR_BR12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR12 /;"	d
GPIO_BRR_BR12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR12_Msk /;"	d
GPIO_BRR_BR12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR12_Pos /;"	d
GPIO_BRR_BR13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR13 /;"	d
GPIO_BRR_BR13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR13_Msk /;"	d
GPIO_BRR_BR13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR13_Pos /;"	d
GPIO_BRR_BR14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR14 /;"	d
GPIO_BRR_BR14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR14_Msk /;"	d
GPIO_BRR_BR14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR14_Pos /;"	d
GPIO_BRR_BR15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR15 /;"	d
GPIO_BRR_BR15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR15_Msk /;"	d
GPIO_BRR_BR15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR15_Pos /;"	d
GPIO_BRR_BR1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR1_Msk /;"	d
GPIO_BRR_BR1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR1_Pos /;"	d
GPIO_BRR_BR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR2 /;"	d
GPIO_BRR_BR2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR2_Msk /;"	d
GPIO_BRR_BR2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR2_Pos /;"	d
GPIO_BRR_BR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR3 /;"	d
GPIO_BRR_BR3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR3_Msk /;"	d
GPIO_BRR_BR3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR3_Pos /;"	d
GPIO_BRR_BR4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR4 /;"	d
GPIO_BRR_BR4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR4_Msk /;"	d
GPIO_BRR_BR4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR4_Pos /;"	d
GPIO_BRR_BR5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR5 /;"	d
GPIO_BRR_BR5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR5_Msk /;"	d
GPIO_BRR_BR5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR5_Pos /;"	d
GPIO_BRR_BR6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR6 /;"	d
GPIO_BRR_BR6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR6_Msk /;"	d
GPIO_BRR_BR6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR6_Pos /;"	d
GPIO_BRR_BR7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR7 /;"	d
GPIO_BRR_BR7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR7_Msk /;"	d
GPIO_BRR_BR7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR7_Pos /;"	d
GPIO_BRR_BR8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR8 /;"	d
GPIO_BRR_BR8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR8_Msk /;"	d
GPIO_BRR_BR8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR8_Pos /;"	d
GPIO_BRR_BR9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR9 /;"	d
GPIO_BRR_BR9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR9_Msk /;"	d
GPIO_BRR_BR9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BRR_BR9_Pos /;"	d
GPIO_BSRR_BR0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR0 /;"	d
GPIO_BSRR_BR0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR0_Msk /;"	d
GPIO_BSRR_BR0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR0_Pos /;"	d
GPIO_BSRR_BR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR1 /;"	d
GPIO_BSRR_BR10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR10 /;"	d
GPIO_BSRR_BR10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR10_Msk /;"	d
GPIO_BSRR_BR10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR10_Pos /;"	d
GPIO_BSRR_BR11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR11 /;"	d
GPIO_BSRR_BR11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR11_Msk /;"	d
GPIO_BSRR_BR11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR11_Pos /;"	d
GPIO_BSRR_BR12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR12 /;"	d
GPIO_BSRR_BR12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR12_Msk /;"	d
GPIO_BSRR_BR12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR12_Pos /;"	d
GPIO_BSRR_BR13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR13 /;"	d
GPIO_BSRR_BR13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR13_Msk /;"	d
GPIO_BSRR_BR13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR13_Pos /;"	d
GPIO_BSRR_BR14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR14 /;"	d
GPIO_BSRR_BR14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR14_Msk /;"	d
GPIO_BSRR_BR14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR14_Pos /;"	d
GPIO_BSRR_BR15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR15 /;"	d
GPIO_BSRR_BR15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR15_Msk /;"	d
GPIO_BSRR_BR15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR15_Pos /;"	d
GPIO_BSRR_BR1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR1_Msk /;"	d
GPIO_BSRR_BR1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR1_Pos /;"	d
GPIO_BSRR_BR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR2 /;"	d
GPIO_BSRR_BR2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR2_Msk /;"	d
GPIO_BSRR_BR2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR2_Pos /;"	d
GPIO_BSRR_BR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR3 /;"	d
GPIO_BSRR_BR3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR3_Msk /;"	d
GPIO_BSRR_BR3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR3_Pos /;"	d
GPIO_BSRR_BR4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR4 /;"	d
GPIO_BSRR_BR4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR4_Msk /;"	d
GPIO_BSRR_BR4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR4_Pos /;"	d
GPIO_BSRR_BR5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR5 /;"	d
GPIO_BSRR_BR5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR5_Msk /;"	d
GPIO_BSRR_BR5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR5_Pos /;"	d
GPIO_BSRR_BR6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR6 /;"	d
GPIO_BSRR_BR6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR6_Msk /;"	d
GPIO_BSRR_BR6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR6_Pos /;"	d
GPIO_BSRR_BR7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR7 /;"	d
GPIO_BSRR_BR7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR7_Msk /;"	d
GPIO_BSRR_BR7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR7_Pos /;"	d
GPIO_BSRR_BR8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR8 /;"	d
GPIO_BSRR_BR8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR8_Msk /;"	d
GPIO_BSRR_BR8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR8_Pos /;"	d
GPIO_BSRR_BR9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR9 /;"	d
GPIO_BSRR_BR9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR9_Msk /;"	d
GPIO_BSRR_BR9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BR9_Pos /;"	d
GPIO_BSRR_BS0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS0 /;"	d
GPIO_BSRR_BS0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS0_Msk /;"	d
GPIO_BSRR_BS0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS0_Pos /;"	d
GPIO_BSRR_BS1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS1 /;"	d
GPIO_BSRR_BS10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS10 /;"	d
GPIO_BSRR_BS10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS10_Msk /;"	d
GPIO_BSRR_BS10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS10_Pos /;"	d
GPIO_BSRR_BS11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS11 /;"	d
GPIO_BSRR_BS11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS11_Msk /;"	d
GPIO_BSRR_BS11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS11_Pos /;"	d
GPIO_BSRR_BS12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS12 /;"	d
GPIO_BSRR_BS12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS12_Msk /;"	d
GPIO_BSRR_BS12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS12_Pos /;"	d
GPIO_BSRR_BS13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS13 /;"	d
GPIO_BSRR_BS13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS13_Msk /;"	d
GPIO_BSRR_BS13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS13_Pos /;"	d
GPIO_BSRR_BS14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS14 /;"	d
GPIO_BSRR_BS14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS14_Msk /;"	d
GPIO_BSRR_BS14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS14_Pos /;"	d
GPIO_BSRR_BS15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS15 /;"	d
GPIO_BSRR_BS15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS15_Msk /;"	d
GPIO_BSRR_BS15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS15_Pos /;"	d
GPIO_BSRR_BS1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS1_Msk /;"	d
GPIO_BSRR_BS1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS1_Pos /;"	d
GPIO_BSRR_BS2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS2 /;"	d
GPIO_BSRR_BS2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS2_Msk /;"	d
GPIO_BSRR_BS2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS2_Pos /;"	d
GPIO_BSRR_BS3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS3 /;"	d
GPIO_BSRR_BS3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS3_Msk /;"	d
GPIO_BSRR_BS3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS3_Pos /;"	d
GPIO_BSRR_BS4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS4 /;"	d
GPIO_BSRR_BS4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS4_Msk /;"	d
GPIO_BSRR_BS4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS4_Pos /;"	d
GPIO_BSRR_BS5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS5 /;"	d
GPIO_BSRR_BS5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS5_Msk /;"	d
GPIO_BSRR_BS5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS5_Pos /;"	d
GPIO_BSRR_BS6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS6 /;"	d
GPIO_BSRR_BS6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS6_Msk /;"	d
GPIO_BSRR_BS6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS6_Pos /;"	d
GPIO_BSRR_BS7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS7 /;"	d
GPIO_BSRR_BS7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS7_Msk /;"	d
GPIO_BSRR_BS7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS7_Pos /;"	d
GPIO_BSRR_BS8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS8 /;"	d
GPIO_BSRR_BS8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS8_Msk /;"	d
GPIO_BSRR_BS8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS8_Pos /;"	d
GPIO_BSRR_BS9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS9 /;"	d
GPIO_BSRR_BS9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS9_Msk /;"	d
GPIO_BSRR_BS9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_BSRR_BS9_Pos /;"	d
GPIO_GET_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define GPIO_GET_INDEX(/;"	d
GPIO_IDR_ID0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID0 /;"	d
GPIO_IDR_ID0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID0_Msk /;"	d
GPIO_IDR_ID0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID0_Pos /;"	d
GPIO_IDR_ID1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID1 /;"	d
GPIO_IDR_ID10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID10 /;"	d
GPIO_IDR_ID10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID10_Msk /;"	d
GPIO_IDR_ID10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID10_Pos /;"	d
GPIO_IDR_ID11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID11 /;"	d
GPIO_IDR_ID11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID11_Msk /;"	d
GPIO_IDR_ID11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID11_Pos /;"	d
GPIO_IDR_ID12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID12 /;"	d
GPIO_IDR_ID12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID12_Msk /;"	d
GPIO_IDR_ID12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID12_Pos /;"	d
GPIO_IDR_ID13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID13 /;"	d
GPIO_IDR_ID13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID13_Msk /;"	d
GPIO_IDR_ID13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID13_Pos /;"	d
GPIO_IDR_ID14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID14 /;"	d
GPIO_IDR_ID14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID14_Msk /;"	d
GPIO_IDR_ID14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID14_Pos /;"	d
GPIO_IDR_ID15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID15 /;"	d
GPIO_IDR_ID15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID15_Msk /;"	d
GPIO_IDR_ID15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID15_Pos /;"	d
GPIO_IDR_ID1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID1_Msk /;"	d
GPIO_IDR_ID1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID1_Pos /;"	d
GPIO_IDR_ID2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID2 /;"	d
GPIO_IDR_ID2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID2_Msk /;"	d
GPIO_IDR_ID2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID2_Pos /;"	d
GPIO_IDR_ID3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID3 /;"	d
GPIO_IDR_ID3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID3_Msk /;"	d
GPIO_IDR_ID3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID3_Pos /;"	d
GPIO_IDR_ID4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID4 /;"	d
GPIO_IDR_ID4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID4_Msk /;"	d
GPIO_IDR_ID4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID4_Pos /;"	d
GPIO_IDR_ID5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID5 /;"	d
GPIO_IDR_ID5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID5_Msk /;"	d
GPIO_IDR_ID5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID5_Pos /;"	d
GPIO_IDR_ID6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID6 /;"	d
GPIO_IDR_ID6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID6_Msk /;"	d
GPIO_IDR_ID6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID6_Pos /;"	d
GPIO_IDR_ID7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID7 /;"	d
GPIO_IDR_ID7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID7_Msk /;"	d
GPIO_IDR_ID7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID7_Pos /;"	d
GPIO_IDR_ID8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID8 /;"	d
GPIO_IDR_ID8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID8_Msk /;"	d
GPIO_IDR_ID8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID8_Pos /;"	d
GPIO_IDR_ID9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID9 /;"	d
GPIO_IDR_ID9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID9_Msk /;"	d
GPIO_IDR_ID9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_IDR_ID9_Pos /;"	d
GPIO_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^} GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon2e1226620108
GPIO_LCKR_LCK0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK0 /;"	d
GPIO_LCKR_LCK0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK0_Msk /;"	d
GPIO_LCKR_LCK0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK0_Pos /;"	d
GPIO_LCKR_LCK1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK1 /;"	d
GPIO_LCKR_LCK10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK10 /;"	d
GPIO_LCKR_LCK10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK10_Msk /;"	d
GPIO_LCKR_LCK10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK10_Pos /;"	d
GPIO_LCKR_LCK11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK11 /;"	d
GPIO_LCKR_LCK11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK11_Msk /;"	d
GPIO_LCKR_LCK11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK11_Pos /;"	d
GPIO_LCKR_LCK12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK12 /;"	d
GPIO_LCKR_LCK12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK12_Msk /;"	d
GPIO_LCKR_LCK12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK12_Pos /;"	d
GPIO_LCKR_LCK13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK13 /;"	d
GPIO_LCKR_LCK13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK13_Msk /;"	d
GPIO_LCKR_LCK13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK13_Pos /;"	d
GPIO_LCKR_LCK14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK14 /;"	d
GPIO_LCKR_LCK14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK14_Msk /;"	d
GPIO_LCKR_LCK14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK14_Pos /;"	d
GPIO_LCKR_LCK15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK15 /;"	d
GPIO_LCKR_LCK15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK15_Msk /;"	d
GPIO_LCKR_LCK15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK15_Pos /;"	d
GPIO_LCKR_LCK1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK1_Msk /;"	d
GPIO_LCKR_LCK1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK1_Pos /;"	d
GPIO_LCKR_LCK2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK2 /;"	d
GPIO_LCKR_LCK2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK2_Msk /;"	d
GPIO_LCKR_LCK2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK2_Pos /;"	d
GPIO_LCKR_LCK3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK3 /;"	d
GPIO_LCKR_LCK3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK3_Msk /;"	d
GPIO_LCKR_LCK3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK3_Pos /;"	d
GPIO_LCKR_LCK4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK4 /;"	d
GPIO_LCKR_LCK4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK4_Msk /;"	d
GPIO_LCKR_LCK4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK4_Pos /;"	d
GPIO_LCKR_LCK5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK5 /;"	d
GPIO_LCKR_LCK5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK5_Msk /;"	d
GPIO_LCKR_LCK5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK5_Pos /;"	d
GPIO_LCKR_LCK6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK6 /;"	d
GPIO_LCKR_LCK6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK6_Msk /;"	d
GPIO_LCKR_LCK6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK6_Pos /;"	d
GPIO_LCKR_LCK7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK7 /;"	d
GPIO_LCKR_LCK7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK7_Msk /;"	d
GPIO_LCKR_LCK7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK7_Pos /;"	d
GPIO_LCKR_LCK8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK8 /;"	d
GPIO_LCKR_LCK8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK8_Msk /;"	d
GPIO_LCKR_LCK8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK8_Pos /;"	d
GPIO_LCKR_LCK9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK9 /;"	d
GPIO_LCKR_LCK9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK9_Msk /;"	d
GPIO_LCKR_LCK9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCK9_Pos /;"	d
GPIO_LCKR_LCKK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCKK /;"	d
GPIO_LCKR_LCKK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCKK_Msk /;"	d
GPIO_LCKR_LCKK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_LCKR_LCKK_Pos /;"	d
GPIO_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define GPIO_MODE /;"	d	file:
GPIO_MODER_MODE0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE0 /;"	d
GPIO_MODER_MODE0_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE0_0 /;"	d
GPIO_MODER_MODE0_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE0_1 /;"	d
GPIO_MODER_MODE0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE0_Msk /;"	d
GPIO_MODER_MODE0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE0_Pos /;"	d
GPIO_MODER_MODE1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE1 /;"	d
GPIO_MODER_MODE10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE10 /;"	d
GPIO_MODER_MODE10_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE10_0 /;"	d
GPIO_MODER_MODE10_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE10_1 /;"	d
GPIO_MODER_MODE10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE10_Msk /;"	d
GPIO_MODER_MODE10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE10_Pos /;"	d
GPIO_MODER_MODE11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE11 /;"	d
GPIO_MODER_MODE11_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE11_0 /;"	d
GPIO_MODER_MODE11_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE11_1 /;"	d
GPIO_MODER_MODE11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE11_Msk /;"	d
GPIO_MODER_MODE11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE11_Pos /;"	d
GPIO_MODER_MODE12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE12 /;"	d
GPIO_MODER_MODE12_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE12_0 /;"	d
GPIO_MODER_MODE12_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE12_1 /;"	d
GPIO_MODER_MODE12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE12_Msk /;"	d
GPIO_MODER_MODE12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE12_Pos /;"	d
GPIO_MODER_MODE13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE13 /;"	d
GPIO_MODER_MODE13_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE13_0 /;"	d
GPIO_MODER_MODE13_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE13_1 /;"	d
GPIO_MODER_MODE13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE13_Msk /;"	d
GPIO_MODER_MODE13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE13_Pos /;"	d
GPIO_MODER_MODE14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE14 /;"	d
GPIO_MODER_MODE14_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE14_0 /;"	d
GPIO_MODER_MODE14_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE14_1 /;"	d
GPIO_MODER_MODE14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE14_Msk /;"	d
GPIO_MODER_MODE14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE14_Pos /;"	d
GPIO_MODER_MODE15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE15 /;"	d
GPIO_MODER_MODE15_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE15_0 /;"	d
GPIO_MODER_MODE15_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE15_1 /;"	d
GPIO_MODER_MODE15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE15_Msk /;"	d
GPIO_MODER_MODE15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE15_Pos /;"	d
GPIO_MODER_MODE1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE1_0 /;"	d
GPIO_MODER_MODE1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE1_1 /;"	d
GPIO_MODER_MODE1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE1_Msk /;"	d
GPIO_MODER_MODE1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE1_Pos /;"	d
GPIO_MODER_MODE2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE2 /;"	d
GPIO_MODER_MODE2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE2_0 /;"	d
GPIO_MODER_MODE2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE2_1 /;"	d
GPIO_MODER_MODE2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE2_Msk /;"	d
GPIO_MODER_MODE2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE2_Pos /;"	d
GPIO_MODER_MODE3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE3 /;"	d
GPIO_MODER_MODE3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE3_0 /;"	d
GPIO_MODER_MODE3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE3_1 /;"	d
GPIO_MODER_MODE3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE3_Msk /;"	d
GPIO_MODER_MODE3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE3_Pos /;"	d
GPIO_MODER_MODE4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE4 /;"	d
GPIO_MODER_MODE4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE4_0 /;"	d
GPIO_MODER_MODE4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE4_1 /;"	d
GPIO_MODER_MODE4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE4_Msk /;"	d
GPIO_MODER_MODE4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE4_Pos /;"	d
GPIO_MODER_MODE5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE5 /;"	d
GPIO_MODER_MODE5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE5_0 /;"	d
GPIO_MODER_MODE5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE5_1 /;"	d
GPIO_MODER_MODE5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE5_Msk /;"	d
GPIO_MODER_MODE5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE5_Pos /;"	d
GPIO_MODER_MODE6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE6 /;"	d
GPIO_MODER_MODE6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE6_0 /;"	d
GPIO_MODER_MODE6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE6_1 /;"	d
GPIO_MODER_MODE6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE6_Msk /;"	d
GPIO_MODER_MODE6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE6_Pos /;"	d
GPIO_MODER_MODE7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE7 /;"	d
GPIO_MODER_MODE7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE7_0 /;"	d
GPIO_MODER_MODE7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE7_1 /;"	d
GPIO_MODER_MODE7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE7_Msk /;"	d
GPIO_MODER_MODE7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE7_Pos /;"	d
GPIO_MODER_MODE8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE8 /;"	d
GPIO_MODER_MODE8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE8_0 /;"	d
GPIO_MODER_MODE8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE8_1 /;"	d
GPIO_MODER_MODE8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE8_Msk /;"	d
GPIO_MODER_MODE8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE8_Pos /;"	d
GPIO_MODER_MODE9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE9 /;"	d
GPIO_MODER_MODE9_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE9_0 /;"	d
GPIO_MODER_MODE9_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE9_1 /;"	d
GPIO_MODER_MODE9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE9_Msk /;"	d
GPIO_MODER_MODE9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_MODER_MODE9_Pos /;"	d
GPIO_MODE_AF_OD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_AF_OD /;"	d
GPIO_MODE_AF_PP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_AF_PP /;"	d
GPIO_MODE_ANALOG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_ANALOG /;"	d
GPIO_MODE_EVT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define GPIO_MODE_EVT /;"	d	file:
GPIO_MODE_EVT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_FALLING /;"	d
GPIO_MODE_EVT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_RISING /;"	d
GPIO_MODE_EVT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_EVT_RISING_FALLING /;"	d
GPIO_MODE_INPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_INPUT /;"	d
GPIO_MODE_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define GPIO_MODE_IT /;"	d	file:
GPIO_MODE_IT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_IT_FALLING /;"	d
GPIO_MODE_IT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_IT_RISING /;"	d
GPIO_MODE_IT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_IT_RISING_FALLING /;"	d
GPIO_MODE_OUTPUT_OD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_OUTPUT_OD /;"	d
GPIO_MODE_OUTPUT_PP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_MODE_OUTPUT_PP /;"	d
GPIO_NOPULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_NOPULL /;"	d
GPIO_NUMBER	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define GPIO_NUMBER /;"	d	file:
GPIO_ODR_OD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD0 /;"	d
GPIO_ODR_OD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD0_Msk /;"	d
GPIO_ODR_OD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD0_Pos /;"	d
GPIO_ODR_OD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD1 /;"	d
GPIO_ODR_OD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD10 /;"	d
GPIO_ODR_OD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD10_Msk /;"	d
GPIO_ODR_OD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD10_Pos /;"	d
GPIO_ODR_OD11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD11 /;"	d
GPIO_ODR_OD11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD11_Msk /;"	d
GPIO_ODR_OD11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD11_Pos /;"	d
GPIO_ODR_OD12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD12 /;"	d
GPIO_ODR_OD12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD12_Msk /;"	d
GPIO_ODR_OD12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD12_Pos /;"	d
GPIO_ODR_OD13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD13 /;"	d
GPIO_ODR_OD13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD13_Msk /;"	d
GPIO_ODR_OD13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD13_Pos /;"	d
GPIO_ODR_OD14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD14 /;"	d
GPIO_ODR_OD14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD14_Msk /;"	d
GPIO_ODR_OD14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD14_Pos /;"	d
GPIO_ODR_OD15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD15 /;"	d
GPIO_ODR_OD15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD15_Msk /;"	d
GPIO_ODR_OD15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD15_Pos /;"	d
GPIO_ODR_OD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD1_Msk /;"	d
GPIO_ODR_OD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD1_Pos /;"	d
GPIO_ODR_OD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD2 /;"	d
GPIO_ODR_OD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD2_Msk /;"	d
GPIO_ODR_OD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD2_Pos /;"	d
GPIO_ODR_OD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD3 /;"	d
GPIO_ODR_OD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD3_Msk /;"	d
GPIO_ODR_OD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD3_Pos /;"	d
GPIO_ODR_OD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD4 /;"	d
GPIO_ODR_OD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD4_Msk /;"	d
GPIO_ODR_OD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD4_Pos /;"	d
GPIO_ODR_OD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD5 /;"	d
GPIO_ODR_OD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD5_Msk /;"	d
GPIO_ODR_OD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD5_Pos /;"	d
GPIO_ODR_OD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD6 /;"	d
GPIO_ODR_OD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD6_Msk /;"	d
GPIO_ODR_OD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD6_Pos /;"	d
GPIO_ODR_OD7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD7 /;"	d
GPIO_ODR_OD7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD7_Msk /;"	d
GPIO_ODR_OD7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD7_Pos /;"	d
GPIO_ODR_OD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD8 /;"	d
GPIO_ODR_OD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD8_Msk /;"	d
GPIO_ODR_OD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD8_Pos /;"	d
GPIO_ODR_OD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD9 /;"	d
GPIO_ODR_OD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD9_Msk /;"	d
GPIO_ODR_OD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_ODR_OD9_Pos /;"	d
GPIO_OSPEEDR_OSPEED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED0 /;"	d
GPIO_OSPEEDR_OSPEED0_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED0_0 /;"	d
GPIO_OSPEEDR_OSPEED0_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED0_1 /;"	d
GPIO_OSPEEDR_OSPEED0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED0_Msk /;"	d
GPIO_OSPEEDR_OSPEED0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED0_Pos /;"	d
GPIO_OSPEEDR_OSPEED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED1 /;"	d
GPIO_OSPEEDR_OSPEED10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED10 /;"	d
GPIO_OSPEEDR_OSPEED10_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED10_0 /;"	d
GPIO_OSPEEDR_OSPEED10_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED10_1 /;"	d
GPIO_OSPEEDR_OSPEED10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED10_Msk /;"	d
GPIO_OSPEEDR_OSPEED10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED10_Pos /;"	d
GPIO_OSPEEDR_OSPEED11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED11 /;"	d
GPIO_OSPEEDR_OSPEED11_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED11_0 /;"	d
GPIO_OSPEEDR_OSPEED11_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED11_1 /;"	d
GPIO_OSPEEDR_OSPEED11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED11_Msk /;"	d
GPIO_OSPEEDR_OSPEED11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED11_Pos /;"	d
GPIO_OSPEEDR_OSPEED12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED12 /;"	d
GPIO_OSPEEDR_OSPEED12_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED12_0 /;"	d
GPIO_OSPEEDR_OSPEED12_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED12_1 /;"	d
GPIO_OSPEEDR_OSPEED12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED12_Msk /;"	d
GPIO_OSPEEDR_OSPEED12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED12_Pos /;"	d
GPIO_OSPEEDR_OSPEED13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED13 /;"	d
GPIO_OSPEEDR_OSPEED13_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED13_0 /;"	d
GPIO_OSPEEDR_OSPEED13_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED13_1 /;"	d
GPIO_OSPEEDR_OSPEED13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED13_Msk /;"	d
GPIO_OSPEEDR_OSPEED13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED13_Pos /;"	d
GPIO_OSPEEDR_OSPEED14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED14 /;"	d
GPIO_OSPEEDR_OSPEED14_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED14_0 /;"	d
GPIO_OSPEEDR_OSPEED14_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED14_1 /;"	d
GPIO_OSPEEDR_OSPEED14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED14_Msk /;"	d
GPIO_OSPEEDR_OSPEED14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED14_Pos /;"	d
GPIO_OSPEEDR_OSPEED15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED15 /;"	d
GPIO_OSPEEDR_OSPEED15_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED15_0 /;"	d
GPIO_OSPEEDR_OSPEED15_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED15_1 /;"	d
GPIO_OSPEEDR_OSPEED15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED15_Msk /;"	d
GPIO_OSPEEDR_OSPEED15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED15_Pos /;"	d
GPIO_OSPEEDR_OSPEED1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED1_0 /;"	d
GPIO_OSPEEDR_OSPEED1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED1_1 /;"	d
GPIO_OSPEEDR_OSPEED1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED1_Msk /;"	d
GPIO_OSPEEDR_OSPEED1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED1_Pos /;"	d
GPIO_OSPEEDR_OSPEED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED2 /;"	d
GPIO_OSPEEDR_OSPEED2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED2_0 /;"	d
GPIO_OSPEEDR_OSPEED2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED2_1 /;"	d
GPIO_OSPEEDR_OSPEED2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED2_Msk /;"	d
GPIO_OSPEEDR_OSPEED2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED2_Pos /;"	d
GPIO_OSPEEDR_OSPEED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED3 /;"	d
GPIO_OSPEEDR_OSPEED3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED3_0 /;"	d
GPIO_OSPEEDR_OSPEED3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED3_1 /;"	d
GPIO_OSPEEDR_OSPEED3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED3_Msk /;"	d
GPIO_OSPEEDR_OSPEED3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED3_Pos /;"	d
GPIO_OSPEEDR_OSPEED4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED4 /;"	d
GPIO_OSPEEDR_OSPEED4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED4_0 /;"	d
GPIO_OSPEEDR_OSPEED4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED4_1 /;"	d
GPIO_OSPEEDR_OSPEED4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED4_Msk /;"	d
GPIO_OSPEEDR_OSPEED4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED4_Pos /;"	d
GPIO_OSPEEDR_OSPEED5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED5 /;"	d
GPIO_OSPEEDR_OSPEED5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED5_0 /;"	d
GPIO_OSPEEDR_OSPEED5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED5_1 /;"	d
GPIO_OSPEEDR_OSPEED5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED5_Msk /;"	d
GPIO_OSPEEDR_OSPEED5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED5_Pos /;"	d
GPIO_OSPEEDR_OSPEED6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED6 /;"	d
GPIO_OSPEEDR_OSPEED6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED6_0 /;"	d
GPIO_OSPEEDR_OSPEED6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED6_1 /;"	d
GPIO_OSPEEDR_OSPEED6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED6_Msk /;"	d
GPIO_OSPEEDR_OSPEED6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED6_Pos /;"	d
GPIO_OSPEEDR_OSPEED7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED7 /;"	d
GPIO_OSPEEDR_OSPEED7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED7_0 /;"	d
GPIO_OSPEEDR_OSPEED7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED7_1 /;"	d
GPIO_OSPEEDR_OSPEED7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED7_Msk /;"	d
GPIO_OSPEEDR_OSPEED7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED7_Pos /;"	d
GPIO_OSPEEDR_OSPEED8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED8 /;"	d
GPIO_OSPEEDR_OSPEED8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED8_0 /;"	d
GPIO_OSPEEDR_OSPEED8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED8_1 /;"	d
GPIO_OSPEEDR_OSPEED8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED8_Msk /;"	d
GPIO_OSPEEDR_OSPEED8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED8_Pos /;"	d
GPIO_OSPEEDR_OSPEED9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED9 /;"	d
GPIO_OSPEEDR_OSPEED9_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED9_0 /;"	d
GPIO_OSPEEDR_OSPEED9_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED9_1 /;"	d
GPIO_OSPEEDR_OSPEED9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED9_Msk /;"	d
GPIO_OSPEEDR_OSPEED9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OSPEEDR_OSPEED9_Pos /;"	d
GPIO_OTYPER_OT0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT0 /;"	d
GPIO_OTYPER_OT0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT0_Msk /;"	d
GPIO_OTYPER_OT0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT0_Pos /;"	d
GPIO_OTYPER_OT1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT1 /;"	d
GPIO_OTYPER_OT10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT10 /;"	d
GPIO_OTYPER_OT10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT10_Msk /;"	d
GPIO_OTYPER_OT10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT10_Pos /;"	d
GPIO_OTYPER_OT11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT11 /;"	d
GPIO_OTYPER_OT11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT11_Msk /;"	d
GPIO_OTYPER_OT11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT11_Pos /;"	d
GPIO_OTYPER_OT12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT12 /;"	d
GPIO_OTYPER_OT12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT12_Msk /;"	d
GPIO_OTYPER_OT12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT12_Pos /;"	d
GPIO_OTYPER_OT13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT13 /;"	d
GPIO_OTYPER_OT13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT13_Msk /;"	d
GPIO_OTYPER_OT13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT13_Pos /;"	d
GPIO_OTYPER_OT14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT14 /;"	d
GPIO_OTYPER_OT14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT14_Msk /;"	d
GPIO_OTYPER_OT14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT14_Pos /;"	d
GPIO_OTYPER_OT15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT15 /;"	d
GPIO_OTYPER_OT15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT15_Msk /;"	d
GPIO_OTYPER_OT15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT15_Pos /;"	d
GPIO_OTYPER_OT1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT1_Msk /;"	d
GPIO_OTYPER_OT1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT1_Pos /;"	d
GPIO_OTYPER_OT2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT2 /;"	d
GPIO_OTYPER_OT2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT2_Msk /;"	d
GPIO_OTYPER_OT2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT2_Pos /;"	d
GPIO_OTYPER_OT3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT3 /;"	d
GPIO_OTYPER_OT3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT3_Msk /;"	d
GPIO_OTYPER_OT3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT3_Pos /;"	d
GPIO_OTYPER_OT4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT4 /;"	d
GPIO_OTYPER_OT4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT4_Msk /;"	d
GPIO_OTYPER_OT4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT4_Pos /;"	d
GPIO_OTYPER_OT5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT5 /;"	d
GPIO_OTYPER_OT5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT5_Msk /;"	d
GPIO_OTYPER_OT5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT5_Pos /;"	d
GPIO_OTYPER_OT6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT6 /;"	d
GPIO_OTYPER_OT6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT6_Msk /;"	d
GPIO_OTYPER_OT6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT6_Pos /;"	d
GPIO_OTYPER_OT7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT7 /;"	d
GPIO_OTYPER_OT7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT7_Msk /;"	d
GPIO_OTYPER_OT7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT7_Pos /;"	d
GPIO_OTYPER_OT8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT8 /;"	d
GPIO_OTYPER_OT8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT8_Msk /;"	d
GPIO_OTYPER_OT8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT8_Pos /;"	d
GPIO_OTYPER_OT9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT9 /;"	d
GPIO_OTYPER_OT9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT9_Msk /;"	d
GPIO_OTYPER_OT9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_OTYPER_OT9_Pos /;"	d
GPIO_OUTPUT_TYPE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define GPIO_OUTPUT_TYPE /;"	d	file:
GPIO_PIN_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_0 /;"	d
GPIO_PIN_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_1 /;"	d
GPIO_PIN_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_10 /;"	d
GPIO_PIN_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_11 /;"	d
GPIO_PIN_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_12 /;"	d
GPIO_PIN_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_13 /;"	d
GPIO_PIN_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_14 /;"	d
GPIO_PIN_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_15 /;"	d
GPIO_PIN_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_2 /;"	d
GPIO_PIN_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_3 /;"	d
GPIO_PIN_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_4 /;"	d
GPIO_PIN_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_5 /;"	d
GPIO_PIN_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_6 /;"	d
GPIO_PIN_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_7 /;"	d
GPIO_PIN_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_8 /;"	d
GPIO_PIN_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_9 /;"	d
GPIO_PIN_All	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_All /;"	d
GPIO_PIN_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define GPIO_PIN_MASK /;"	d
GPIO_PIN_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  GPIO_PIN_RESET = 0U,$/;"	e	enum:__anon2e1226620203
GPIO_PIN_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  GPIO_PIN_SET$/;"	e	enum:__anon2e1226620203
GPIO_PULLDOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_PULLDOWN /;"	d
GPIO_PULLUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_PULLUP /;"	d
GPIO_PUPDR_PUPD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD0 /;"	d
GPIO_PUPDR_PUPD0_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD0_0 /;"	d
GPIO_PUPDR_PUPD0_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD0_1 /;"	d
GPIO_PUPDR_PUPD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD0_Msk /;"	d
GPIO_PUPDR_PUPD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD0_Pos /;"	d
GPIO_PUPDR_PUPD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD1 /;"	d
GPIO_PUPDR_PUPD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD10 /;"	d
GPIO_PUPDR_PUPD10_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD10_0 /;"	d
GPIO_PUPDR_PUPD10_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD10_1 /;"	d
GPIO_PUPDR_PUPD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD10_Msk /;"	d
GPIO_PUPDR_PUPD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD10_Pos /;"	d
GPIO_PUPDR_PUPD11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD11 /;"	d
GPIO_PUPDR_PUPD11_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD11_0 /;"	d
GPIO_PUPDR_PUPD11_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD11_1 /;"	d
GPIO_PUPDR_PUPD11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD11_Msk /;"	d
GPIO_PUPDR_PUPD11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD11_Pos /;"	d
GPIO_PUPDR_PUPD12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD12 /;"	d
GPIO_PUPDR_PUPD12_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD12_0 /;"	d
GPIO_PUPDR_PUPD12_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD12_1 /;"	d
GPIO_PUPDR_PUPD12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD12_Msk /;"	d
GPIO_PUPDR_PUPD12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD12_Pos /;"	d
GPIO_PUPDR_PUPD13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD13 /;"	d
GPIO_PUPDR_PUPD13_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD13_0 /;"	d
GPIO_PUPDR_PUPD13_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD13_1 /;"	d
GPIO_PUPDR_PUPD13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD13_Msk /;"	d
GPIO_PUPDR_PUPD13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD13_Pos /;"	d
GPIO_PUPDR_PUPD14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD14 /;"	d
GPIO_PUPDR_PUPD14_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD14_0 /;"	d
GPIO_PUPDR_PUPD14_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD14_1 /;"	d
GPIO_PUPDR_PUPD14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD14_Msk /;"	d
GPIO_PUPDR_PUPD14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD14_Pos /;"	d
GPIO_PUPDR_PUPD15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD15 /;"	d
GPIO_PUPDR_PUPD15_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD15_0 /;"	d
GPIO_PUPDR_PUPD15_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD15_1 /;"	d
GPIO_PUPDR_PUPD15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD15_Msk /;"	d
GPIO_PUPDR_PUPD15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD15_Pos /;"	d
GPIO_PUPDR_PUPD1_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD1_0 /;"	d
GPIO_PUPDR_PUPD1_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD1_1 /;"	d
GPIO_PUPDR_PUPD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD1_Msk /;"	d
GPIO_PUPDR_PUPD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD1_Pos /;"	d
GPIO_PUPDR_PUPD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD2 /;"	d
GPIO_PUPDR_PUPD2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD2_0 /;"	d
GPIO_PUPDR_PUPD2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD2_1 /;"	d
GPIO_PUPDR_PUPD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD2_Msk /;"	d
GPIO_PUPDR_PUPD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD2_Pos /;"	d
GPIO_PUPDR_PUPD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD3 /;"	d
GPIO_PUPDR_PUPD3_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD3_0 /;"	d
GPIO_PUPDR_PUPD3_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD3_1 /;"	d
GPIO_PUPDR_PUPD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD3_Msk /;"	d
GPIO_PUPDR_PUPD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD3_Pos /;"	d
GPIO_PUPDR_PUPD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD4 /;"	d
GPIO_PUPDR_PUPD4_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD4_0 /;"	d
GPIO_PUPDR_PUPD4_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD4_1 /;"	d
GPIO_PUPDR_PUPD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD4_Msk /;"	d
GPIO_PUPDR_PUPD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD4_Pos /;"	d
GPIO_PUPDR_PUPD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD5 /;"	d
GPIO_PUPDR_PUPD5_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD5_0 /;"	d
GPIO_PUPDR_PUPD5_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD5_1 /;"	d
GPIO_PUPDR_PUPD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD5_Msk /;"	d
GPIO_PUPDR_PUPD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD5_Pos /;"	d
GPIO_PUPDR_PUPD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD6 /;"	d
GPIO_PUPDR_PUPD6_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD6_0 /;"	d
GPIO_PUPDR_PUPD6_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD6_1 /;"	d
GPIO_PUPDR_PUPD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD6_Msk /;"	d
GPIO_PUPDR_PUPD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD6_Pos /;"	d
GPIO_PUPDR_PUPD7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD7 /;"	d
GPIO_PUPDR_PUPD7_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD7_0 /;"	d
GPIO_PUPDR_PUPD7_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD7_1 /;"	d
GPIO_PUPDR_PUPD7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD7_Msk /;"	d
GPIO_PUPDR_PUPD7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD7_Pos /;"	d
GPIO_PUPDR_PUPD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD8 /;"	d
GPIO_PUPDR_PUPD8_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD8_0 /;"	d
GPIO_PUPDR_PUPD8_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD8_1 /;"	d
GPIO_PUPDR_PUPD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD8_Msk /;"	d
GPIO_PUPDR_PUPD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD8_Pos /;"	d
GPIO_PUPDR_PUPD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD9 /;"	d
GPIO_PUPDR_PUPD9_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD9_0 /;"	d
GPIO_PUPDR_PUPD9_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD9_1 /;"	d
GPIO_PUPDR_PUPD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD9_Msk /;"	d
GPIO_PUPDR_PUPD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define GPIO_PUPDR_PUPD9_Pos /;"	d
GPIO_PinState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^} GPIO_PinState;$/;"	t	typeref:enum:__anon2e1226620203
GPIO_SPEED_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  GPIO_SPEED_FAST /;"	d
GPIO_SPEED_FREQ_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_SPEED_FREQ_HIGH /;"	d
GPIO_SPEED_FREQ_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_SPEED_FREQ_LOW /;"	d
GPIO_SPEED_FREQ_MEDIUM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_SPEED_FREQ_MEDIUM /;"	d
GPIO_SPEED_FREQ_VERY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define  GPIO_SPEED_FREQ_VERY_HIGH /;"	d
GPIO_SPEED_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define  GPIO_SPEED_HIGH /;"	d
GPIO_SPEED_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  GPIO_SPEED_HIGH /;"	d
GPIO_SPEED_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define  GPIO_SPEED_LOW /;"	d
GPIO_SPEED_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  GPIO_SPEED_LOW /;"	d
GPIO_SPEED_MEDIUM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define  GPIO_SPEED_MEDIUM /;"	d
GPIO_SPEED_MEDIUM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  GPIO_SPEED_MEDIUM /;"	d
GPIO_SPEED_VERY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define  GPIO_SPEED_VERY_LOW /;"	d
GPIO_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50e08
GTPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t GTPR;        \/*!< USART Guard time and prescaler register,  Address offset: 0x1/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
GeneralCallMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t GeneralCallMode;     \/*!< Specifies if general call mode is selected.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
GeneratingPolynomial	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t GeneratingPolynomial;      \/*!< Set CRC generating polynomial as a 7, 8, 16 or 32-bi/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint32_t
HAL_ADCEx_Calibration_GetValue	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:uint32_t
HAL_ADCEx_Calibration_SetValue	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t CalibrationFa/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADCEx_Calibration_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADCEx_ChannelConfigReadyCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADCEx_DisableVoltageRegulator	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADCEx_EndOfSamplingCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADCEx_LevelOutOfWindow2Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADCEx_LevelOutOfWindow3Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc_ex.c	/^__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_AnalogWDGConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *Ana/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_CONVERSION_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_CONVERSION_COMPLETE_CB_ID     = 0x00U,  \/*!< ADC conversion complete callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_CONVERSION_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_CONVERSION_HALF_CB_ID         = 0x01U,  \/*!< ADC conversion DMA half-transfer callbac/;"	e	enum:__anon8c95057b0503
HAL_ADC_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^} HAL_ADC_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon8c95057b0503
HAL_ADC_ConfigChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_ConvCpltCallback	Core/Src/main.c	/^void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)$/;"	f	typeref:typename:void
HAL_ADC_ConvCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_ConvHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_END_OF_SAMPLING_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_END_OF_SAMPLING_CB_ID         = 0x08U,  \/*!< ADC end of sampling callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_ERROR_CB_ID                   = 0x03U,  \/*!< ADC error callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_ERROR_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_ERROR_DMA /;"	d
HAL_ADC_ERROR_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_ERROR_INTERNAL /;"	d
HAL_ADC_ERROR_INVALID_CALLBACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_ERROR_INVALID_CALLBACK /;"	d
HAL_ADC_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_ERROR_NONE /;"	d
HAL_ADC_ERROR_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_ERROR_OVR /;"	d
HAL_ADC_EnableBufferSensor_Cmd	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_EnableBufferSensor_Cmd(/;"	d
HAL_ADC_EnableBuffer_Cmd	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_EnableBuffer_Cmd(/;"	d
HAL_ADC_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:uint32_t
HAL_ADC_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:uint32_t
HAL_ADC_GetValue	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:uint32_t
HAL_ADC_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:void
HAL_ADC_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID   = 0x02U,  \/*!< ADC analog watchdog 1 callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID   = 0x06U,  \/*!< ADC analog watchdog 2 callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID   = 0x07U,  \/*!< ADC analog watchdog 3 callback ID *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_LevelOutOfWindowCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_ADC_MODULE_ENABLED$/;"	d
HAL_ADC_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_MSPDEINIT_CB_ID               = 0x0AU   \/*!< ADC Msp DeInit callback ID        *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_ADC_MSPINIT_CB_ID                 = 0x09U,  \/*!< ADC Msp Init callback ID          *\/$/;"	e	enum:__anon8c95057b0503
HAL_ADC_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)$/;"	f	typeref:typename:void
HAL_ADC_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)$/;"	f	typeref:typename:void
HAL_ADC_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:__weak void
HAL_ADC_PollForConversion	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_PollForEvent	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Tim/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_STATE_AWD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_AWD /;"	d
HAL_ADC_STATE_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_AWD1 /;"	d
HAL_ADC_STATE_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_AWD2 /;"	d
HAL_ADC_STATE_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_AWD3 /;"	d
HAL_ADC_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_BUSY /;"	d
HAL_ADC_STATE_BUSY_INJ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_BUSY_INJ /;"	d
HAL_ADC_STATE_BUSY_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_BUSY_INTERNAL /;"	d
HAL_ADC_STATE_BUSY_REG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_BUSY_REG /;"	d
HAL_ADC_STATE_EOC_INJ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_EOC_INJ /;"	d
HAL_ADC_STATE_EOC_REG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_EOC_REG /;"	d
HAL_ADC_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_ADC_STATE_ERROR /;"	d
HAL_ADC_STATE_ERROR_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_ERROR_CONFIG /;"	d
HAL_ADC_STATE_ERROR_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_ERROR_DMA /;"	d
HAL_ADC_STATE_ERROR_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_ERROR_INTERNAL /;"	d
HAL_ADC_STATE_INJ_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_INJ_BUSY /;"	d
HAL_ADC_STATE_INJ_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_INJ_EOC /;"	d
HAL_ADC_STATE_INJ_JQOVF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_INJ_JQOVF /;"	d
HAL_ADC_STATE_MULTIMODE_SLAVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_MULTIMODE_SLAVE /;"	d
HAL_ADC_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_READY /;"	d
HAL_ADC_STATE_REG_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_REG_BUSY /;"	d
HAL_ADC_STATE_REG_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_REG_EOC /;"	d
HAL_ADC_STATE_REG_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_REG_EOSMP /;"	d
HAL_ADC_STATE_REG_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_REG_OVR /;"	d
HAL_ADC_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_RESET /;"	d
HAL_ADC_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define HAL_ADC_STATE_TIMEOUT /;"	d
HAL_ADC_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ADC_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_adc.c	/^HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_BUSY     = 0x02U,$/;"	e	enum:__anon8ccbe8220103
HAL_COMP_Start_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_COMP_Start_IT /;"	d
HAL_COMP_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_COMP_Stop_IT /;"	d
HAL_CORTEX_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_CORTEX_MODULE_ENABLED$/;"	d
HAL_CRCEx_Input_Data_Reverse	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c	/^HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMod/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_CRCEx_Output_Data_Reverse	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c	/^HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseM/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_CRCEx_Polynomial_Set	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc_ex.c	/^HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyL/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_CRC_Accumulate	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)$/;"	f	typeref:typename:uint32_t
HAL_CRC_Calculate	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)$/;"	f	typeref:typename:uint32_t
HAL_CRC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_CRC_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc)$/;"	f	typeref:typename:HAL_CRC_StateTypeDef
HAL_CRC_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_CRC_Input_Data_Reverse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_Input_Data_Reverse /;"	d
HAL_CRC_LENGTH_16B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_LENGTH_16B /;"	d
HAL_CRC_LENGTH_32B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_LENGTH_32B /;"	d
HAL_CRC_LENGTH_7B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_LENGTH_7B /;"	d
HAL_CRC_LENGTH_8B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_LENGTH_8B /;"	d
HAL_CRC_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_CRC_MODULE_ENABLED$/;"	d
HAL_CRC_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)$/;"	f	typeref:typename:void
HAL_CRC_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^__weak void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc)$/;"	f	typeref:typename:__weak void
HAL_CRC_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)$/;"	f	typeref:typename:void
HAL_CRC_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_crc.c	/^__weak void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc)$/;"	f	typeref:typename:__weak void
HAL_CRC_Output_Data_Reverse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define HAL_CRC_Output_Data_Reverse /;"	d
HAL_CRC_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_CRC_STATE_BUSY      = 0x02U,  \/*!< CRC internal process is ongoing     *\/$/;"	e	enum:__anon8cc0e3cb0103
HAL_CRC_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_CRC_STATE_ERROR     = 0x04U   \/*!< CRC error state                     *\/$/;"	e	enum:__anon8cc0e3cb0103
HAL_CRC_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_CRC_STATE_READY     = 0x01U,  \/*!< CRC initialized and ready for use   *\/$/;"	e	enum:__anon8cc0e3cb0103
HAL_CRC_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_CRC_STATE_RESET     = 0x00U,  \/*!< CRC not yet initialized or disabled *\/$/;"	e	enum:__anon8cc0e3cb0103
HAL_CRC_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_CRC_STATE_TIMEOUT   = 0x03U,  \/*!< CRC timeout state                   *\/$/;"	e	enum:__anon8cc0e3cb0103
HAL_CRC_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^} HAL_CRC_StateTypeDef;$/;"	t	typeref:enum:__anon8cc0e3cb0103
HAL_CRYP_ComputationCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_CRYP_ComputationCpltCallback /;"	d
HAL_DAC_MSP_DEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DAC_MSP_DEINIT_CB_ID /;"	d
HAL_DAC_MSP_INIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DAC_MSP_INIT_CB_ID /;"	d
HAL_DATA_EEPROMEx_Erase	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Erase /;"	d
HAL_DATA_EEPROMEx_Lock	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Lock /;"	d
HAL_DATA_EEPROMEx_Program	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Program /;"	d
HAL_DATA_EEPROMEx_Unlock	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DATA_EEPROMEx_Unlock /;"	d
HAL_DBGMCU_DisableDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_DBGMCU_DisableDBGStandbyMode(void)$/;"	f	typeref:typename:void
HAL_DBGMCU_DisableDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_DBGMCU_DisableDBGStopMode(void)$/;"	f	typeref:typename:void
HAL_DBGMCU_EnableDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_DBGMCU_EnableDBGStandbyMode(void)$/;"	f	typeref:typename:void
HAL_DBGMCU_EnableDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_DBGMCU_EnableDBGStopMode(void)$/;"	f	typeref:typename:void
HAL_DBG_LowPowerConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DBG_LowPowerConfig(/;"	d
HAL_DCMI_ConfigCROP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DCMI_ConfigCROP /;"	d
HAL_DCMI_DisableCROP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DCMI_DisableCROP /;"	d
HAL_DCMI_ERROR_OVF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DCMI_ERROR_OVF /;"	d
HAL_DCMI_EnableCROP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DCMI_EnableCROP /;"	d
HAL_DMAEx_ConfigMuxRequestGenerator	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, HAL_DMA_MuxReques/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMAEx_ConfigMuxSync	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMAEx_DisableMuxRequestGenerator	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMAEx_EnableMuxRequestGenerator	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c	/^HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMAEx_MUX_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma_ex.c	/^void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
HAL_DMAMUX1_MAX_REQ_GEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_MAX_REQ_GEN /;"	d
HAL_DMAMUX1_MAX_SYNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_MAX_SYNC /;"	d
HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DSI_EOT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT /;"	d
HAL_DMAMUX1_REQUEST_GEN_DSI_TE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI10	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI11	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI12	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI13	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI14	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI15	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 /;"	d
HAL_DMAMUX1_REQUEST_GEN_EXTI9	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 /;"	d
HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT /;"	d
HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT /;"	d
HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT /;"	d
HAL_DMAMUX1_REQUEST_GEN_LTDC_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT /;"	d
HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO /;"	d
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT /;"	d
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT /;"	d
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT /;"	d
HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI0 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI1 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI10 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI11 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI12 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI13 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI14 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI15 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI2 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI3 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI4 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI5 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI6 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI7 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI8 /;"	d
HAL_DMAMUX1_REQ_GEN_EXTI9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_EXTI9 /;"	d
HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT /;"	d
HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT /;"	d
HAL_DMAMUX1_REQ_GEN_TIM14_OC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_REQ_GEN_TIM14_OC /;"	d
HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT /;"	d
HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT /;"	d
HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT /;"	d
HAL_DMAMUX1_SYNC_DMAMUX1_CH3_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_DMAMUX1_CH3_EVT /;"	d
HAL_DMAMUX1_SYNC_EXTI0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI0 /;"	d
HAL_DMAMUX1_SYNC_EXTI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI1 /;"	d
HAL_DMAMUX1_SYNC_EXTI10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI10 /;"	d
HAL_DMAMUX1_SYNC_EXTI11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI11 /;"	d
HAL_DMAMUX1_SYNC_EXTI12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI12 /;"	d
HAL_DMAMUX1_SYNC_EXTI13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI13 /;"	d
HAL_DMAMUX1_SYNC_EXTI14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI14 /;"	d
HAL_DMAMUX1_SYNC_EXTI15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI15 /;"	d
HAL_DMAMUX1_SYNC_EXTI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI2 /;"	d
HAL_DMAMUX1_SYNC_EXTI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI3 /;"	d
HAL_DMAMUX1_SYNC_EXTI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI4 /;"	d
HAL_DMAMUX1_SYNC_EXTI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI5 /;"	d
HAL_DMAMUX1_SYNC_EXTI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI6 /;"	d
HAL_DMAMUX1_SYNC_EXTI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI7 /;"	d
HAL_DMAMUX1_SYNC_EXTI8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI8 /;"	d
HAL_DMAMUX1_SYNC_EXTI9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_EXTI9 /;"	d
HAL_DMAMUX1_SYNC_LPTIM1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_LPTIM1_OUT /;"	d
HAL_DMAMUX1_SYNC_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_LPTIM2_OUT /;"	d
HAL_DMAMUX1_SYNC_TIM14_OC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX1_SYNC_TIM14_OC /;"	d
HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT /;"	d
HAL_DMAMUX2_REQUEST_GEN_ADC3_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT /;"	d
HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_EXTI0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 /;"	d
HAL_DMAMUX2_REQUEST_GEN_EXTI2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 /;"	d
HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT /;"	d
HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP /;"	d
HAL_DMAMUX2_REQUEST_GEN_SPI6_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT /;"	d
HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP /;"	d
HAL_DMAMUX_REQUEST_GEN_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX_REQUEST_GEN_FALLING /;"	d
HAL_DMAMUX_REQUEST_GEN_NO_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT /;"	d
HAL_DMAMUX_REQUEST_GEN_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX_REQUEST_GEN_RISING /;"	d
HAL_DMAMUX_REQUEST_GEN_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING /;"	d
HAL_DMAMUX_REQ_GEN_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_REQ_GEN_FALLING /;"	d
HAL_DMAMUX_REQ_GEN_NO_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_REQ_GEN_NO_EVENT /;"	d
HAL_DMAMUX_REQ_GEN_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_REQ_GEN_RISING /;"	d
HAL_DMAMUX_REQ_GEN_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_REQ_GEN_RISING_FALLING /;"	d
HAL_DMAMUX_SYNC_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_SYNC_FALLING /;"	d
HAL_DMAMUX_SYNC_NO_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_SYNC_NO_EVENT /;"	d
HAL_DMAMUX_SYNC_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_SYNC_RISING /;"	d
HAL_DMAMUX_SYNC_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define HAL_DMAMUX_SYNC_RISING_FALLING /;"	d
HAL_DMA_Abort	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_Abort_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_BURST_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_DMA_BURST_STATE_BUSY              = 0x02U,    \/*!< Ongoing DMA Burst       *\/$/;"	e	enum:__anon8defbf7d0d03
HAL_DMA_BURST_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_DMA_BURST_STATE_READY             = 0x01U,    \/*!< DMA Burst ready for use *\/$/;"	e	enum:__anon8defbf7d0d03
HAL_DMA_BURST_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_DMA_BURST_STATE_RESET             = 0x00U,    \/*!< DMA Burst initial state *\/$/;"	e	enum:__anon8defbf7d0d03
HAL_DMA_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^} HAL_DMA_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon8cd035e50403
HAL_DMA_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_ERROR_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_BUSY /;"	d
HAL_DMA_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_NONE /;"	d
HAL_DMA_ERROR_NOT_SUPPORTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_NOT_SUPPORTED /;"	d
HAL_DMA_ERROR_NO_XFER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_NO_XFER /;"	d
HAL_DMA_ERROR_PARAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_PARAM /;"	d
HAL_DMA_ERROR_REQGEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_REQGEN /;"	d
HAL_DMA_ERROR_SYNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_SYNC /;"	d
HAL_DMA_ERROR_TE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_TE /;"	d
HAL_DMA_ERROR_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define HAL_DMA_ERROR_TIMEOUT /;"	d
HAL_DMA_FULL_TRANSFER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_FULL_TRANSFER           = 0x00U,  \/*!< Full transfer     *\/$/;"	e	enum:__anon8cd035e50303
HAL_DMA_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:uint32_t
HAL_DMA_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_DMA_StateTypeDef
HAL_DMA_HALF_TRANSFER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_HALF_TRANSFER           = 0x01U   \/*!< Half Transfer     *\/$/;"	e	enum:__anon8cd035e50303
HAL_DMA_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
HAL_DMA_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_LevelCompleteTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^} HAL_DMA_LevelCompleteTypeDef;$/;"	t	typeref:enum:__anon8cd035e50303
HAL_DMA_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_DMA_MODULE_ENABLED$/;"	d
HAL_DMA_MuxRequestGeneratorConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^} HAL_DMA_MuxRequestGeneratorConfigTypeDef;$/;"	t	typeref:struct:__anon3bd4b8210208
HAL_DMA_MuxSyncConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^} HAL_DMA_MuxSyncConfigTypeDef;$/;"	t	typeref:struct:__anon3bd4b8210108
HAL_DMA_PollForTransfer	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_STATE_BUSY              = 0x02U,  \/*!< DMA process is ongoing                 *\/$/;"	e	enum:__anon8cd035e50203
HAL_DMA_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_STATE_READY             = 0x01U,  \/*!< DMA initialized and ready for use      *\/$/;"	e	enum:__anon8cd035e50203
HAL_DMA_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_STATE_RESET             = 0x00U,  \/*!< DMA not yet initialized or disabled    *\/$/;"	e	enum:__anon8cd035e50203
HAL_DMA_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_STATE_TIMEOUT           = 0x03U,  \/*!< DMA timeout state                      *\/$/;"	e	enum:__anon8cd035e50203
HAL_DMA_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddres/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAdd/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^} HAL_DMA_StateTypeDef;$/;"	t	typeref:enum:__anon8cd035e50203
HAL_DMA_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_dma.c	/^HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_DMA_XFER_ABORT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_XFER_ABORT_CB_ID         = 0x03U,  \/*!< Abort            *\/$/;"	e	enum:__anon8cd035e50403
HAL_DMA_XFER_ALL_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_XFER_ALL_CB_ID           = 0x04U   \/*!< All              *\/$/;"	e	enum:__anon8cd035e50403
HAL_DMA_XFER_CPLT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_XFER_CPLT_CB_ID          = 0x00U,  \/*!< Full transfer    *\/$/;"	e	enum:__anon8cd035e50403
HAL_DMA_XFER_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_XFER_ERROR_CB_ID         = 0x02U,  \/*!< Error            *\/$/;"	e	enum:__anon8cd035e50403
HAL_DMA_XFER_HALFCPLT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_DMA_XFER_HALFCPLT_CB_ID      = 0x01U,  \/*!< Half transfer    *\/$/;"	e	enum:__anon8cd035e50403
HAL_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_StatusTypeDef HAL_DeInit(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_Delay	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_Delay(uint32_t Delay)$/;"	f	typeref:typename:__weak void
HAL_DisableDBGSleepMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DisableDBGSleepMode /;"	d
HAL_DisableDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DisableDBGStandbyMode /;"	d
HAL_DisableDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DisableDBGStopMode /;"	d
HAL_DisableSRDomainDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DisableSRDomainDBGStandbyMode /;"	d
HAL_DisableSRDomainDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_DisableSRDomainDBGStopMode /;"	d
HAL_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_ERROR    = 0x01U,$/;"	e	enum:__anon8ccbe8220103
HAL_EXTI_COMMON_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  HAL_EXTI_COMMON_CB_ID          = 0x00U,$/;"	e	enum:__anon29fe87cd0103
HAL_EXTI_ClearConfigLine	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_EXTI_ClearPending	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)$/;"	f	typeref:typename:void
HAL_EXTI_FALLING_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  HAL_EXTI_FALLING_CB_ID         = 0x02U,$/;"	e	enum:__anon29fe87cd0103
HAL_EXTI_GenerateSWI	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)$/;"	f	typeref:typename:void
HAL_EXTI_GetConfigLine	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiCon/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_EXTI_GetHandle	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_EXTI_GetPending	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)$/;"	f	typeref:typename:uint32_t
HAL_EXTI_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)$/;"	f	typeref:typename:void
HAL_EXTI_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_EXTI_MODULE_ENABLED$/;"	d
HAL_EXTI_RISING_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  HAL_EXTI_RISING_CB_ID          = 0x01U,$/;"	e	enum:__anon29fe87cd0103
HAL_EXTI_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_EXTI_SetConfigLine	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_exti.c	/^HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiCon/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_EnableDBGSleepMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_EnableDBGSleepMode /;"	d
HAL_EnableDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_EnableDBGStandbyMode /;"	d
HAL_EnableDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_EnableDBGStopMode /;"	d
HAL_EnableSRDomainDBGStandbyMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_EnableSRDomainDBGStandbyMode /;"	d
HAL_EnableSRDomainDBGStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_EnableSRDomainDBGStopMode /;"	d
HAL_FLASHEx_DisableDebugger	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void HAL_FLASHEx_DisableDebugger(void)$/;"	f	typeref:typename:void
HAL_FLASHEx_EnableDebugger	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void HAL_FLASHEx_EnableDebugger(void)$/;"	f	typeref:typename:void
HAL_FLASHEx_EnableSecMemProtection	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void HAL_FLASHEx_EnableSecMemProtection(uint32_t Banks)$/;"	f	typeref:typename:void
HAL_FLASHEx_Erase	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASHEx_Erase_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASHEx_FlashEmptyCheck	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^uint32_t HAL_FLASHEx_FlashEmptyCheck(void)$/;"	f	typeref:typename:uint32_t
HAL_FLASHEx_ForceFlashEmpty	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty)$/;"	f	typeref:typename:void
HAL_FLASHEx_OBGetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)$/;"	f	typeref:typename:void
HAL_FLASHEx_OBProgram	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash_ex.c	/^HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_ERROR_ECCD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_ECCD /;"	d
HAL_FLASH_ERROR_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_FAST /;"	d
HAL_FLASH_ERROR_MIS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_MIS /;"	d
HAL_FLASH_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_NONE /;"	d
HAL_FLASH_ERROR_OP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_OP /;"	d
HAL_FLASH_ERROR_OPTV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_OPTV /;"	d
HAL_FLASH_ERROR_PGA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PGA /;"	d
HAL_FLASH_ERROR_PGS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PGS /;"	d
HAL_FLASH_ERROR_PROG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_PROG /;"	d
HAL_FLASH_ERROR_RD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_RD /;"	d
HAL_FLASH_ERROR_SIZ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_SIZ /;"	d
HAL_FLASH_ERROR_WRP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define HAL_FLASH_ERROR_WRP /;"	d
HAL_FLASH_EndOfOperationCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)$/;"	f	typeref:typename:__weak void
HAL_FLASH_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^uint32_t HAL_FLASH_GetError(void)$/;"	f	typeref:typename:uint32_t
HAL_FLASH_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^void HAL_FLASH_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_FLASH_Lock	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Lock(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_FLASH_MODULE_ENABLED$/;"	d
HAL_FLASH_OB_Launch	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_OB_Lock	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_OB_Unlock	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_OperationErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)$/;"	f	typeref:typename:__weak void
HAL_FLASH_Program	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_Program_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FLASH_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FLASH_TIMEOUT_VALUE /;"	d
HAL_FLASH_Unlock	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^HAL_StatusTypeDef HAL_FLASH_Unlock(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_FMPI2CEx_AnalogFilter_Config	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2CEx_AnalogFilter_Config /;"	d
HAL_FMPI2CEx_DigitalFilter_Config	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2CEx_DigitalFilter_Config /;"	d
HAL_FMPI2C_Master_Sequential_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Master_Sequential_Receive_DMA /;"	d
HAL_FMPI2C_Master_Sequential_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Master_Sequential_Receive_IT /;"	d
HAL_FMPI2C_Master_Sequential_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Master_Sequential_Transmit_DMA /;"	d
HAL_FMPI2C_Master_Sequential_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Master_Sequential_Transmit_IT /;"	d
HAL_FMPI2C_Slave_Sequential_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Slave_Sequential_Receive_DMA /;"	d
HAL_FMPI2C_Slave_Sequential_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Slave_Sequential_Receive_IT /;"	d
HAL_FMPI2C_Slave_Sequential_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA /;"	d
HAL_FMPI2C_Slave_Sequential_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_FMPI2C_Slave_Sequential_Transmit_IT /;"	d
HAL_GPIO_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)$/;"	f	typeref:typename:void
HAL_GPIO_EXTI_Falling_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)$/;"	f	typeref:typename:__weak void
HAL_GPIO_EXTI_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
HAL_GPIO_EXTI_Rising_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)$/;"	f	typeref:typename:__weak void
HAL_GPIO_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)$/;"	f	typeref:typename:void
HAL_GPIO_LockPin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_GPIO_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_GPIO_MODULE_ENABLED$/;"	d
HAL_GPIO_ReadPin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:GPIO_PinState
HAL_GPIO_TogglePin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)$/;"	f	typeref:typename:void
HAL_GPIO_WritePin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)$/;"	f	typeref:typename:void
HAL_GetDEVID	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetDEVID(void)$/;"	f	typeref:typename:uint32_t
HAL_GetHalVersion	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetHalVersion(void)$/;"	f	typeref:typename:uint32_t
HAL_GetREVID	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetREVID(void)$/;"	f	typeref:typename:uint32_t
HAL_GetTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak uint32_t HAL_GetTick(void)$/;"	f	typeref:typename:__weak uint32_t
HAL_GetTickFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_TickFreqTypeDef HAL_GetTickFreq(void)$/;"	f	typeref:typename:HAL_TickFreqTypeDef
HAL_GetTickPrio	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetTickPrio(void)$/;"	f	typeref:typename:uint32_t
HAL_GetUIDw0	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetUIDw0(void)$/;"	f	typeref:typename:uint32_t
HAL_GetUIDw1	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetUIDw1(void)$/;"	f	typeref:typename:uint32_t
HAL_GetUIDw2	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t HAL_GetUIDw2(void)$/;"	f	typeref:typename:uint32_t
HAL_HASHEx_SHA224_Accumulate	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA224_Accumulate /;"	d
HAL_HASHEx_SHA224_Accumulate_End	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA224_Accumulate_End /;"	d
HAL_HASHEx_SHA224_Accumulate_End_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA224_Accumulate_End_IT /;"	d
HAL_HASHEx_SHA224_Accumulate_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA224_Accumulate_IT /;"	d
HAL_HASHEx_SHA256_Accumulate	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA256_Accumulate /;"	d
HAL_HASHEx_SHA256_Accumulate_End	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA256_Accumulate_End /;"	d
HAL_HASHEx_SHA256_Accumulate_End_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA256_Accumulate_End_IT /;"	d
HAL_HASHEx_SHA256_Accumulate_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHEx_SHA256_Accumulate_IT /;"	d
HAL_HASHPhaseTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASHPhaseTypeDef /;"	d
HAL_HASH_MD5_Accumulate	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_MD5_Accumulate /;"	d
HAL_HASH_MD5_Accumulate_End	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_MD5_Accumulate_End /;"	d
HAL_HASH_MD5_Accumulate_End_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_MD5_Accumulate_End_IT /;"	d
HAL_HASH_MD5_Accumulate_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_MD5_Accumulate_IT /;"	d
HAL_HASH_SHA1_Accumulate	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_SHA1_Accumulate /;"	d
HAL_HASH_SHA1_Accumulate_End	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_SHA1_Accumulate_End /;"	d
HAL_HASH_SHA1_Accumulate_End_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_SHA1_Accumulate_End_IT /;"	d
HAL_HASH_SHA1_Accumulate_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_SHA1_Accumulate_IT /;"	d
HAL_HASH_STATETypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HASH_STATETypeDef /;"	d
HAL_HMAC_MD5_Finish	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HMAC_MD5_Finish /;"	d
HAL_HMAC_SHA1_Finish	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA1_Finish /;"	d
HAL_HMAC_SHA224_Finish	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA224_Finish /;"	d
HAL_HMAC_SHA256_Finish	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HMAC_SHA256_Finish /;"	d
HAL_HRTIM_ExternalEventCounterConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_ExternalEventCounterConfig /;"	d
HAL_HRTIM_ExternalEventCounterDisable	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_ExternalEventCounterDisable /;"	d
HAL_HRTIM_ExternalEventCounterEnable	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_ExternalEventCounterEnable /;"	d
HAL_HRTIM_ExternalEventCounterReset	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_ExternalEventCounterReset /;"	d
HAL_HRTIM_WaveformCounterStart	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStart /;"	d
HAL_HRTIM_WaveformCounterStart_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStart_DMA /;"	d
HAL_HRTIM_WaveformCounterStart_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStart_IT /;"	d
HAL_HRTIM_WaveformCounterStop	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStop /;"	d
HAL_HRTIM_WaveformCounterStop_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStop_DMA /;"	d
HAL_HRTIM_WaveformCounterStop_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_HRTIM_WaveformCounterStop_IT /;"	d
HAL_HalfDuplex_EnableReceiver	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_HalfDuplex_EnableTransmitter	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_HalfDuplex_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2CEx_AnalogFilter_Config	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2CEx_AnalogFilter_Config /;"	d
HAL_I2CEx_ConfigAnalogFilter	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2CEx_ConfigDigitalFilter	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2CEx_DigitalFilter_Config	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2CEx_DigitalFilter_Config /;"	d
HAL_I2CEx_DisableFastModePlus	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f	typeref:typename:void
HAL_I2CEx_DisableWakeUp	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2CEx_EnableFastModePlus	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f	typeref:typename:void
HAL_I2CEx_EnableWakeUp	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c_ex.c	/^HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2CFastModePlusConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2CFastModePlusConfig(/;"	d
HAL_I2C_ABORT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_ABORT_CB_ID                   = 0x08U,    \/*!< I2C Abort callback ID                 /;"	e	enum:__anon8d0a5e910403
HAL_I2C_AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_AddrCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t Ad/;"	f	typeref:typename:__weak void
HAL_I2C_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^} HAL_I2C_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon8d0a5e910403
HAL_I2C_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_DisableListen_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_ERROR_AF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_AF /;"	d
HAL_I2C_ERROR_ARLO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_ARLO /;"	d
HAL_I2C_ERROR_BERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_BERR /;"	d
HAL_I2C_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_ERROR_CB_ID                   = 0x07U,    \/*!< I2C Error callback ID                 /;"	e	enum:__anon8d0a5e910403
HAL_I2C_ERROR_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_DMA /;"	d
HAL_I2C_ERROR_DMA_PARAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_DMA_PARAM /;"	d
HAL_I2C_ERROR_INVALID_CALLBACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_INVALID_CALLBACK /;"	d
HAL_I2C_ERROR_INVALID_PARAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_INVALID_PARAM /;"	d
HAL_I2C_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_NONE /;"	d
HAL_I2C_ERROR_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_OVR /;"	d
HAL_I2C_ERROR_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_SIZE /;"	d
HAL_I2C_ERROR_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define HAL_I2C_ERROR_TIMEOUT /;"	d
HAL_I2C_ER_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void
HAL_I2C_EV_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void
HAL_I2C_EnableListen_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:uint32_t
HAL_I2C_GetMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_I2C_ModeTypeDef
HAL_I2C_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_I2C_StateTypeDef
HAL_I2C_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_IsDeviceReady	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t T/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_LISTEN_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_LISTEN_COMPLETE_CB_ID         = 0x04U,    \/*!< I2C Listen Complete callback ID       /;"	e	enum:__anon8d0a5e910403
HAL_I2C_ListenCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_MASTER_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MASTER_RX_COMPLETE_CB_ID      = 0x01U,    \/*!< I2C Master Rx Transfer completed callb/;"	e	enum:__anon8d0a5e910403
HAL_I2C_MASTER_TX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MASTER_TX_COMPLETE_CB_ID      = 0x00U,    \/*!< I2C Master Tx Transfer completed callb/;"	e	enum:__anon8d0a5e910403
HAL_I2C_MEM_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MEM_RX_COMPLETE_CB_ID         = 0x06U,    \/*!< I2C Memory Rx Transfer completed callb/;"	e	enum:__anon8d0a5e910403
HAL_I2C_MEM_TX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MEM_TX_COMPLETE_CB_ID         = 0x05U,    \/*!< I2C Memory Tx Transfer callback ID    /;"	e	enum:__anon8d0a5e910403
HAL_I2C_MODE_MASTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MODE_MASTER             = 0x10U,   \/*!< I2C communication is in Master Mode       *\/$/;"	e	enum:__anon8d0a5e910303
HAL_I2C_MODE_MEM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MODE_MEM                = 0x40U    \/*!< I2C communication is in Memory Mode       *\/$/;"	e	enum:__anon8d0a5e910303
HAL_I2C_MODE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MODE_NONE               = 0x00U,   \/*!< No I2C communication on going             *\/$/;"	e	enum:__anon8d0a5e910303
HAL_I2C_MODE_SLAVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MODE_SLAVE              = 0x20U,   \/*!< I2C communication is in Slave Mode        *\/$/;"	e	enum:__anon8d0a5e910303
HAL_I2C_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_I2C_MODULE_ENABLED$/;"	d
HAL_I2C_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MSPDEINIT_CB_ID               = 0x0AU     \/*!< I2C Msp DeInit callback ID            /;"	e	enum:__anon8d0a5e910403
HAL_I2C_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_MSPINIT_CB_ID                 = 0x09U,    \/*!< I2C Msp Init callback ID              /;"	e	enum:__anon8d0a5e910403
HAL_I2C_MasterRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_MasterTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_Master_Abort_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Receive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t */;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Seq_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, u/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Seq_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, ui/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Seq_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Seq_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, u/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Sequential_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Master_Sequential_Receive_DMA /;"	d
HAL_I2C_Master_Sequential_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Master_Sequential_Receive_IT /;"	d
HAL_I2C_Master_Sequential_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Master_Sequential_Transmit_DMA /;"	d
HAL_I2C_Master_Sequential_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Master_Sequential_Transmit_IT /;"	d
HAL_I2C_Master_Transmit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Master_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_MemRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_MemTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_Mem_Read	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAdd/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Mem_Read_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t Me/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Mem_Read_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t Mem/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Mem_Write	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAd/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Mem_Write_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t M/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Mem_Write_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t Me/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_ModeTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^} HAL_I2C_ModeTypeDef;$/;"	t	typeref:enum:__anon8d0a5e910303
HAL_I2C_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)$/;"	f	typeref:typename:void
HAL_I2C_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)$/;"	f	typeref:typename:void
HAL_I2C_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_RegisterAddrCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_SLAVE_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_SLAVE_RX_COMPLETE_CB_ID       = 0x03U,    \/*!< I2C Slave Rx Transfer completed callba/;"	e	enum:__anon8d0a5e910403
HAL_I2C_SLAVE_TX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_SLAVE_TX_COMPLETE_CB_ID       = 0x02U,    \/*!< I2C Slave Tx Transfer completed callba/;"	e	enum:__anon8d0a5e910403
HAL_I2C_STATE_ABORT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_ABORT             = 0x60U,   \/*!< Abort user request ongoing                *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY              = 0x24U,   \/*!< An internal process is ongoing            *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_RX           = 0x22U,   \/*!< Data Reception process is ongoing         *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_BUSY_RX_LISTEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_RX_LISTEN    = 0x2AU,   \/*!< Address Listen Mode and Data Reception$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_TX           = 0x21U,   \/*!< Data Transmission process is ongoing      *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_BUSY_TX_LISTEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_BUSY_TX_LISTEN    = 0x29U,   \/*!< Address Listen Mode and Data Transmission$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_ERROR             = 0xE0U    \/*!< Error                                     *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_LISTEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_LISTEN            = 0x28U,   \/*!< Address Listen Mode is ongoing            *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_MASTER_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_MASTER_BUSY_RX /;"	d
HAL_I2C_STATE_MASTER_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_MASTER_BUSY_TX /;"	d
HAL_I2C_STATE_MEM_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_MEM_BUSY_RX /;"	d
HAL_I2C_STATE_MEM_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_MEM_BUSY_TX /;"	d
HAL_I2C_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_READY             = 0x20U,   \/*!< Peripheral Initialized and ready for use  *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_RESET             = 0x00U,   \/*!< Peripheral is not yet Initialized         *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_STATE_SLAVE_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_SLAVE_BUSY_RX /;"	d
HAL_I2C_STATE_SLAVE_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_STATE_SLAVE_BUSY_TX /;"	d
HAL_I2C_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_I2C_STATE_TIMEOUT           = 0xA0U,   \/*!< Timeout state                             *\/$/;"	e	enum:__anon8d0a5e910203
HAL_I2C_SlaveRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_SlaveTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:__weak void
HAL_I2C_Slave_Receive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Si/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Siz/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Seq_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Seq_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Seq_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Seq_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Sequential_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Slave_Sequential_Receive_DMA /;"	d
HAL_I2C_Slave_Sequential_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Slave_Sequential_Receive_IT /;"	d
HAL_I2C_Slave_Sequential_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Slave_Sequential_Transmit_DMA /;"	d
HAL_I2C_Slave_Sequential_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_I2C_Slave_Sequential_Transmit_IT /;"	d
HAL_I2C_Slave_Transmit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t S/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_Slave_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Si/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^} HAL_I2C_StateTypeDef;$/;"	t	typeref:enum:__anon8d0a5e910203
HAL_I2C_UnRegisterAddrCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_I2C_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_IS_BIT_CLR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define HAL_IS_BIT_CLR(/;"	d
HAL_IS_BIT_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define HAL_IS_BIT_SET(/;"	d
HAL_ITLINE_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_ADC /;"	d
HAL_ITLINE_AES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_AES /;"	d
HAL_ITLINE_CEC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_CEC /;"	d
HAL_ITLINE_CLK_CTRL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_CLK_CTRL /;"	d
HAL_ITLINE_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_COMP1 /;"	d
HAL_ITLINE_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_COMP2 /;"	d
HAL_ITLINE_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_COMP3 /;"	d
HAL_ITLINE_CRS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_CRS /;"	d
HAL_ITLINE_DAC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DAC /;"	d
HAL_ITLINE_DMA1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH1 /;"	d
HAL_ITLINE_DMA1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH2 /;"	d
HAL_ITLINE_DMA1_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH3 /;"	d
HAL_ITLINE_DMA1_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH4 /;"	d
HAL_ITLINE_DMA1_CH5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH5 /;"	d
HAL_ITLINE_DMA1_CH6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH6 /;"	d
HAL_ITLINE_DMA1_CH7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA1_CH7 /;"	d
HAL_ITLINE_DMA2_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA2_CH1 /;"	d
HAL_ITLINE_DMA2_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA2_CH2 /;"	d
HAL_ITLINE_DMA2_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA2_CH3 /;"	d
HAL_ITLINE_DMA2_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA2_CH4 /;"	d
HAL_ITLINE_DMA2_CH5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMA2_CH5 /;"	d
HAL_ITLINE_DMAMUX1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_DMAMUX1 /;"	d
HAL_ITLINE_EXTI0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI0 /;"	d
HAL_ITLINE_EXTI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI1 /;"	d
HAL_ITLINE_EXTI10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI10 /;"	d
HAL_ITLINE_EXTI11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI11 /;"	d
HAL_ITLINE_EXTI12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI12 /;"	d
HAL_ITLINE_EXTI13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI13 /;"	d
HAL_ITLINE_EXTI14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI14 /;"	d
HAL_ITLINE_EXTI15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI15 /;"	d
HAL_ITLINE_EXTI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI2 /;"	d
HAL_ITLINE_EXTI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI3 /;"	d
HAL_ITLINE_EXTI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI4 /;"	d
HAL_ITLINE_EXTI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI5 /;"	d
HAL_ITLINE_EXTI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI6 /;"	d
HAL_ITLINE_EXTI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI7 /;"	d
HAL_ITLINE_EXTI8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI8 /;"	d
HAL_ITLINE_EXTI9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_EXTI9 /;"	d
HAL_ITLINE_FDCAN1_IT0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FDCAN1_IT0 /;"	d
HAL_ITLINE_FDCAN1_IT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FDCAN1_IT1 /;"	d
HAL_ITLINE_FDCAN2_IT0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FDCAN2_IT0 /;"	d
HAL_ITLINE_FDCAN2_IT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FDCAN2_IT1 /;"	d
HAL_ITLINE_FLASH_ECC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FLASH_ECC /;"	d
HAL_ITLINE_FLASH_ITF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_FLASH_ITF /;"	d
HAL_ITLINE_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_I2C1 /;"	d
HAL_ITLINE_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_I2C2 /;"	d
HAL_ITLINE_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_I2C3 /;"	d
HAL_ITLINE_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_LPTIM1 /;"	d
HAL_ITLINE_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_LPTIM2 /;"	d
HAL_ITLINE_LPUART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_LPUART1 /;"	d
HAL_ITLINE_LPUART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_LPUART2 /;"	d
HAL_ITLINE_PVDOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_PVDOUT /;"	d
HAL_ITLINE_PVMOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_PVMOUT /;"	d
HAL_ITLINE_RNG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_RNG /;"	d
HAL_ITLINE_RTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_RTC /;"	d
HAL_ITLINE_SPI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_SPI1 /;"	d
HAL_ITLINE_SPI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_SPI2 /;"	d
HAL_ITLINE_SPI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_SPI3 /;"	d
HAL_ITLINE_TAMPER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TAMPER /;"	d
HAL_ITLINE_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM14 /;"	d
HAL_ITLINE_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM15 /;"	d
HAL_ITLINE_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM16 /;"	d
HAL_ITLINE_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM17 /;"	d
HAL_ITLINE_TIM1_BRK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM1_BRK /;"	d
HAL_ITLINE_TIM1_CC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM1_CC /;"	d
HAL_ITLINE_TIM1_CCU	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM1_CCU /;"	d
HAL_ITLINE_TIM1_TRG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM1_TRG /;"	d
HAL_ITLINE_TIM1_UPD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM1_UPD /;"	d
HAL_ITLINE_TIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM2 /;"	d
HAL_ITLINE_TIM3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM3 /;"	d
HAL_ITLINE_TIM4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM4 /;"	d
HAL_ITLINE_TIM6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM6 /;"	d
HAL_ITLINE_TIM7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_TIM7 /;"	d
HAL_ITLINE_UCPD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_UCPD1 /;"	d
HAL_ITLINE_UCPD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_UCPD2 /;"	d
HAL_ITLINE_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART1 /;"	d
HAL_ITLINE_USART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART2 /;"	d
HAL_ITLINE_USART3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART3 /;"	d
HAL_ITLINE_USART4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART4 /;"	d
HAL_ITLINE_USART5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART5 /;"	d
HAL_ITLINE_USART6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USART6 /;"	d
HAL_ITLINE_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_USB /;"	d
HAL_ITLINE_WWDG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_ITLINE_WWDG /;"	d
HAL_IncTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_IncTick(void)$/;"	f	typeref:typename:__weak void
HAL_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_StatusTypeDef HAL_Init(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_InitTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)$/;"	f	typeref:typename:__weak HAL_StatusTypeDef
HAL_LIN_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_LIN_SendBreak	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_LOCKED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_LOCKED   = 0x01U$/;"	e	enum:__anon8ccbe8220203
HAL_LTDC_LineEvenCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_LTDC_LineEvenCallback /;"	d
HAL_LTDC_Relaod	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_LTDC_Relaod /;"	d
HAL_LTDC_StructInitFromAdaptedCommandConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_LTDC_StructInitFromAdaptedCommandConfig /;"	d
HAL_LTDC_StructInitFromVideoConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_LTDC_StructInitFromVideoConfig /;"	d
HAL_LockTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^} HAL_LockTypeDef;$/;"	t	typeref:enum:__anon8ccbe8220203
HAL_Lock_Cmd	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_Lock_Cmd(/;"	d
HAL_MAX_DELAY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define HAL_MAX_DELAY /;"	d
HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback /;"	d
HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback /;"	d
HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback /;"	d
HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback /;"	d
HAL_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_MODULE_ENABLED$/;"	d
HAL_MPU_ConfigRegion	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)$/;"	f	typeref:typename:void
HAL_MPU_Disable	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_MPU_Disable(void)$/;"	f	typeref:typename:void
HAL_MPU_Enable	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_MPU_Enable(uint32_t MPU_Control)$/;"	f	typeref:typename:void
HAL_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_MspDeInit(void)$/;"	f	typeref:typename:__weak void
HAL_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_MspInit(void)$/;"	f	typeref:typename:void
HAL_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_MspInit(void)$/;"	f	typeref:typename:__weak void
HAL_MultiProcessorEx_AddressLength_Set	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t Add/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_MultiProcessor_DisableMuteMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_MultiProcessor_EnableMuteMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_MultiProcessor_EnterMuteMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void
HAL_MultiProcessor_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t W/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_NAND_Read_Page	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_NAND_Read_Page /;"	d
HAL_NAND_Read_SpareArea	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_NAND_Read_SpareArea /;"	d
HAL_NAND_Write_Page	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_NAND_Write_Page /;"	d
HAL_NAND_Write_SpareArea	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_NAND_Write_SpareArea /;"	d
HAL_NVIC_ClearPendingIRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:void
HAL_NVIC_DisableIRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:void
HAL_NVIC_EnableIRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:void
HAL_NVIC_GetPendingIRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:uint32_t
HAL_NVIC_GetPriority	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:uint32_t
HAL_NVIC_SetPendingIRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:void
HAL_NVIC_SetPriority	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f	typeref:typename:void
HAL_NVIC_SystemReset	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_NVIC_SystemReset(void)$/;"	f	typeref:typename:void
HAL_OK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_OK       = 0x00U,$/;"	e	enum:__anon8ccbe8220103
HAL_OPAMP_MSP_DEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_OPAMP_MSP_DEINIT_CB_ID /;"	d
HAL_OPAMP_MSP_INIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_OPAMP_MSP_INIT_CB_ID /;"	d
HAL_PCD_ActiveRemoteWakeup	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PCD_ActiveRemoteWakeup /;"	d
HAL_PCD_DeActiveRemoteWakeup	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PCD_DeActiveRemoteWakeup /;"	d
HAL_PCD_SetRxFiFo	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PCD_SetRxFiFo /;"	d
HAL_PCD_SetTxFiFo	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PCD_SetTxFiFo /;"	d
HAL_PWREx_ActivateOverDrive	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWREx_ActivateOverDrive /;"	d
HAL_PWREx_ConfigPVD	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_ConfigPVM	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_ControlVoltageScaling	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_DeactivateOverDrive	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWREx_DeactivateOverDrive /;"	d
HAL_PWREx_DisableBatteryCharging	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableBatteryCharging(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisableFlashPowerDown	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode)$/;"	f	typeref:typename:void
HAL_PWREx_DisableGPIOPullDown	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_DisableGPIOPullUp	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_DisableInternalWakeUpLine	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableInternalWakeUpLine(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisableLowPowerRunMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_DisablePORMonitorSampling	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisablePORMonitorSampling(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisablePVD	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisablePVD(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisablePVMUSB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisablePVMUSB(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisablePullUpPullDownConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisablePullUpPullDownConfig(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisableSDADCAnalog	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWREx_DisableSDADCAnalog /;"	d
HAL_PWREx_DisableSRAMRetention	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableSRAMRetention(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisableVddIO2	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableVddIO2(void)$/;"	f	typeref:typename:void
HAL_PWREx_DisableVddUSB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_DisableVddUSB(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnableBatteryCharging	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)$/;"	f	typeref:typename:void
HAL_PWREx_EnableFlashPowerDown	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode)$/;"	f	typeref:typename:void
HAL_PWREx_EnableGPIOPullDown	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_EnableGPIOPullUp	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_PWREx_EnableInternalWakeUpLine	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableInternalWakeUpLine(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnableLowPowerRunMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableLowPowerRunMode(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnablePORMonitorSampling	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnablePORMonitorSampling(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnablePVD	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnablePVD(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnablePVMUSB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnablePVMUSB(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnablePullUpPullDownConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnablePullUpPullDownConfig(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnableSDADCAnalog	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWREx_EnableSDADCAnalog /;"	d
HAL_PWREx_EnableSRAMRetention	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableSRAMRetention(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnableVddIO2	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableVddIO2(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnableVddUSB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnableVddUSB(void)$/;"	f	typeref:typename:void
HAL_PWREx_EnterSHUTDOWNMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_EnterSHUTDOWNMode(void)$/;"	f	typeref:typename:void
HAL_PWREx_GetVoltageRange	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^uint32_t HAL_PWREx_GetVoltageRange(void)$/;"	f	typeref:typename:uint32_t
HAL_PWREx_PVD_Falling_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^__weak void HAL_PWREx_PVD_Falling_Callback(void)$/;"	f	typeref:typename:__weak void
HAL_PWREx_PVD_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_PVD_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_PWREx_PVD_PVM_Falling_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^__weak void HAL_PWREx_PVD_PVM_Falling_Callback(void)$/;"	f	typeref:typename:__weak void
HAL_PWREx_PVD_PVM_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^void HAL_PWREx_PVD_PVM_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_PWREx_PVD_PVM_Rising_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^__weak void HAL_PWREx_PVD_PVM_Rising_Callback(void)$/;"	f	typeref:typename:__weak void
HAL_PWREx_PVD_Rising_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^__weak void HAL_PWREx_PVD_Rising_Callback(void)$/;"	f	typeref:typename:__weak void
HAL_PWREx_PVMConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWREx_PVMConfig /;"	d
HAL_PWR_ConfigPVD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_ConfigPVD /;"	d
HAL_PWR_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_DeInit(void)$/;"	f	typeref:typename:void
HAL_PWR_DisableBkUpAccess	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_DisableBkUpAccess(void)$/;"	f	typeref:typename:void
HAL_PWR_DisableBkUpReg	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_DisableBkUpReg /;"	d
HAL_PWR_DisableFlashPowerDown	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_DisableFlashPowerDown /;"	d
HAL_PWR_DisablePVD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_DisablePVD /;"	d
HAL_PWR_DisableSEVOnPend	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_DisableSEVOnPend(void)$/;"	f	typeref:typename:void
HAL_PWR_DisableSleepOnExit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_DisableSleepOnExit(void)$/;"	f	typeref:typename:void
HAL_PWR_DisableVddio2Monitor	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_DisableVddio2Monitor /;"	d
HAL_PWR_DisableWakeUpPin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)$/;"	f	typeref:typename:void
HAL_PWR_EnableBkUpAccess	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnableBkUpAccess(void)$/;"	f	typeref:typename:void
HAL_PWR_EnableBkUpReg	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_EnableBkUpReg /;"	d
HAL_PWR_EnableFlashPowerDown	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_EnableFlashPowerDown /;"	d
HAL_PWR_EnablePVD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_EnablePVD /;"	d
HAL_PWR_EnableSEVOnPend	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnableSEVOnPend(void)$/;"	f	typeref:typename:void
HAL_PWR_EnableSleepOnExit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnableSleepOnExit(void)$/;"	f	typeref:typename:void
HAL_PWR_EnableVddio2Monitor	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_EnableVddio2Monitor /;"	d
HAL_PWR_EnableWakeUpPin	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)$/;"	f	typeref:typename:void
HAL_PWR_EnterSLEEPMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)$/;"	f	typeref:typename:void
HAL_PWR_EnterSTANDBYMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnterSTANDBYMode(void)$/;"	f	typeref:typename:void
HAL_PWR_EnterSTOPMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr.c	/^void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)$/;"	f	typeref:typename:void
HAL_PWR_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_PWR_MODULE_ENABLED$/;"	d
HAL_PWR_PVDConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_PVDConfig /;"	d
HAL_PWR_PVDLevelConfig	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_PVDLevelConfig /;"	d
HAL_PWR_PVD_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_PVD_IRQHandler /;"	d
HAL_PWR_PVD_PVM_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_PVD_PVM_IRQHandler /;"	d
HAL_PWR_Vddio2MonitorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_Vddio2MonitorCallback /;"	d
HAL_PWR_Vddio2Monitor_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_PWR_Vddio2Monitor_IRQHandler /;"	d
HAL_QPSI_TIMEOUT_DEFAULT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE /;"	d
HAL_RC48_EnableBuffer_Cmd	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_RC48_EnableBuffer_Cmd(/;"	d
HAL_RCCEx_CRSConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)$/;"	f	typeref:typename:void
HAL_RCCEx_CRSGetSynchronizationInfo	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)$/;"	f	typeref:typename:void
HAL_RCCEx_CRSSoftwareSynchronizationGenerate	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)$/;"	f	typeref:typename:void
HAL_RCCEx_CRSWaitSynchronization	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)$/;"	f	typeref:typename:uint32_t
HAL_RCCEx_CRS_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)$/;"	f	typeref:typename:__weak void
HAL_RCCEx_CRS_ExpectedSyncCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)$/;"	f	typeref:typename:__weak void
HAL_RCCEx_CRS_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_CRS_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_RCCEx_CRS_SyncOkCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^__weak void HAL_RCCEx_CRS_SyncOkCallback(void)$/;"	f	typeref:typename:__weak void
HAL_RCCEx_CRS_SyncWarnCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)$/;"	f	typeref:typename:__weak void
HAL_RCCEx_DisableLSCO	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_DisableLSCO(void)$/;"	f	typeref:typename:void
HAL_RCCEx_EnableLSCO	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)$/;"	f	typeref:typename:void
HAL_RCCEx_GetPeriphCLKConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)$/;"	f	typeref:typename:void
HAL_RCCEx_GetPeriphCLKFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)$/;"	f	typeref:typename:uint32_t
HAL_RCCEx_PeriphCLKConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_RCC_CCSCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_RCC_CCSCallback /;"	d
HAL_RCC_CSSCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^__weak void HAL_RCC_CSSCallback(void)$/;"	f	typeref:typename:__weak void
HAL_RCC_ClockConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_RCC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^HAL_StatusTypeDef HAL_RCC_DeInit(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_RCC_DisableLSECSS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_DisableLSECSS(void)$/;"	f	typeref:typename:void
HAL_RCC_EnableCSS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_EnableCSS(void)$/;"	f	typeref:typename:void
HAL_RCC_EnableLSECSS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_EnableLSECSS(void)$/;"	f	typeref:typename:void
HAL_RCC_GetClockConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)$/;"	f	typeref:typename:void
HAL_RCC_GetHCLKFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^uint32_t HAL_RCC_GetHCLKFreq(void)$/;"	f	typeref:typename:uint32_t
HAL_RCC_GetOscConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f	typeref:typename:void
HAL_RCC_GetPCLK1Freq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^uint32_t HAL_RCC_GetPCLK1Freq(void)$/;"	f	typeref:typename:uint32_t
HAL_RCC_GetSysClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^uint32_t HAL_RCC_GetSysClockFreq(void)$/;"	f	typeref:typename:uint32_t
HAL_RCC_LSECSSCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^__weak void HAL_RCC_LSECSSCallback(void)$/;"	f	typeref:typename:__weak void
HAL_RCC_MCOConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)$/;"	f	typeref:typename:void
HAL_RCC_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_RCC_MODULE_ENABLED$/;"	d
HAL_RCC_NMI_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^void HAL_RCC_NMI_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_RCC_OscConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_REMAPDMA_ADC_DMA_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_ADC_DMA_CH2 /;"	d
HAL_REMAPDMA_I2C1_DMA_CH76	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_I2C1_DMA_CH76 /;"	d
HAL_REMAPDMA_SPI2_DMA_CH67	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_SPI2_DMA_CH67 /;"	d
HAL_REMAPDMA_TIM16_DMA_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM16_DMA_CH4 /;"	d
HAL_REMAPDMA_TIM16_DMA_CH6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM16_DMA_CH6 /;"	d
HAL_REMAPDMA_TIM17_DMA_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM17_DMA_CH2 /;"	d
HAL_REMAPDMA_TIM17_DMA_CH7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM17_DMA_CH7 /;"	d
HAL_REMAPDMA_TIM1_DMA_CH6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM1_DMA_CH6 /;"	d
HAL_REMAPDMA_TIM2_DMA_CH7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM2_DMA_CH7 /;"	d
HAL_REMAPDMA_TIM3_DMA_CH6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_TIM3_DMA_CH6 /;"	d
HAL_REMAPDMA_USART1_RX_DMA_CH5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_USART1_RX_DMA_CH5 /;"	d
HAL_REMAPDMA_USART1_TX_DMA_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_USART1_TX_DMA_CH4 /;"	d
HAL_REMAPDMA_USART2_DMA_CH67	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_USART2_DMA_CH67 /;"	d
HAL_REMAPDMA_USART3_DMA_CH32	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_REMAPDMA_USART3_DMA_CH32 /;"	d
HAL_RNG_ReadyCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  HAL_RNG_ReadyCallback(/;"	d
HAL_RS485Ex_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t Assert/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_ResumeTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_ResumeTick(void)$/;"	f	typeref:typename:__weak void
HAL_SDEx_Read_DMADoubleBuffer0CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback /;"	d
HAL_SDEx_Read_DMADoubleBuffer1CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback /;"	d
HAL_SDEx_Write_DMADoubleBuffer0CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback /;"	d
HAL_SDEx_Write_DMADoubleBuffer1CpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback /;"	d
HAL_SD_CardCIDTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  HAL_SD_CardCIDTypedef /;"	d
HAL_SD_CardCSDTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  HAL_SD_CardCSDTypedef /;"	d
HAL_SD_CardStateTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  HAL_SD_CardStateTypedef /;"	d
HAL_SD_CardStatusTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  HAL_SD_CardStatusTypedef /;"	d
HAL_SD_DriveTransciver_1_8V_Callback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SD_DriveTransciver_1_8V_Callback /;"	d
HAL_SMBUS_STATE_SLAVE_LISTEN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SMBUS_STATE_SLAVE_LISTEN /;"	d
HAL_SMBUS_SlaveAddrCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SMBUS_SlaveAddrCallback /;"	d
HAL_SMBUS_SlaveListenCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SMBUS_SlaveListenCpltCallback /;"	d
HAL_SMBUS_Slave_Listen_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SMBUS_Slave_Listen_IT /;"	d
HAL_SPDIFRX_ReceiveControlFlow	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SPDIFRX_ReceiveControlFlow /;"	d
HAL_SPDIFRX_ReceiveControlFlow_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SPDIFRX_ReceiveControlFlow_DMA /;"	d
HAL_SPDIFRX_ReceiveControlFlow_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SPDIFRX_ReceiveControlFlow_IT /;"	d
HAL_SPIEx_FlushRxFifo	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c	/^HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_ABORT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_ABORT_CB_ID                   = 0x07U,    \/*!< SPI Abort callback ID                */;"	e	enum:__anon8de16c9f0303
HAL_SPI_Abort	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_Abort_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^} HAL_SPI_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon8de16c9f0303
HAL_SPI_DMAPause	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_DMAResume	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_DMAStop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_ERROR_ABORT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_ABORT /;"	d
HAL_SPI_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_ERROR_CB_ID                   = 0x06U,    \/*!< SPI Error callback ID                */;"	e	enum:__anon8de16c9f0303
HAL_SPI_ERROR_CRC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_CRC /;"	d
HAL_SPI_ERROR_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_DMA /;"	d
HAL_SPI_ERROR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_FLAG /;"	d
HAL_SPI_ERROR_FRE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_FRE /;"	d
HAL_SPI_ERROR_INVALID_CALLBACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_INVALID_CALLBACK /;"	d
HAL_SPI_ERROR_MODF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_MODF /;"	d
HAL_SPI_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_NONE /;"	d
HAL_SPI_ERROR_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define HAL_SPI_ERROR_OVR /;"	d
HAL_SPI_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_FlushRxFifo	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SPI_FlushRxFifo /;"	d
HAL_SPI_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:uint32_t
HAL_SPI_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_SPI_StateTypeDef
HAL_SPI_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void
HAL_SPI_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_SPI_MODULE_ENABLED$/;"	d
HAL_SPI_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_MSPDEINIT_CB_ID               = 0x09U     \/*!< SPI Msp DeInit callback ID           */;"	e	enum:__anon8de16c9f0303
HAL_SPI_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_MSPINIT_CB_ID                 = 0x08U,    \/*!< SPI Msp Init callback ID             */;"	e	enum:__anon8de16c9f0303
HAL_SPI_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)$/;"	f	typeref:typename:void
HAL_SPI_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)$/;"	f	typeref:typename:void
HAL_SPI_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_RX_COMPLETE_CB_ID             = 0x01U,    \/*!< SPI Rx Completed callback ID         */;"	e	enum:__anon8de16c9f0303
HAL_SPI_RX_HALF_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_RX_HALF_COMPLETE_CB_ID        = 0x04U,    \/*!< SPI Rx Half Completed callback ID    */;"	e	enum:__anon8de16c9f0303
HAL_SPI_Receive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_RxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_RxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_STATE_ABORT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_ABORT      = 0x07U     \/*!< SPI abort is ongoing                               /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY       = 0x02U,    \/*!< an internal process is ongoing                     /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_RX    = 0x04U,    \/*!< Data Reception process is ongoing                  /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_TX    = 0x03U,    \/*!< Data Transmission process is ongoing               /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_BUSY_TX_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_BUSY_TX_RX = 0x05U,    \/*!< Data Transmission and Reception process is ongoing /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_ERROR      = 0x06U,    \/*!< SPI error state                                    /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_READY      = 0x01U,    \/*!< Peripheral Initialized and ready for use           /;"	e	enum:__anon8de16c9f0203
HAL_SPI_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_STATE_RESET      = 0x00U,    \/*!< Peripheral not Initialized                         /;"	e	enum:__anon8de16c9f0203
HAL_SPI_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^} HAL_SPI_StateTypeDef;$/;"	t	typeref:enum:__anon8de16c9f0203
HAL_SPI_TX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_TX_COMPLETE_CB_ID             = 0x00U,    \/*!< SPI Tx Completed callback ID         */;"	e	enum:__anon8de16c9f0303
HAL_SPI_TX_HALF_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_TX_HALF_COMPLETE_CB_ID        = 0x03U,    \/*!< SPI Tx Half Completed callback ID    */;"	e	enum:__anon8de16c9f0303
HAL_SPI_TX_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_TX_RX_COMPLETE_CB_ID          = 0x02U,    \/*!< SPI TxRx Completed callback ID       */;"	e	enum:__anon8de16c9f0303
HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID     = 0x05U,    \/*!< SPI TxRx Half Completed callback ID  */;"	e	enum:__anon8de16c9f0303
HAL_SPI_Transmit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint3/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_TransmitReceive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pR/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_TransmitReceive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_TransmitReceive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SPI_TxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_TxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_TxRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_TxRxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:__weak void
HAL_SPI_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SYSCFG_DisableClampingDiode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_DisableClampingDiode(uint32_t PinConfig)$/;"	f	typeref:typename:void
HAL_SYSCFG_DisableIOAnalogSwitchBooster	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_DisableIOAnalogSwitchBooster /;"	d
HAL_SYSCFG_DisableIOAnalogSwitchBooster	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_DisableIOAnalogSwitchBooster(void)$/;"	f	typeref:typename:void
HAL_SYSCFG_DisableIOAnalogSwitchVDD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_DisableIOAnalogSwitchVDD /;"	d
HAL_SYSCFG_DisableRemap	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_DisableRemap(uint32_t PinRemap)$/;"	f	typeref:typename:void
HAL_SYSCFG_DisableVREFBUF	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_DisableVREFBUF(void)$/;"	f	typeref:typename:void
HAL_SYSCFG_EnableClampingDiode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_EnableClampingDiode(uint32_t PinConfig)$/;"	f	typeref:typename:void
HAL_SYSCFG_EnableIOAnalogSwitchBooster	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_EnableIOAnalogSwitchBooster /;"	d
HAL_SYSCFG_EnableIOAnalogSwitchBooster	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_EnableIOAnalogSwitchBooster(void)$/;"	f	typeref:typename:void
HAL_SYSCFG_EnableIOAnalogSwitchVDD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_EnableIOAnalogSwitchVDD /;"	d
HAL_SYSCFG_EnableRemap	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)$/;"	f	typeref:typename:void
HAL_SYSCFG_EnableVREFBUF	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_SYSCFG_FASTMODEPLUS_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C1 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C2 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C3 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PA10	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PA9	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PB6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PB7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PB8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 /;"	d
HAL_SYSCFG_FASTMODEPLUS_I2C_PB9	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 /;"	d
HAL_SYSCFG_IRDA_ENV_SEL_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_ENV_SEL_TIM16 /;"	d
HAL_SYSCFG_IRDA_ENV_SEL_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_ENV_SEL_USART1 /;"	d
HAL_SYSCFG_IRDA_ENV_SEL_USART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_ENV_SEL_USART2 /;"	d
HAL_SYSCFG_IRDA_ENV_SEL_USART4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_ENV_SEL_USART4 /;"	d
HAL_SYSCFG_IRDA_POLARITY_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_POLARITY_INVERTED /;"	d
HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_IRDA_POLARITY_NOT_INVERTED /;"	d
HAL_SYSCFG_ITLINE0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE0 /;"	d
HAL_SYSCFG_ITLINE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE1 /;"	d
HAL_SYSCFG_ITLINE10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE10 /;"	d
HAL_SYSCFG_ITLINE11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE11 /;"	d
HAL_SYSCFG_ITLINE12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE12 /;"	d
HAL_SYSCFG_ITLINE13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE13 /;"	d
HAL_SYSCFG_ITLINE14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE14 /;"	d
HAL_SYSCFG_ITLINE15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE15 /;"	d
HAL_SYSCFG_ITLINE16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE16 /;"	d
HAL_SYSCFG_ITLINE17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE17 /;"	d
HAL_SYSCFG_ITLINE18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE18 /;"	d
HAL_SYSCFG_ITLINE19	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE19 /;"	d
HAL_SYSCFG_ITLINE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE2 /;"	d
HAL_SYSCFG_ITLINE20	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE20 /;"	d
HAL_SYSCFG_ITLINE21	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE21 /;"	d
HAL_SYSCFG_ITLINE22	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE22 /;"	d
HAL_SYSCFG_ITLINE23	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE23 /;"	d
HAL_SYSCFG_ITLINE24	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE24 /;"	d
HAL_SYSCFG_ITLINE25	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE25 /;"	d
HAL_SYSCFG_ITLINE26	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE26 /;"	d
HAL_SYSCFG_ITLINE27	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE27 /;"	d
HAL_SYSCFG_ITLINE28	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE28 /;"	d
HAL_SYSCFG_ITLINE29	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE29 /;"	d
HAL_SYSCFG_ITLINE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE3 /;"	d
HAL_SYSCFG_ITLINE30	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE30 /;"	d
HAL_SYSCFG_ITLINE31	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE31 /;"	d
HAL_SYSCFG_ITLINE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE4 /;"	d
HAL_SYSCFG_ITLINE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE5 /;"	d
HAL_SYSCFG_ITLINE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE6 /;"	d
HAL_SYSCFG_ITLINE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE7 /;"	d
HAL_SYSCFG_ITLINE8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE8 /;"	d
HAL_SYSCFG_ITLINE9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define HAL_SYSCFG_ITLINE9 /;"	d
HAL_SYSCFG_StrobeDBattpinsConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)$/;"	f	typeref:typename:void
HAL_SYSCFG_VREFBUF_HighImpedanceConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)$/;"	f	typeref:typename:void
HAL_SYSCFG_VREFBUF_TrimmingConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)$/;"	f	typeref:typename:void
HAL_SYSCFG_VREFBUF_VoltageScalingConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)$/;"	f	typeref:typename:void
HAL_SYSTICK_CLKSourceConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)$/;"	f	typeref:typename:void
HAL_SYSTICK_Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^__weak void HAL_SYSTICK_Callback(void)$/;"	f	typeref:typename:__weak void
HAL_SYSTICK_Config	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)$/;"	f	typeref:typename:uint32_t
HAL_SYSTICK_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_cortex.c	/^void HAL_SYSTICK_IRQHandler(void)$/;"	f	typeref:typename:void
HAL_SetTickFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_StatusTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^} HAL_StatusTypeDef;$/;"	t	typeref:enum:__anon8ccbe8220103
HAL_SuspendTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__weak void HAL_SuspendTick(void)$/;"	f	typeref:typename:__weak void
HAL_TICK_FREQ_100HZ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^  HAL_TICK_FREQ_100HZ        = 10U,$/;"	e	enum:__anon8b331ed40103
HAL_TICK_FREQ_10HZ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^  HAL_TICK_FREQ_10HZ         = 100U,$/;"	e	enum:__anon8b331ed40103
HAL_TICK_FREQ_1KHZ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^  HAL_TICK_FREQ_1KHZ         = 1U,$/;"	e	enum:__anon8b331ed40103
HAL_TICK_FREQ_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^  HAL_TICK_FREQ_DEFAULT      = HAL_TICK_FREQ_1KHZ$/;"	e	enum:__anon8b331ed40103
HAL_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_TIMEOUT  = 0x03U$/;"	e	enum:__anon8ccbe8220103
HAL_TIMEx_Break2Callback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_BreakCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_CommutCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_CommutHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_CommutationCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIMEx_CommutationCallback /;"	d
HAL_TIMEx_ConfigBreakDeadTime	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ConfigBreakInput	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ConfigCommutEvent	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ConfigCommutEvent_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigge/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ConfigCommutEvent_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ConfigCommutationEvent	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIMEx_ConfigCommutationEvent /;"	d
HAL_TIMEx_ConfigCommutationEvent_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIMEx_ConfigCommutationEvent_DMA /;"	d
HAL_TIMEx_ConfigCommutationEvent_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIMEx_ConfigCommutationEvent_IT /;"	d
HAL_TIMEx_DMACommutationCplt	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIMEx_DMACommutationCplt /;"	d
HAL_TIMEx_DisarmBreakInput	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_GetChannelNState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim,  uint32_t Channe/;"	f	typeref:typename:HAL_TIM_ChannelStateTypeDef
HAL_TIMEx_GroupChannel5	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIMEx_HallSensor_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_HallSensor_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIMEx_HallSensor_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint1/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_HallSensor_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_MasterConfigSynchronization	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *p/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OCN_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OnePulseN_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OnePulseN_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OnePulseN_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_OnePulseN_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t */;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_PWMN_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_ReArmBreakInput	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_RemapConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIMEx_TISelection	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_ACTIVE_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,    \/*!< The active channel is 1     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,    \/*!< The active channel is 2     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,    \/*!< The active channel is 3     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,    \/*!< The active channel is 4     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_5        = 0x10U,    \/*!< The active channel is 5     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_6        = 0x20U,    \/*!< The active channel is 6     *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ACTIVE_CHANNEL_CLEARED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U     \/*!< All active channels cleared *\/$/;"	e	enum:__anon8defbf7d0e03
HAL_TIM_ActiveChannel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} HAL_TIM_ActiveChannel;$/;"	t	typeref:enum:__anon8defbf7d0e03
HAL_TIM_BASE_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_BASE_MSPDEINIT_CB_ID          = 0x01U   \/*!< TIM Base MspDeInit Callback ID        /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_BASE_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_BASE_MSPINIT_CB_ID              = 0x00U   \/*!< TIM Base MspInit Callback ID          /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_BREAK2_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_BREAK2_CB_ID                  = 0x1BU   \/*!< TIM Break2 Callback ID                /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_BREAK_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_BREAK_CB_ID                   = 0x1AU   \/*!< TIM Break Callback ID                 /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_Base_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_Base_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)$/;"	f	typeref:typename:void
HAL_TIM_Base_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_Base_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)$/;"	f	typeref:typename:void
HAL_TIM_Base_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_Base_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Leng/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Base_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_CHANNEL_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_CHANNEL_STATE_BUSY              = 0x02U,    \/*!< An internal process is ongoing on th/;"	e	enum:__anon8defbf7d0c03
HAL_TIM_CHANNEL_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_CHANNEL_STATE_READY             = 0x01U,    \/*!< TIM Channel ready for use           /;"	e	enum:__anon8defbf7d0c03
HAL_TIM_CHANNEL_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_CHANNEL_STATE_RESET             = 0x00U,    \/*!< TIM Channel initial state           /;"	e	enum:__anon8defbf7d0c03
HAL_TIM_COMMUTATION_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_COMMUTATION_CB_ID             = 0x18U   \/*!< TIM Commutation Callback ID           /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_COMMUTATION_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_COMMUTATION_HALF_CB_ID        = 0x19U   \/*!< TIM Commutation half complete Callback/;"	e	enum:__anon8defbf7d0f03
HAL_TIM_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} HAL_TIM_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon8defbf7d0f03
HAL_TIM_ChannelStateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} HAL_TIM_ChannelStateTypeDef;$/;"	t	typeref:enum:__anon8defbf7d0c03
HAL_TIM_ConfigClockSource	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sCl/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_ConfigOCrefClear	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_ConfigTI1Input	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurstState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_DMABurstStateTypeDef
HAL_TIM_DMABurstStateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} HAL_TIM_DMABurstStateTypeDef;$/;"	t	typeref:enum:__anon8defbf7d0d03
HAL_TIM_DMABurst_MultiReadStart	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAdd/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurst_MultiWriteStart	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAd/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurst_ReadStart	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurst_ReadStop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurst_WriteStart	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMABurst_WriteStop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_DMACaptureCplt	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIM_DMACaptureCplt /;"	d
HAL_TIM_DMADelayPulseCplt	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIM_DMADelayPulseCplt /;"	d
HAL_TIM_DMAError	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIM_DMAError /;"	d
HAL_TIM_ENCODER_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_ENCODER_MSPDEINIT_CB_ID       = 0x0BU   \/*!< TIM Encoder MspDeInit Callback ID     /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_ENCODER_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_ENCODER_MSPINIT_CB_ID         = 0x0AU   \/*!< TIM Encoder MspInit Callback ID       /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_ERROR_CB_ID                   = 0x17U   \/*!< TIM Error Callback ID                 /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_Encoder_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_Encoder_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfi/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_Encoder_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_Encoder_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_Encoder_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_GenerateEvent	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_GetActiveChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_ActiveChannel
HAL_TIM_GetChannelState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim,  uint32_t Channel)$/;"	f	typeref:typename:HAL_TIM_ChannelStateTypeDef
HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID   = 0x0DU   \/*!< TIM Hall Sensor MspDeInit Callback ID /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID     = 0x0CU   \/*!< TIM Hall Sensor MspDeInit Callback ID /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_IC_CAPTURE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_IC_CAPTURE_CB_ID              = 0x12U   \/*!< TIM Input Capture Callback ID         /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_IC_CAPTURE_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_IC_CAPTURE_HALF_CB_ID         = 0x13U   \/*!< TIM Input Capture half complete Callba/;"	e	enum:__anon8defbf7d0f03
HAL_TIM_IC_CaptureCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_IC_CaptureHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_IC_ConfigChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig,/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_IC_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_IC_MSPDEINIT_CB_ID            = 0x03U   \/*!< TIM IC MspDeInit Callback ID          /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_IC_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_IC_MSPINIT_CB_ID              = 0x02U   \/*!< TIM IC MspInit Callback ID            /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_IC_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_IC_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_IC_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pDat/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IC_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:void
HAL_TIM_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_TIM_MODULE_ENABLED$/;"	d
HAL_TIM_MspPostInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)$/;"	f	typeref:typename:void
HAL_TIM_OC_ConfigChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_DELAY_ELAPSED_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_OC_DELAY_ELAPSED_CB_ID        = 0x14U   \/*!< TIM Output Compare Delay Elapsed Callb/;"	e	enum:__anon8defbf7d0f03
HAL_TIM_OC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_DelayElapsedCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_OC_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_OC_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_OC_MSPDEINIT_CB_ID            = 0x05U   \/*!< TIM OC MspDeInit Callback ID          /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_OC_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_OC_MSPINIT_CB_ID              = 0x04U   \/*!< TIM OC MspInit Callback ID            /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_OC_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_OC_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_OC_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pDat/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OC_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID     = 0x09U   \/*!< TIM One Pulse MspDeInit Callback ID   /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_ONE_PULSE_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID       = 0x08U   \/*!< TIM One Pulse MspInit Callback ID     /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_OnePulse_ConfigChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitType/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_OnePulse_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_OnePulse_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_OnePulse_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_OnePulse_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PERIOD_ELAPSED_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PERIOD_ELAPSED_CB_ID          = 0x0EU   \/*!< TIM Period Elapsed Callback ID        /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID     = 0x0FU   \/*!< TIM Period Elapsed half complete Callb/;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PWM_ConfigChannel	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_TIM_StateTypeDef
HAL_TIM_PWM_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PWM_MSPDEINIT_CB_ID           = 0x07U   \/*!< TIM PWM MspDeInit Callback ID         /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PWM_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PWM_MSPINIT_CB_ID             = 0x06U   \/*!< TIM PWM MspInit Callback ID           /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PWM_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_PWM_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_PWM_PULSE_FINISHED_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PWM_PULSE_FINISHED_CB_ID      = 0x15U   \/*!< TIM PWM Pulse Finished Callback ID    /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U   \/*!< TIM PWM Pulse Finished half complete C/;"	e	enum:__anon8defbf7d0f03
HAL_TIM_PWM_PulseFinishedCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_PWM_PulseFinishedHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_PWM_Start	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_Start_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pDa/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_Start_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_Stop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_Stop_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PWM_Stop_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_PeriodElapsedCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_PeriodElapsedHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_ReadCapturedValue	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)$/;"	f	typeref:typename:uint32_t
HAL_TIM_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef Ca/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_STATE_BUSY              = 0x02U,    \/*!< An internal process is ongoing              /;"	e	enum:__anon8defbf7d0b03
HAL_TIM_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_STATE_ERROR             = 0x04U     \/*!< Reception process is ongoing                /;"	e	enum:__anon8defbf7d0b03
HAL_TIM_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_STATE_READY             = 0x01U,    \/*!< Peripheral Initialized and ready for use    /;"	e	enum:__anon8defbf7d0b03
HAL_TIM_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_STATE_RESET             = 0x00U,    \/*!< Peripheral not yet initialized or disabled  /;"	e	enum:__anon8defbf7d0b03
HAL_TIM_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_TIM_STATE_TIMEOUT           = 0x03U,    \/*!< Timeout state                               /;"	e	enum:__anon8defbf7d0b03
HAL_TIM_SlaveConfigSynchro	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sS/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_SlaveConfigSynchro_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TIM_SlaveConfigSynchronization	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIM_SlaveConfigSynchronization /;"	d
HAL_TIM_SlaveConfigSynchronization_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_TIM_SlaveConfigSynchronization_IT /;"	d
HAL_TIM_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} HAL_TIM_StateTypeDef;$/;"	t	typeref:enum:__anon8defbf7d0b03
HAL_TIM_TRIGGER_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_TRIGGER_CB_ID                 = 0x10U   \/*!< TIM Trigger Callback ID               /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_TRIGGER_HALF_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  , HAL_TIM_TRIGGER_HALF_CB_ID            = 0x11U   \/*!< TIM Trigger half complete Callback ID /;"	e	enum:__anon8defbf7d0f03
HAL_TIM_TriggerCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_TriggerHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:__weak void
HAL_TIM_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef /;"	f	typeref:typename:HAL_StatusTypeDef
HAL_TickFreqTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^} HAL_TickFreqTypeDef;$/;"	t	typeref:enum:__anon8b331ed40103
HAL_UARTEx_DisableFifoMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_DisableStopMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_EnableFifoMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_EnableStopMode	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_ReceiveToIdle	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t S/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_ReceiveToIdle_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_ReceiveToIdle_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_RxEventCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)$/;"	f	typeref:typename:__weak void
HAL_UARTEx_RxFifoFullCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UARTEx_SetRxFifoThreshold	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_SetTxFifoThreshold	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_StopModeWakeUpSourceConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTy/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UARTEx_TxFifoEmptyCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UARTEx_WakeupCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_ABORT_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_ABORT_COMPLETE_CB_ID          = 0x05U,    \/*!< UART Abort Complete Callback ID      /;"	e	enum:__anon4daff44f0403
HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID  = 0x07U,    \/*!< UART Abort Receive Complete Callback /;"	e	enum:__anon4daff44f0403
HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U,    \/*!< UART Abort Transmit Complete Callback/;"	e	enum:__anon4daff44f0403
HAL_UART_Abort	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_AbortCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_AbortReceive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_AbortReceiveCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_AbortReceive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_AbortTransmit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_AbortTransmitCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_AbortTransmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_Abort_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_CallbackIDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^} HAL_UART_CallbackIDTypeDef;$/;"	t	typeref:enum:__anon4daff44f0403
HAL_UART_DMAPause	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_DMAResume	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_DMAStop	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_DisableReceiverTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_ERROR_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_ERROR_CB_ID                   = 0x04U,    \/*!< UART Error Callback ID               /;"	e	enum:__anon4daff44f0403
HAL_UART_ERROR_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_DMA /;"	d
HAL_UART_ERROR_FE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_FE /;"	d
HAL_UART_ERROR_INVALID_CALLBACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_INVALID_CALLBACK /;"	d
HAL_UART_ERROR_NE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_NE /;"	d
HAL_UART_ERROR_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_NONE /;"	d
HAL_UART_ERROR_ORE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_ORE /;"	d
HAL_UART_ERROR_PE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_PE /;"	d
HAL_UART_ERROR_RTO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_ERROR_RTO /;"	d
HAL_UART_EnableReceiverTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_ErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_GetError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:uint32_t
HAL_UART_GetState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_UART_StateTypeDef
HAL_UART_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void
HAL_UART_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_MODULE_ENABLED	Core/Inc/stm32g0xx_hal_conf.h	/^#define HAL_UART_MODULE_ENABLED$/;"	d
HAL_UART_MSPDEINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_MSPDEINIT_CB_ID               = 0x0CU     \/*!< UART MspDeInit callback ID           /;"	e	enum:__anon4daff44f0403
HAL_UART_MSPINIT_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_MSPINIT_CB_ID                 = 0x0BU,    \/*!< UART MspInit callback ID             /;"	e	enum:__anon4daff44f0403
HAL_UART_MspDeInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)$/;"	f	typeref:typename:void
HAL_UART_MspDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_MspInit	Core/Src/stm32g0xx_hal_msp.c	/^void HAL_UART_MspInit(UART_HandleTypeDef* huart)$/;"	f	typeref:typename:void
HAL_UART_MspInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_RECEPTION_STANDARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define HAL_UART_RECEPTION_STANDARD /;"	d
HAL_UART_RECEPTION_TOCHARMATCH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define HAL_UART_RECEPTION_TOCHARMATCH /;"	d
HAL_UART_RECEPTION_TOIDLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define HAL_UART_RECEPTION_TOIDLE /;"	d
HAL_UART_RECEPTION_TORTO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define HAL_UART_RECEPTION_TORTO /;"	d
HAL_UART_RX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_RX_COMPLETE_CB_ID             = 0x03U,    \/*!< UART Rx Complete Callback ID         /;"	e	enum:__anon4daff44f0403
HAL_UART_RX_FIFO_FULL_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_RX_FIFO_FULL_CB_ID            = 0x09U,    \/*!< UART Rx Fifo Full Callback ID        /;"	e	enum:__anon4daff44f0403
HAL_UART_RX_HALFCOMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_RX_HALFCOMPLETE_CB_ID         = 0x02U,    \/*!< UART Rx Half Complete Callback ID    /;"	e	enum:__anon4daff44f0403
HAL_UART_Receive	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uin/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_ReceiverTimeout_Config	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)$/;"	f	typeref:typename:void
HAL_UART_RegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDe/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_RegisterRxEventCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallb/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_RxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_RxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_RxTypeTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^typedef uint32_t HAL_UART_RxTypeTypeDef;$/;"	t	typeref:typename:uint32_t
HAL_UART_STATE_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_BUSY /;"	d
HAL_UART_STATE_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_BUSY_RX /;"	d
HAL_UART_STATE_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_BUSY_TX /;"	d
HAL_UART_STATE_BUSY_TX_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_BUSY_TX_RX /;"	d
HAL_UART_STATE_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_ERROR /;"	d
HAL_UART_STATE_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_READY /;"	d
HAL_UART_STATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_RESET /;"	d
HAL_UART_STATE_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define  HAL_UART_STATE_TIMEOUT /;"	d
HAL_UART_StateTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^typedef uint32_t HAL_UART_StateTypeDef;$/;"	t	typeref:typename:uint32_t
HAL_UART_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define HAL_UART_TIMEOUT_VALUE /;"	d
HAL_UART_TX_COMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_TX_COMPLETE_CB_ID             = 0x01U,    \/*!< UART Tx Complete Callback ID         /;"	e	enum:__anon4daff44f0403
HAL_UART_TX_FIFO_EMPTY_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_TX_FIFO_EMPTY_CB_ID           = 0x0AU,    \/*!< UART Tx Fifo Empty Callback ID       /;"	e	enum:__anon4daff44f0403
HAL_UART_TX_HALFCOMPLETE_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_TX_HALFCOMPLETE_CB_ID         = 0x00U,    \/*!< UART Tx Half Complete Callback ID    /;"	e	enum:__anon4daff44f0403
HAL_UART_Transmit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, ui/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_Transmit_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_Transmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_TxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_TxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:__weak void
HAL_UART_UnRegisterCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDType/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_UnRegisterRxEventCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
HAL_UART_WAKEUP_CB_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_UART_WAKEUP_CB_ID                  = 0x08U,    \/*!< UART Wakeup Callback ID              /;"	e	enum:__anon4daff44f0403
HAL_UART_WakeupCallback	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_UART_WakeupCallback /;"	d
HAL_UNLOCKED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^  HAL_UNLOCKED = 0x00U,$/;"	e	enum:__anon8ccbe8220203
HAL_VREFINT_OutputSelect	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HAL_VREFINT_OutputSelect /;"	d
HASH_AlgoMode_HASH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoMode_HASH /;"	d
HASH_AlgoMode_HMAC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoMode_HMAC /;"	d
HASH_AlgoSelection_MD5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_MD5 /;"	d
HASH_AlgoSelection_SHA1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA1 /;"	d
HASH_AlgoSelection_SHA224	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA224 /;"	d
HASH_AlgoSelection_SHA256	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_AlgoSelection_SHA256 /;"	d
HASH_HMACKeyType_LongKey	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_HMACKeyType_LongKey /;"	d
HASH_HMACKeyType_ShortKey	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HASH_HMACKeyType_ShortKey /;"	d
HCLK_Frequency	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^  uint32_t HCLK_Frequency;          \/*!< HCLK clock frequency *\/$/;"	m	struct:__anon997cedce0108	typeref:typename:uint32_t
HFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
HFSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register */;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
HOST_NAME	Core/Src/dhcp.c	/^uint8_t HOST_NAME[] = DCHP_HOST_NAME;  $/;"	v	typeref:typename:uint8_t[]
HRTIM_CALIBRATIONRATE_114	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_CALIBRATIONRATE_114 /;"	d
HRTIM_CALIBRATIONRATE_14	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_CALIBRATIONRATE_14 /;"	d
HRTIM_CALIBRATIONRATE_7300	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_CALIBRATIONRATE_7300 /;"	d
HRTIM_CALIBRATIONRATE_910	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_CALIBRATIONRATE_910 /;"	d
HRTIM_EVENTSRC_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_EVENTSRC_1 /;"	d
HRTIM_EVENTSRC_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_EVENTSRC_2 /;"	d
HRTIM_EVENTSRC_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_EVENTSRC_3 /;"	d
HRTIM_EVENTSRC_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_EVENTSRC_4 /;"	d
HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 /;"	d
HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 /;"	d
HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 /;"	d
HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 /;"	d
HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 /;"	d
HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 /;"	d
HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 /;"	d
HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 /;"	d
HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 /;"	d
HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 /;"	d
HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 /;"	d
HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 /;"	d
HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 /;"	d
HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMEV_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_1 /;"	d
HRTIM_OUTPUTRESET_TIMEV_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_2 /;"	d
HRTIM_OUTPUTRESET_TIMEV_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_3 /;"	d
HRTIM_OUTPUTRESET_TIMEV_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_4 /;"	d
HRTIM_OUTPUTRESET_TIMEV_5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_5 /;"	d
HRTIM_OUTPUTRESET_TIMEV_6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_6 /;"	d
HRTIM_OUTPUTRESET_TIMEV_7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_7 /;"	d
HRTIM_OUTPUTRESET_TIMEV_8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_8 /;"	d
HRTIM_OUTPUTRESET_TIMEV_9	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMEV_9 /;"	d
HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 /;"	d
HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 /;"	d
HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 /;"	d
HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 /;"	d
HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 /;"	d
HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 /;"	d
HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 /;"	d
HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 /;"	d
HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 /;"	d
HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 /;"	d
HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 /;"	d
HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 /;"	d
HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 /;"	d
HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 /;"	d
HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 /;"	d
HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 /;"	d
HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 /;"	d
HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 /;"	d
HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 /;"	d
HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 /;"	d
HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 /;"	d
HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 /;"	d
HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 /;"	d
HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 /;"	d
HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 /;"	d
HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 /;"	d
HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 /;"	d
HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 /;"	d
HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 /;"	d
HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 /;"	d
HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 /;"	d
HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 /;"	d
HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 /;"	d
HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 /;"	d
HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 /;"	d
HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 /;"	d
HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 /;"	d
HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 /;"	d
HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 /;"	d
HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 /;"	d
HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 /;"	d
HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 /;"	d
HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 /;"	d
HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 /;"	d
HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 /;"	d
HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 /;"	d
HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 /;"	d
HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 /;"	d
HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 /;"	d
HRTIM_OUTPUTSET_TIMEV_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_1 /;"	d
HRTIM_OUTPUTSET_TIMEV_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_2 /;"	d
HRTIM_OUTPUTSET_TIMEV_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_3 /;"	d
HRTIM_OUTPUTSET_TIMEV_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_4 /;"	d
HRTIM_OUTPUTSET_TIMEV_5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_5 /;"	d
HRTIM_OUTPUTSET_TIMEV_6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_6 /;"	d
HRTIM_OUTPUTSET_TIMEV_7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_7 /;"	d
HRTIM_OUTPUTSET_TIMEV_8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_8 /;"	d
HRTIM_OUTPUTSET_TIMEV_9	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMEV_9 /;"	d
HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 /;"	d
HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 /;"	d
HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 /;"	d
HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 /;"	d
HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 /;"	d
HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 /;"	d
HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 /;"	d
HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 /;"	d
HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 /;"	d
HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 /;"	d
HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 /;"	d
HRTIM_TIMDELAYEDPROTECTION_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMDELAYEDPROTECTION_DISABLED /;"	d
HRTIM_TIMEEVENTRESETMODE_CONDITIONAL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL /;"	d
HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL /;"	d
HRTIM_TIMEEVENT_A	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEEVENT_A /;"	d
HRTIM_TIMEEVENT_B	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEEVENT_B /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGCMP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGCMP1 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGCMP2 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGCMP3 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGCMP4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGCMP4 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR1 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR2 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR3 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR4 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR5 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR6 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR7	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR7 /;"	d
HRTIM_TIMEVENTFILTER_BLANKINGFLTR8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR8 /;"	d
HRTIM_TIMEVENTFILTER_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_NONE /;"	d
HRTIM_TIMEVENTFILTER_WINDOWINGCMP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP2 /;"	d
HRTIM_TIMEVENTFILTER_WINDOWINGCMP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP3 /;"	d
HRTIM_TIMEVENTFILTER_WINDOWINGTIM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HRTIM_TIMEVENTFILTER_WINDOWINGTIM /;"	d
HSEON_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HSEON_BITNUMBER /;"	d
HSEON_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HSEON_BitNumber /;"	d
HSEState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t HSEState;             \/*!< The new state of the HSE.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
HSE_STARTUP_TIMEOUT	Core/Inc/stm32g0xx_hal_conf.h	/^#define HSE_STARTUP_TIMEOUT /;"	d
HSE_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define HSE_TIMEOUT_VALUE /;"	d	file:
HSE_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define HSE_VALUE /;"	d
HSE_VALUE	Core/Src/system_stm32g0xx.c	/^#define HSE_VALUE /;"	d	file:
HSE_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define HSE_VALUE /;"	d
HSI48CalibrationValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t HSI48CalibrationValue; \/*!< Specifies a user-programmable trimming value to the HSI4/;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
HSI48CalibrationValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t HSI48CalibrationValue; \/*!< Specifies value loaded in HSI48 oscillator smooth trimmi/;"	m	struct:__anon2a524e270308	typeref:typename:uint32_t
HSI48State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t HSI48State;             \/*!< The new state of the HSI48 (only applicable to STM32G0C/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
HSI48_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define HSI48_TIMEOUT_VALUE /;"	d	file:
HSI48_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^  #define HSI48_VALUE /;"	d
HSI48_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define HSI48_VALUE /;"	d
HSICalibrationValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t HSICalibrationValue;  \/*!< The calibration trimming value (default is RCC_HSICALIBRA/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
HSIDiv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t HSIDiv;               \/*!< The division factor of the HSI16.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
HSION_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HSION_BITNUMBER /;"	d
HSION_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define HSION_BitNumber /;"	d
HSIState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t HSIState;             \/*!< The new state of the HSI.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
HSI_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define HSI_TIMEOUT_VALUE /;"	d	file:
HSI_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define HSI_VALUE /;"	d
HSI_VALUE	Core/Src/system_stm32g0xx.c	/^  #define HSI_VALUE /;"	d	file:
HSI_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define HSI_VALUE /;"	d
HTML_HEADER	Core/Inc/httpParser.h	/^#define HTML_HEADER /;"	d
HTTP_FAILED	Core/Inc/httpServer.h	/^#define HTTP_FAILED	/;"	d
HTTP_MAX_TIMEOUT_SEC	Core/Inc/httpServer.h	/^#define HTTP_MAX_TIMEOUT_SEC	/;"	d
HTTP_OK	Core/Inc/httpServer.h	/^#define HTTP_OK	/;"	d
HTTP_RESET	Core/Inc/httpServer.h	/^#define HTTP_RESET	/;"	d
HTTP_SERVER_PORT	Core/Inc/httpParser.h	/^#define HTTP_SERVER_PORT	/;"	d
HTTP_SOCKET	Core/Src/main.c	/^#define HTTP_SOCKET /;"	d	file:
HallSensor_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);      \/*!< TIM Hall S/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
HallSensor_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim);        \/*!< TIM Hall S/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
HardFault_Handler	Core/Src/stm32g0xx_it.c	/^void HardFault_Handler(void)$/;"	f	typeref:typename:void
HardFault_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  HardFault_IRQn              = -13,    \/*!< 3 Cortex-M Hard Fault Interrupt                   /;"	e	enum:__anon90f9dfd50103
HighThreshold	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t HighThreshold;     \/*!< Configure the ADC analog watchdog High threshold value.$/;"	m	struct:__anon8c95057b0408	typeref:typename:uint32_t
HwFlowCtl	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t HwFlowCtl;                 \/*!< Specifies whether the hardware flow control mode is /;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
I2C1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C1 /;"	d
I2C1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C1_BASE /;"	d
I2C1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  I2C1_IRQn                   = 23,     \/*!< I2C1 Interrupt  (combined with EXTI 23)           /;"	e	enum:__anon90f9dfd50103
I2C2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C2 /;"	d
I2C2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C2_BASE /;"	d
I2C2_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  I2C2_IRQn                   = 24,     \/*!< I2C2 Interrupt                                    /;"	e	enum:__anon90f9dfd50103
I2C_ADDRESSINGMODE_10BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_ADDRESSINGMODE_10BIT /;"	d
I2C_ADDRESSINGMODE_7BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_ADDRESSINGMODE_7BIT /;"	d
I2C_ANALOGFILTER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_ANALOGFILTER_DISABLE /;"	d
I2C_ANALOGFILTER_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_ANALOGFILTER_DISABLED /;"	d
I2C_ANALOGFILTER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_ANALOGFILTER_ENABLE /;"	d
I2C_ANALOGFILTER_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_ANALOGFILTER_ENABLED /;"	d
I2C_AUTOEND_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_AUTOEND_MODE /;"	d
I2C_CHECK_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_CHECK_FLAG(/;"	d
I2C_CHECK_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_CHECK_IT_SOURCE(/;"	d
I2C_CR1_ADDRIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ADDRIE /;"	d
I2C_CR1_ADDRIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ADDRIE_Msk /;"	d
I2C_CR1_ADDRIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ADDRIE_Pos /;"	d
I2C_CR1_ALERTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ALERTEN /;"	d
I2C_CR1_ALERTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ALERTEN_Msk /;"	d
I2C_CR1_ALERTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ALERTEN_Pos /;"	d
I2C_CR1_ANFOFF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ANFOFF /;"	d
I2C_CR1_ANFOFF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ANFOFF_Msk /;"	d
I2C_CR1_ANFOFF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ANFOFF_Pos /;"	d
I2C_CR1_DNF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_DNF /;"	d
I2C_CR1_DNF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_DNF_Msk /;"	d
I2C_CR1_DNF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_DNF_Pos /;"	d
I2C_CR1_ERRIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ERRIE /;"	d
I2C_CR1_ERRIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ERRIE_Msk /;"	d
I2C_CR1_ERRIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_ERRIE_Pos /;"	d
I2C_CR1_GCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_GCEN /;"	d
I2C_CR1_GCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_GCEN_Msk /;"	d
I2C_CR1_GCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_GCEN_Pos /;"	d
I2C_CR1_NACKIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NACKIE /;"	d
I2C_CR1_NACKIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NACKIE_Msk /;"	d
I2C_CR1_NACKIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NACKIE_Pos /;"	d
I2C_CR1_NOSTRETCH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_NOSTRETCH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NOSTRETCH_Msk /;"	d
I2C_CR1_NOSTRETCH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_NOSTRETCH_Pos /;"	d
I2C_CR1_PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PE /;"	d
I2C_CR1_PECEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PECEN /;"	d
I2C_CR1_PECEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PECEN_Msk /;"	d
I2C_CR1_PECEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PECEN_Pos /;"	d
I2C_CR1_PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PE_Msk /;"	d
I2C_CR1_PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_PE_Pos /;"	d
I2C_CR1_RXDMAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXDMAEN /;"	d
I2C_CR1_RXDMAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXDMAEN_Msk /;"	d
I2C_CR1_RXDMAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXDMAEN_Pos /;"	d
I2C_CR1_RXIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXIE /;"	d
I2C_CR1_RXIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXIE_Msk /;"	d
I2C_CR1_RXIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_RXIE_Pos /;"	d
I2C_CR1_SBC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SBC /;"	d
I2C_CR1_SBC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SBC_Msk /;"	d
I2C_CR1_SBC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SBC_Pos /;"	d
I2C_CR1_SMBDEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBDEN /;"	d
I2C_CR1_SMBDEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBDEN_Msk /;"	d
I2C_CR1_SMBDEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBDEN_Pos /;"	d
I2C_CR1_SMBHEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBHEN /;"	d
I2C_CR1_SMBHEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBHEN_Msk /;"	d
I2C_CR1_SMBHEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SMBHEN_Pos /;"	d
I2C_CR1_STOPIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_STOPIE /;"	d
I2C_CR1_STOPIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_STOPIE_Msk /;"	d
I2C_CR1_STOPIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_STOPIE_Pos /;"	d
I2C_CR1_SWRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SWRST /;"	d
I2C_CR1_SWRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SWRST_Msk /;"	d
I2C_CR1_SWRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_SWRST_Pos /;"	d
I2C_CR1_TCIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TCIE /;"	d
I2C_CR1_TCIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TCIE_Msk /;"	d
I2C_CR1_TCIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TCIE_Pos /;"	d
I2C_CR1_TXDMAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXDMAEN /;"	d
I2C_CR1_TXDMAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXDMAEN_Msk /;"	d
I2C_CR1_TXDMAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXDMAEN_Pos /;"	d
I2C_CR1_TXIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXIE /;"	d
I2C_CR1_TXIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXIE_Msk /;"	d
I2C_CR1_TXIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_TXIE_Pos /;"	d
I2C_CR1_WUPEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_WUPEN /;"	d
I2C_CR1_WUPEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_WUPEN_Msk /;"	d
I2C_CR1_WUPEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR1_WUPEN_Pos /;"	d
I2C_CR2_ADD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_ADD10 /;"	d
I2C_CR2_ADD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_ADD10_Msk /;"	d
I2C_CR2_ADD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_ADD10_Pos /;"	d
I2C_CR2_AUTOEND	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_AUTOEND /;"	d
I2C_CR2_AUTOEND_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_AUTOEND_Msk /;"	d
I2C_CR2_AUTOEND_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_AUTOEND_Pos /;"	d
I2C_CR2_HEAD10R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_HEAD10R /;"	d
I2C_CR2_HEAD10R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_HEAD10R_Msk /;"	d
I2C_CR2_HEAD10R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_HEAD10R_Pos /;"	d
I2C_CR2_NACK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NACK /;"	d
I2C_CR2_NACK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NACK_Msk /;"	d
I2C_CR2_NACK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NACK_Pos /;"	d
I2C_CR2_NBYTES	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NBYTES /;"	d
I2C_CR2_NBYTES_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NBYTES_Msk /;"	d
I2C_CR2_NBYTES_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_NBYTES_Pos /;"	d
I2C_CR2_PECBYTE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_PECBYTE /;"	d
I2C_CR2_PECBYTE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_PECBYTE_Msk /;"	d
I2C_CR2_PECBYTE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_PECBYTE_Pos /;"	d
I2C_CR2_RD_WRN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RD_WRN /;"	d
I2C_CR2_RD_WRN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RD_WRN_Msk /;"	d
I2C_CR2_RD_WRN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RD_WRN_Pos /;"	d
I2C_CR2_RELOAD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RELOAD /;"	d
I2C_CR2_RELOAD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RELOAD_Msk /;"	d
I2C_CR2_RELOAD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_RELOAD_Pos /;"	d
I2C_CR2_SADD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_SADD /;"	d
I2C_CR2_SADD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_SADD_Msk /;"	d
I2C_CR2_SADD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_SADD_Pos /;"	d
I2C_CR2_START	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_START /;"	d
I2C_CR2_START_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_START_Msk /;"	d
I2C_CR2_START_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_START_Pos /;"	d
I2C_CR2_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_STOP /;"	d
I2C_CR2_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_STOP_Msk /;"	d
I2C_CR2_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_CR2_STOP_Pos /;"	d
I2C_ConvertOtherXferOptions	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void	file:
I2C_DIRECTION_RECEIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_DIRECTION_RECEIVE /;"	d
I2C_DIRECTION_TRANSMIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_DIRECTION_TRANSMIT /;"	d
I2C_DMAAbort	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DMAError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DMAMasterReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DMAMasterTransmitCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DMASlaveReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DMASlaveTransmitCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
I2C_DUALADDRESS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_DUALADDRESS_DISABLE /;"	d
I2C_DUALADDRESS_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_DUALADDRESS_DISABLED /;"	d
I2C_DUALADDRESS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_DUALADDRESS_ENABLE /;"	d
I2C_DUALADDRESS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_DUALADDRESS_ENABLED /;"	d
I2C_Disable_IRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)$/;"	f	typeref:typename:void	file:
I2C_Enable_IRQ	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)$/;"	f	typeref:typename:void	file:
I2C_FASTMODEPLUS_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_I2C1 /;"	d
I2C_FASTMODEPLUS_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_I2C2 /;"	d
I2C_FASTMODEPLUS_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_I2C3 /;"	d
I2C_FASTMODEPLUS_PA10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PA10 /;"	d
I2C_FASTMODEPLUS_PA9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PA9 /;"	d
I2C_FASTMODEPLUS_PB6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PB6 /;"	d
I2C_FASTMODEPLUS_PB7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PB7 /;"	d
I2C_FASTMODEPLUS_PB8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PB8 /;"	d
I2C_FASTMODEPLUS_PB9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FASTMODEPLUS_PB9 /;"	d
I2C_FIRST_AND_LAST_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FIRST_AND_LAST_FRAME /;"	d
I2C_FIRST_AND_NEXT_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FIRST_AND_NEXT_FRAME /;"	d
I2C_FIRST_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FIRST_FRAME /;"	d
I2C_FLAG_ADDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_ADDR /;"	d
I2C_FLAG_AF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_AF /;"	d
I2C_FLAG_ALERT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_ALERT /;"	d
I2C_FLAG_ARLO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_ARLO /;"	d
I2C_FLAG_BERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_BERR /;"	d
I2C_FLAG_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_BUSY /;"	d
I2C_FLAG_DIR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_DIR /;"	d
I2C_FLAG_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_MASK /;"	d
I2C_FLAG_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_OVR /;"	d
I2C_FLAG_PECERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_PECERR /;"	d
I2C_FLAG_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_RXNE /;"	d
I2C_FLAG_STOPF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_STOPF /;"	d
I2C_FLAG_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_TC /;"	d
I2C_FLAG_TCR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_TCR /;"	d
I2C_FLAG_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_TIMEOUT /;"	d
I2C_FLAG_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_TXE /;"	d
I2C_FLAG_TXIS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_FLAG_TXIS /;"	d
I2C_FMP_NOT_SUPPORTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define I2C_FMP_NOT_SUPPORTED /;"	d
I2C_Flush_TXDR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void	file:
I2C_GENERALCALL_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GENERALCALL_DISABLE /;"	d
I2C_GENERALCALL_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_GENERALCALL_DISABLED /;"	d
I2C_GENERALCALL_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GENERALCALL_ENABLE /;"	d
I2C_GENERALCALL_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_GENERALCALL_ENABLED /;"	d
I2C_GENERATE_START	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GENERATE_START(/;"	d
I2C_GENERATE_START_READ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_GENERATE_START_READ /;"	d
I2C_GENERATE_START_WRITE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_GENERATE_START_WRITE /;"	d
I2C_GENERATE_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_GENERATE_STOP /;"	d
I2C_GET_ADDR_MATCH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GET_ADDR_MATCH(/;"	d
I2C_GET_DIR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GET_DIR(/;"	d
I2C_GET_OWN_ADDRESS1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GET_OWN_ADDRESS1(/;"	d
I2C_GET_OWN_ADDRESS2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GET_OWN_ADDRESS2(/;"	d
I2C_GET_STOP_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_GET_STOP_MODE(/;"	d
I2C_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^} I2C_HandleTypeDef;$/;"	t	typeref:struct:__I2C_HandleTypeDef
I2C_ICR_ADDRCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ADDRCF /;"	d
I2C_ICR_ADDRCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ADDRCF_Msk /;"	d
I2C_ICR_ADDRCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ADDRCF_Pos /;"	d
I2C_ICR_ALERTCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ALERTCF /;"	d
I2C_ICR_ALERTCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ALERTCF_Msk /;"	d
I2C_ICR_ALERTCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ALERTCF_Pos /;"	d
I2C_ICR_ARLOCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ARLOCF /;"	d
I2C_ICR_ARLOCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ARLOCF_Msk /;"	d
I2C_ICR_ARLOCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_ARLOCF_Pos /;"	d
I2C_ICR_BERRCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_BERRCF /;"	d
I2C_ICR_BERRCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_BERRCF_Msk /;"	d
I2C_ICR_BERRCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_BERRCF_Pos /;"	d
I2C_ICR_NACKCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_NACKCF /;"	d
I2C_ICR_NACKCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_NACKCF_Msk /;"	d
I2C_ICR_NACKCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_NACKCF_Pos /;"	d
I2C_ICR_OVRCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_OVRCF /;"	d
I2C_ICR_OVRCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_OVRCF_Msk /;"	d
I2C_ICR_OVRCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_OVRCF_Pos /;"	d
I2C_ICR_PECCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_PECCF /;"	d
I2C_ICR_PECCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_PECCF_Msk /;"	d
I2C_ICR_PECCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_PECCF_Pos /;"	d
I2C_ICR_STOPCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_STOPCF /;"	d
I2C_ICR_STOPCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_STOPCF_Msk /;"	d
I2C_ICR_STOPCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_STOPCF_Pos /;"	d
I2C_ICR_TIMOUTCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_TIMOUTCF /;"	d
I2C_ICR_TIMOUTCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_TIMOUTCF_Msk /;"	d
I2C_ICR_TIMOUTCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ICR_TIMOUTCF_Pos /;"	d
I2C_ISR_ADDCODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDCODE /;"	d
I2C_ISR_ADDCODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDCODE_Msk /;"	d
I2C_ISR_ADDCODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDCODE_Pos /;"	d
I2C_ISR_ADDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDR /;"	d
I2C_ISR_ADDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDR_Msk /;"	d
I2C_ISR_ADDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ADDR_Pos /;"	d
I2C_ISR_ALERT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ALERT /;"	d
I2C_ISR_ALERT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ALERT_Msk /;"	d
I2C_ISR_ALERT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ALERT_Pos /;"	d
I2C_ISR_ARLO	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ARLO /;"	d
I2C_ISR_ARLO_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ARLO_Msk /;"	d
I2C_ISR_ARLO_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_ARLO_Pos /;"	d
I2C_ISR_BERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BERR /;"	d
I2C_ISR_BERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BERR_Msk /;"	d
I2C_ISR_BERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BERR_Pos /;"	d
I2C_ISR_BUSY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BUSY /;"	d
I2C_ISR_BUSY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BUSY_Msk /;"	d
I2C_ISR_BUSY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_BUSY_Pos /;"	d
I2C_ISR_DIR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_DIR /;"	d
I2C_ISR_DIR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_DIR_Msk /;"	d
I2C_ISR_DIR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_DIR_Pos /;"	d
I2C_ISR_NACKF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_NACKF /;"	d
I2C_ISR_NACKF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_NACKF_Msk /;"	d
I2C_ISR_NACKF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_NACKF_Pos /;"	d
I2C_ISR_OVR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_OVR /;"	d
I2C_ISR_OVR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_OVR_Msk /;"	d
I2C_ISR_OVR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_OVR_Pos /;"	d
I2C_ISR_PECERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_PECERR /;"	d
I2C_ISR_PECERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_PECERR_Msk /;"	d
I2C_ISR_PECERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_PECERR_Pos /;"	d
I2C_ISR_RXNE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_RXNE /;"	d
I2C_ISR_RXNE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_RXNE_Msk /;"	d
I2C_ISR_RXNE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_RXNE_Pos /;"	d
I2C_ISR_STOPF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_STOPF /;"	d
I2C_ISR_STOPF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_STOPF_Msk /;"	d
I2C_ISR_STOPF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_STOPF_Pos /;"	d
I2C_ISR_TC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TC /;"	d
I2C_ISR_TCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TCR /;"	d
I2C_ISR_TCR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TCR_Msk /;"	d
I2C_ISR_TCR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TCR_Pos /;"	d
I2C_ISR_TC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TC_Msk /;"	d
I2C_ISR_TC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TC_Pos /;"	d
I2C_ISR_TIMEOUT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TIMEOUT /;"	d
I2C_ISR_TIMEOUT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TIMEOUT_Msk /;"	d
I2C_ISR_TIMEOUT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TIMEOUT_Pos /;"	d
I2C_ISR_TXE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXE /;"	d
I2C_ISR_TXE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXE_Msk /;"	d
I2C_ISR_TXE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXE_Pos /;"	d
I2C_ISR_TXIS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXIS /;"	d
I2C_ISR_TXIS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXIS_Msk /;"	d
I2C_ISR_TXIS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_ISR_TXIS_Pos /;"	d
I2C_ITAddrCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)$/;"	f	typeref:typename:void	file:
I2C_ITError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)$/;"	f	typeref:typename:void	file:
I2C_ITListenCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)$/;"	f	typeref:typename:void	file:
I2C_ITMasterCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)$/;"	f	typeref:typename:void	file:
I2C_ITMasterSeqCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void	file:
I2C_ITSlaveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)$/;"	f	typeref:typename:void	file:
I2C_ITSlaveSeqCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void	file:
I2C_IT_ADDRI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_ADDRI /;"	d
I2C_IT_ERRI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_ERRI /;"	d
I2C_IT_NACKI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_NACKI /;"	d
I2C_IT_RXI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_RXI /;"	d
I2C_IT_STOPI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_STOPI /;"	d
I2C_IT_TCI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_TCI /;"	d
I2C_IT_TXI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_IT_TXI /;"	d
I2C_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^} I2C_InitTypeDef;$/;"	t	typeref:struct:__anon8d0a5e910108
I2C_IsAcknowledgeFailed	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_LAST_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_LAST_FRAME /;"	d
I2C_LAST_FRAME_NO_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_LAST_FRAME_NO_STOP /;"	d
I2C_MEMADD_SIZE_16BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_MEMADD_SIZE_16BIT /;"	d
I2C_MEMADD_SIZE_8BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_MEMADD_SIZE_8BIT /;"	d
I2C_MEM_ADD_LSB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_MEM_ADD_LSB(/;"	d
I2C_MEM_ADD_MSB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_MEM_ADD_MSB(/;"	d
I2C_Master_ISR_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, /;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_Master_ISR_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, u/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_NEXT_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_NEXT_FRAME /;"	d
I2C_NOSTRETCH_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_NOSTRETCH_DISABLE /;"	d
I2C_NOSTRETCH_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_NOSTRETCH_DISABLED /;"	d
I2C_NOSTRETCH_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_NOSTRETCH_ENABLE /;"	d
I2C_NOSTRETCH_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2C_NOSTRETCH_ENABLED /;"	d
I2C_NO_OPTION_FRAME	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_NO_OPTION_FRAME /;"	d	file:
I2C_NO_STARTSTOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_NO_STARTSTOP /;"	d
I2C_OA2_MASK01	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK01 /;"	d
I2C_OA2_MASK02	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK02 /;"	d
I2C_OA2_MASK03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK03 /;"	d
I2C_OA2_MASK04	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK04 /;"	d
I2C_OA2_MASK05	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK05 /;"	d
I2C_OA2_MASK06	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK06 /;"	d
I2C_OA2_MASK07	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_MASK07 /;"	d
I2C_OA2_NOMASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_OA2_NOMASK /;"	d
I2C_OAR1_OA1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1 /;"	d
I2C_OAR1_OA1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1EN /;"	d
I2C_OAR1_OA1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1EN_Msk /;"	d
I2C_OAR1_OA1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1EN_Pos /;"	d
I2C_OAR1_OA1MODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1MODE /;"	d
I2C_OAR1_OA1MODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1MODE_Msk /;"	d
I2C_OAR1_OA1MODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1MODE_Pos /;"	d
I2C_OAR1_OA1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1_Msk /;"	d
I2C_OAR1_OA1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR1_OA1_Pos /;"	d
I2C_OAR2_OA2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2 /;"	d
I2C_OAR2_OA2EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2EN /;"	d
I2C_OAR2_OA2EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2EN_Msk /;"	d
I2C_OAR2_OA2EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2EN_Pos /;"	d
I2C_OAR2_OA2MASK01	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK01 /;"	d
I2C_OAR2_OA2MASK01_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK01_Msk /;"	d
I2C_OAR2_OA2MASK01_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK01_Pos /;"	d
I2C_OAR2_OA2MASK02	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK02 /;"	d
I2C_OAR2_OA2MASK02_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK02_Msk /;"	d
I2C_OAR2_OA2MASK02_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK02_Pos /;"	d
I2C_OAR2_OA2MASK03	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK03 /;"	d
I2C_OAR2_OA2MASK03_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK03_Msk /;"	d
I2C_OAR2_OA2MASK03_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK03_Pos /;"	d
I2C_OAR2_OA2MASK04	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK04 /;"	d
I2C_OAR2_OA2MASK04_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK04_Msk /;"	d
I2C_OAR2_OA2MASK04_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK04_Pos /;"	d
I2C_OAR2_OA2MASK05	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK05 /;"	d
I2C_OAR2_OA2MASK05_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK05_Msk /;"	d
I2C_OAR2_OA2MASK05_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK05_Pos /;"	d
I2C_OAR2_OA2MASK06	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK06 /;"	d
I2C_OAR2_OA2MASK06_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK06_Msk /;"	d
I2C_OAR2_OA2MASK06_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK06_Pos /;"	d
I2C_OAR2_OA2MASK07	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK07 /;"	d
I2C_OAR2_OA2MASK07_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK07_Msk /;"	d
I2C_OAR2_OA2MASK07_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MASK07_Pos /;"	d
I2C_OAR2_OA2MSK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MSK /;"	d
I2C_OAR2_OA2MSK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MSK_Msk /;"	d
I2C_OAR2_OA2MSK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2MSK_Pos /;"	d
I2C_OAR2_OA2NOMASK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2NOMASK /;"	d
I2C_OAR2_OA2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2_Msk /;"	d
I2C_OAR2_OA2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_OAR2_OA2_Pos /;"	d
I2C_OTHER_AND_LAST_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_OTHER_AND_LAST_FRAME /;"	d
I2C_OTHER_FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_OTHER_FRAME /;"	d
I2C_PECR_PEC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_PECR_PEC /;"	d
I2C_PECR_PEC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_PECR_PEC_Msk /;"	d
I2C_PECR_PEC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_PECR_PEC_Pos /;"	d
I2C_RELOAD_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_RELOAD_MODE /;"	d
I2C_RESET_CR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define I2C_RESET_CR2(/;"	d
I2C_RXDR_RXDATA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_RXDR_RXDATA /;"	d
I2C_RXDR_RXDATA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_RXDR_RXDATA_Msk /;"	d
I2C_RXDR_RXDATA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_RXDR_RXDATA_Pos /;"	d
I2C_RequestMemoryRead	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uin/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_RequestMemoryWrite	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, ui/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_SOFTEND_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define  I2C_SOFTEND_MODE /;"	d
I2C_STATE_MASTER_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_MASTER_BUSY_RX /;"	d	file:
I2C_STATE_MASTER_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_MASTER_BUSY_TX /;"	d	file:
I2C_STATE_MEM_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_MEM_BUSY_RX /;"	d	file:
I2C_STATE_MEM_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_MEM_BUSY_TX /;"	d	file:
I2C_STATE_MSK	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_MSK /;"	d	file:
I2C_STATE_NONE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_NONE /;"	d	file:
I2C_STATE_SLAVE_BUSY_RX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_SLAVE_BUSY_RX /;"	d	file:
I2C_STATE_SLAVE_BUSY_TX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_STATE_SLAVE_BUSY_TX /;"	d	file:
I2C_Slave_ISR_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, u/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_Slave_ISR_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, ui/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_TIMEOUTR_TEXTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TEXTEN /;"	d
I2C_TIMEOUTR_TEXTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TEXTEN_Msk /;"	d
I2C_TIMEOUTR_TEXTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TEXTEN_Pos /;"	d
I2C_TIMEOUTR_TIDLE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIDLE /;"	d
I2C_TIMEOUTR_TIDLE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIDLE_Msk /;"	d
I2C_TIMEOUTR_TIDLE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIDLE_Pos /;"	d
I2C_TIMEOUTR_TIMEOUTA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTA /;"	d
I2C_TIMEOUTR_TIMEOUTA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTA_Msk /;"	d
I2C_TIMEOUTR_TIMEOUTA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTA_Pos /;"	d
I2C_TIMEOUTR_TIMEOUTB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTB /;"	d
I2C_TIMEOUTR_TIMEOUTB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTB_Msk /;"	d
I2C_TIMEOUTR_TIMEOUTB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMEOUTB_Pos /;"	d
I2C_TIMEOUTR_TIMOUTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMOUTEN /;"	d
I2C_TIMEOUTR_TIMOUTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMOUTEN_Msk /;"	d
I2C_TIMEOUTR_TIMOUTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMEOUTR_TIMOUTEN_Pos /;"	d
I2C_TIMEOUT_ADDR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_ADDR /;"	d	file:
I2C_TIMEOUT_BUSY	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_BUSY /;"	d	file:
I2C_TIMEOUT_DIR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_DIR /;"	d	file:
I2C_TIMEOUT_FLAG	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_FLAG /;"	d	file:
I2C_TIMEOUT_RXNE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_RXNE /;"	d	file:
I2C_TIMEOUT_STOPF	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_STOPF /;"	d	file:
I2C_TIMEOUT_TC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_TC /;"	d	file:
I2C_TIMEOUT_TCR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_TCR /;"	d	file:
I2C_TIMEOUT_TXIS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_TIMEOUT_TXIS /;"	d	file:
I2C_TIMINGR_PRESC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_PRESC /;"	d
I2C_TIMINGR_PRESC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_PRESC_Msk /;"	d
I2C_TIMINGR_PRESC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_PRESC_Pos /;"	d
I2C_TIMINGR_SCLDEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLDEL /;"	d
I2C_TIMINGR_SCLDEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLDEL_Msk /;"	d
I2C_TIMINGR_SCLDEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLDEL_Pos /;"	d
I2C_TIMINGR_SCLH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLH /;"	d
I2C_TIMINGR_SCLH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLH_Msk /;"	d
I2C_TIMINGR_SCLH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLH_Pos /;"	d
I2C_TIMINGR_SCLL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLL /;"	d
I2C_TIMINGR_SCLL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLL_Msk /;"	d
I2C_TIMINGR_SCLL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SCLL_Pos /;"	d
I2C_TIMINGR_SDADEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SDADEL /;"	d
I2C_TIMINGR_SDADEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SDADEL_Msk /;"	d
I2C_TIMINGR_SDADEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TIMINGR_SDADEL_Pos /;"	d
I2C_TXDR_TXDATA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TXDR_TXDATA /;"	d
I2C_TXDR_TXDATA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TXDR_TXDATA_Msk /;"	d
I2C_TXDR_TXDATA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define I2C_TXDR_TXDATA_Pos /;"	d
I2C_TransferConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint3/;"	f	typeref:typename:void	file:
I2C_TreatErrorCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)$/;"	f	typeref:typename:void	file:
I2C_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd50f08
I2C_WaitOnFlagUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, Flag/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_WaitOnRXNEFlagUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeou/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_WaitOnSTOPFlagUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeou/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_WaitOnTXISFlagUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeou/;"	f	typeref:typename:HAL_StatusTypeDef	file:
I2C_XFER_CPLT_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_CPLT_IT /;"	d	file:
I2C_XFER_ERROR_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_ERROR_IT /;"	d	file:
I2C_XFER_LISTEN_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_LISTEN_IT /;"	d	file:
I2C_XFER_RELOAD_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_RELOAD_IT /;"	d	file:
I2C_XFER_RX_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_RX_IT /;"	d	file:
I2C_XFER_TX_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define I2C_XFER_TX_IT /;"	d	file:
I2SCFGR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t I2SCFGR;  \/*!< SPI_I2S configuration register,                      Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
I2SPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t I2SPR;    \/*!< SPI_I2S prescaler register,                          Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
I2SSRC_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2SSRC_BitNumber /;"	d
I2S_CLOCK_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define I2S_CLOCK_SYSCLK /;"	d
I2S_FLAG_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define I2S_FLAG_RXNE /;"	d
I2S_FLAG_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define I2S_FLAG_TXE /;"	d
I2S_IT_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define I2S_IT_RXNE /;"	d
I2S_IT_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define I2S_IT_TXE /;"	d
I2S_STANDARD_PHILLIPS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define I2S_STANDARD_PHILLIPS /;"	d
I2c1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t I2c1ClockSelection;     \/*!< Specifies I2C1 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
I2c2ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t I2c2ClockSelection;     \/*!< Specifies I2C2 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
I2s1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t I2s1ClockSelection;     \/*!< Specifies I2S1 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
I2s2ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t I2s2ClockSelection;     \/*!< Specifies I2S2 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
IABR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint32_t[8U]
IABR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t IABR[16U];              \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
IABR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint32_t[8U]
IABR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint32_t[8U]
IABR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Regist/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint32_t[8U]
IC1Filter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC1Filter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC1Filter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t IC1Filter;           \/*!< Specifies the input capture filter.$/;"	m	struct:__anone806fab90108	typeref:typename:uint32_t
IC1Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC1Polarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC1Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t IC1Polarity;         \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anone806fab90108	typeref:typename:uint32_t
IC1Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC1Prescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC1Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t IC1Prescaler;        \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anone806fab90108	typeref:typename:uint32_t
IC1Selection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC1Selection;  \/*!< Specifies the input.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC2Filter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC2Filter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC2Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC2Polarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC2Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC2Prescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
IC2Selection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t IC2Selection;  \/*!< Specifies the input.$/;"	m	struct:__anon8defbf7d0508	typeref:typename:uint32_t
ICER	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon06ecc5320908	typeref:typename:__IOM uint32_t[1U]
ICER	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon27cf01960908	typeref:typename:__IOM uint32_t[1U]
ICER	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon06ecc9730908	typeref:typename:__IOM uint32_t[1U]
ICER	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint32_t[8U]
ICER	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ICER[16U];              \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
ICER	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint32_t[8U]
ICER	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint32_t[8U]
ICER	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon2d8340580908	typeref:typename:__IOM uint32_t[1U]
ICER	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Regi/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint32_t[8U]
ICFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICFilter;      \/*!< Specifies the input capture filter.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
ICFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon8defbf7d0408	typeref:typename:uint32_t
ICIALLU	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to P/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
ICIALLU	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to P/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
ICIALLU	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to P/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
ICIALLU	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to P/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
ICIALLU	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to P/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
ICIMVAU	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA t/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
ICIMVAU	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA t/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
ICIMVAU	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA t/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
ICIMVAU	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA t/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
ICIMVAU	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA t/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
ICI_IT_1	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t ICI_IT_1:6;                 \/*!< bit: 10..15  ICI\/IT part 1 *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:6
ICI_IT_1	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t ICI_IT_1:6;                 \/*!< bit: 10..15  ICI\/IT part 1 *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:6
ICI_IT_1	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t ICI_IT_1:6;                 \/*!< bit: 10..15  ICI\/IT part 1 *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:6
ICI_IT_1	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t ICI_IT_1:6;                 \/*!< bit: 10..15  ICI\/IT part 1 *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:6
ICI_IT_2	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t ICI_IT_2:2;                 \/*!< bit: 25..26  ICI\/IT part 2 *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:2
ICI_IT_2	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t ICI_IT_2:2;                 \/*!< bit: 25..26  ICI\/IT part 2 *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:2
ICI_IT_2	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t ICI_IT_2:2;                 \/*!< bit: 25..26  ICI\/IT part 2 *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:2
ICI_IT_2	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t ICI_IT_2:2;                 \/*!< bit: 25..26  ICI\/IT part 2 *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:2
ICPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon06ecc5320908	typeref:typename:__IOM uint32_t[1U]
ICPR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon27cf01960908	typeref:typename:__IOM uint32_t[1U]
ICPR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon06ecc9730908	typeref:typename:__IOM uint32_t[1U]
ICPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint32_t[8U]
ICPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ICPR[16U];              \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
ICPR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint32_t[8U]
ICPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint32_t[8U]
ICPR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon2d8340580908	typeref:typename:__IOM uint32_t[1U]
ICPR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Reg/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint32_t[8U]
ICPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  ICPolarity;  \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon8defbf7d0408	typeref:typename:uint32_t
ICPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICPolarity;    \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
ICPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon8defbf7d0408	typeref:typename:uint32_t
ICR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ICR;         \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
ICR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ICR;         \/*!< USART Interrupt flag Clear register,      Address offset: 0x2/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
ICSCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ICSCR;       \/*!< RCC Internal Clock Sources Calibration Register,             /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
ICSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ICSR;        \/*!< RTC initialization control and status register,            Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
ICSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
ICSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
ICSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICSelection;   \/*!< Specifies the input.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
ICSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon8defbf7d0408	typeref:typename:uint32_t
ICTR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon6a8602f70b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anonffb61ee60b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon06ecd1f50b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anone4871ec80b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon756d223a0b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon06ecd6360b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon06ece2f90b08	typeref:typename:__IM uint32_t
ICTR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type R/;"	m	struct:__anon2db989db0b08	typeref:typename:__IM uint32_t
IC_CaptureCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim);                \/*!< TIM Input /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
IC_CaptureHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);        \/*!< TIM Input /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
IC_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              \/*!< TIM IC Msp/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
IC_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                \/*!< TIM IC Msp/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
IDCODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IDCODE;      \/*!< MCU device ID code,              Address offset: 0x00 *\/$/;"	m	struct:__anon90f9dfd50508	typeref:typename:__IO uint32_t
IDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IDR;            \/*!< CRC Independent data register,             Address offset:/;"	m	struct:__anon90f9dfd50408	typeref:typename:__IO uint32_t
IDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IDR;         \/*!< GPIO port input data register,         Address offset: 0x10  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
ID_ADR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ID_ADR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
ID_ADR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ID_ADR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
ID_ADR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ID_ADR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
ID_ADR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ID_ADR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
ID_AFR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ID_AFR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
ID_DFR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
ID_DFR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
ID_DFR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
ID_DFR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
ID_DFR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
ID_ISAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ID_ISAR[6U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t[6U]
ID_ISAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ID_ISAR[6U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t[6U]
ID_ISAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ID_ISAR[6U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t[6U]
ID_ISAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ID_ISAR[6U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t[6U]
ID_ISAR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ID_ISAR[5U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t[5U]
ID_MFR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ID_MFR[4U];             \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t[4U]
ID_MMFR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ID_MMFR[4U];            \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t[4U]
ID_MMFR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ID_MMFR[4U];            \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t[4U]
ID_MMFR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ID_MMFR[4U];            \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t[4U]
ID_MMFR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ID_MMFR[4U];            \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t[4U]
ID_PFR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t[2U]
ID_PFR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t[2U]
ID_PFR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t[2U]
ID_PFR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t[2U]
ID_PFR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t[2U]
IER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IER;            \/*!< TAMP Interrupt enable register,                           /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
IER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IER;          \/*!< ADC interrupt enable register,                 Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
IF	Core/Inc/wizchip_conf.h	/^   }IF;$/;"	m	struct:__WIZCHIP	typeref:union:__WIZCHIP::_IF
IFCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IFCR;        \/*!< DMA interrupt flag clear register,             Address offset/;"	m	struct:__anon90f9dfd50708	typeref:typename:__IO uint32_t
IINCHIP_READ	Core/Inc/w5500.h	/^#define IINCHIP_READ(/;"	d
IINCHIP_READ_BUF	Core/Inc/w5500.h	/^#define IINCHIP_READ_BUF(/;"	d
IINCHIP_WRITE	Core/Inc/w5500.h	/^#define IINCHIP_WRITE(/;"	d
IINCHIP_WRITE_BUF	Core/Inc/w5500.h	/^#define IINCHIP_WRITE_BUF(/;"	d
IK_DEST_UNREACH	Core/Inc/wizchip_conf.h	/^   IK_DEST_UNREACH      = (1 << 6),   \/\/\/< Destination IP & Port Unreachable, No use in W5200$/;"	e	enum:__anon63aa98bf0503
IK_IP_CONFLICT	Core/Inc/wizchip_conf.h	/^   IK_IP_CONFLICT       = (1 << 7),   \/\/\/< IP conflict occurred$/;"	e	enum:__anon63aa98bf0503
IK_PPPOE_TERMINATED	Core/Inc/wizchip_conf.h	/^   IK_PPPOE_TERMINATED  = (1 << 5),   \/\/\/< PPPoE Disconnected$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_0	Core/Inc/wizchip_conf.h	/^   IK_SOCK_0            = (1 << 8),   \/\/\/< Socket 0 interrupt$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_1	Core/Inc/wizchip_conf.h	/^   IK_SOCK_1            = (1 << 9),   \/\/\/< Socket 1 interrupt$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_2	Core/Inc/wizchip_conf.h	/^   IK_SOCK_2            = (1 << 10),  \/\/\/< Socket 2 interrupt$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_3	Core/Inc/wizchip_conf.h	/^   IK_SOCK_3            = (1 << 11),  \/\/\/< Socket 3 interrupt$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_4	Core/Inc/wizchip_conf.h	/^   IK_SOCK_4            = (1 << 12),  \/\/\/< Socket 4 interrupt, No use in 5100$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_5	Core/Inc/wizchip_conf.h	/^   IK_SOCK_5            = (1 << 13),  \/\/\/< Socket 5 interrupt, No use in 5100$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_6	Core/Inc/wizchip_conf.h	/^   IK_SOCK_6            = (1 << 14),  \/\/\/< Socket 6 interrupt, No use in 5100$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_7	Core/Inc/wizchip_conf.h	/^   IK_SOCK_7            = (1 << 15),  \/\/\/< Socket 7 interrupt, No use in 5100$/;"	e	enum:__anon63aa98bf0503
IK_SOCK_ALL	Core/Inc/wizchip_conf.h	/^   IK_SOCK_ALL          = (0xFF << 8) \/\/\/< All Socket interrupt$/;"	e	enum:__anon63aa98bf0503
IK_WOL	Core/Inc/wizchip_conf.h	/^   IK_WOL               = (1 << 4),   \/\/\/< Wake On Lan by receiving the magic packet. Valid i/;"	e	enum:__anon63aa98bf0503
IMCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t IMCR;                   \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Contro/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IOM uint32_t
IMR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IMR1;           \/*!< EXTI Interrupt Mask Register 1,                  Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
IM_IR4	Core/Inc/w5500.h	/^#define IM_IR4 /;"	d
IM_IR5	Core/Inc/w5500.h	/^#define IM_IR5 /;"	d
IM_IR6	Core/Inc/w5500.h	/^#define IM_IR6 /;"	d
IM_IR7	Core/Inc/w5500.h	/^#define IM_IR7 /;"	d
INAK_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define INAK_TIMEOUT /;"	d
INC_EEPROM_H_	Core/Inc/ZEZ-24CXX.h	/^#define INC_EEPROM_H_$/;"	d
INFINITE_LEASETIME	Core/Src/dhcp.c	/^#define INFINITE_LEASETIME /;"	d	file:
INIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t INIT;           \/*!< Initial CRC value register,                Address offset:/;"	m	struct:__anon90f9dfd50408	typeref:typename:__IO uint32_t
INITIAL_WEBPAGE	Core/Inc/httpServer.h	/^#define INITIAL_WEBPAGE	/;"	d
INITRTT	Core/Src/dns.c	/^#define	INITRTT	/;"	d	file:
INJECTED_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define INJECTED_CHANNELS /;"	d
INJECTED_GROUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define INJECTED_GROUP /;"	d
INSTRUCTION_CACHE_ENABLE	Core/Inc/stm32g0xx_hal_conf.h	/^#define  INSTRUCTION_CACHE_ENABLE /;"	d
INTLEVEL	Core/Inc/w5500.h	/^#define INTLEVEL /;"	d
IOPAMP_INVERTINGINPUT_VM0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IOPAMP_INVERTINGINPUT_VM0 /;"	d
IOPAMP_INVERTINGINPUT_VM1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IOPAMP_INVERTINGINPUT_VM1 /;"	d
IOPENR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IOPENR;      \/*!< RCC IO port enable register,                                 /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
IOPORT_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IOPORT_BASE /;"	d
IOPRSTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IOPRSTR;     \/*!< RCC IO port reset register,                                  /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
IOPSMENR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IOPSMENR;    \/*!< RCC IO port clocks enable in sleep mode register,            /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
IP	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon06ecc5320908	typeref:typename:__IOM uint32_t[8U]
IP	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon27cf01960908	typeref:typename:__IOM uint32_t[8U]
IP	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon06ecc9730908	typeref:typename:__IOM uint32_t[8U]
IP	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint8_t[240U]
IP	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint8_t[240U]
IP	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint8_t[240U]
IP	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon2d8340580908	typeref:typename:__IOM uint32_t[8U]
IP	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint8_t[240U]
IPPORT_DOMAIN	Core/Inc/dns.h	/^#define	IPPORT_DOMAIN /;"	d
IPPROTO_GGP	Core/Inc/w5500.h	/^#define IPPROTO_GGP /;"	d
IPPROTO_ICMP	Core/Inc/w5500.h	/^#define IPPROTO_ICMP /;"	d
IPPROTO_IDP	Core/Inc/w5500.h	/^#define IPPROTO_IDP /;"	d
IPPROTO_IGMP	Core/Inc/w5500.h	/^#define IPPROTO_IGMP /;"	d
IPPROTO_IP	Core/Inc/w5500.h	/^#define IPPROTO_IP /;"	d
IPPROTO_ND	Core/Inc/w5500.h	/^#define IPPROTO_ND /;"	d
IPPROTO_PUP	Core/Inc/w5500.h	/^#define IPPROTO_PUP /;"	d
IPPROTO_RAW	Core/Inc/w5500.h	/^#define IPPROTO_RAW /;"	d
IPPROTO_TCP	Core/Inc/w5500.h	/^#define IPPROTO_TCP /;"	d
IPPROTO_UDP	Core/Inc/w5500.h	/^#define IPPROTO_UDP /;"	d
IPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint8_t  IPR[496U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint8_t[496U]
IPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t IPR[124U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[124U]
IPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint8_t  IPR[496U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint8_t[496U]
IPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t IPR[124U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[124U]
IPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint8_t  IPR[496U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint8_t[496U]
IPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint8_t  IPR[496U];              \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint8_t[496U]
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_ISR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon6a8602f7030a
IPSR_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} IPSR_Type;$/;"	t	typeref:union:__anonffb016bb030a
IPSR_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} IPSR_Type;$/;"	t	typeref:union:__anonffb61ee6030a
IPSR_Type	Drivers/CMSIS/Include/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon06ecc532030a
IPSR_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon27cf0196030a
IPSR_Type	Drivers/CMSIS/Include/core_cm1.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon06ecc973030a
IPSR_Type	Drivers/CMSIS/Include/core_cm23.h	/^} IPSR_Type;$/;"	t	typeref:union:__anone4869267030a
IPSR_Type	Drivers/CMSIS/Include/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon06ecd1f5030a
IPSR_Type	Drivers/CMSIS/Include/core_cm33.h	/^} IPSR_Type;$/;"	t	typeref:union:__anone4871ec8030a
IPSR_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon756d223a030a
IPSR_Type	Drivers/CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon06ecd636030a
IPSR_Type	Drivers/CMSIS/Include/core_cm7.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon06ece2f9030a
IPSR_Type	Drivers/CMSIS/Include/core_sc000.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon2d834058030a
IPSR_Type	Drivers/CMSIS/Include/core_sc300.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon2db989db030a
IPforwarding	Core/Src/dhcp.c	/^   IPforwarding            = 19,$/;"	e	enum:__anonc91f1c840103	file:
IQUERY	Core/Src/dns.c	/^#define	IQUERY /;"	d	file:
IR	Core/Inc/w5500.h	/^#define IR /;"	d
IRDA_ONE_BIT_SAMPLE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IRDA_ONE_BIT_SAMPLE_DISABLED /;"	d
IRDA_ONE_BIT_SAMPLE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IRDA_ONE_BIT_SAMPLE_ENABLED /;"	d
IRQn_Type	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon90f9dfd50103
IRR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t IRR;                    \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Regist/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
IR_CONFLICT	Core/Inc/w5500.h	/^#define IR_CONFLICT /;"	d
IR_MP	Core/Inc/w5500.h	/^#define IR_MP /;"	d
IR_PPPoE	Core/Inc/w5500.h	/^#define IR_PPPoE /;"	d
IR_UNREACH	Core/Inc/w5500.h	/^#define IR_UNREACH /;"	d
ISAR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t[5U]
ISAR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t[5U]
ISAR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes /;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t[5U]
ISER	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon06ecc5320908	typeref:typename:__IOM uint32_t[1U]
ISER	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon27cf01960908	typeref:typename:__IOM uint32_t[1U]
ISER	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon06ecc9730908	typeref:typename:__IOM uint32_t[1U]
ISER	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint32_t[8U]
ISER	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ISER[16U];              \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
ISER	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint32_t[8U]
ISER	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint32_t[8U]
ISER	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon2d8340580908	typeref:typename:__IOM uint32_t[1U]
ISER	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Regist/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint32_t[8U]
ISPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon06ecc5320908	typeref:typename:__IOM uint32_t[1U]
ISPR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon27cf01960908	typeref:typename:__IOM uint32_t[1U]
ISPR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon06ecc9730908	typeref:typename:__IOM uint32_t[1U]
ISPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon06ecd1f50908	typeref:typename:__IOM uint32_t[8U]
ISPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ISPR[16U];              \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
ISPR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon06ecd6360908	typeref:typename:__IOM uint32_t[8U]
ISPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon06ece2f90908	typeref:typename:__IOM uint32_t[8U]
ISPR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon2d8340580908	typeref:typename:__IOM uint32_t[1U]
ISPR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Regis/;"	m	struct:__anon2db989db0908	typeref:typename:__IOM uint32_t[8U]
ISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ISR;          \/*!< ADC interrupt and status register,             Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
ISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ISR;         \/*!< DMA interrupt status register,                 Address offset/;"	m	struct:__anon90f9dfd50708	typeref:typename:__IO uint32_t
ISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ISR;         \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
ISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ISR;         \/*!< USART Interrupt and status register,      Address offset: 0x1/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
ISR	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon6a8602f7030a::__anon6a8602f70408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anonffb016bb030a::__anonffb016bb0408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anonffb61ee6030a::__anonffb61ee60408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecc532030a::__anon06ecc5320408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon27cf0196030a::__anon27cf01960408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecc973030a::__anon06ecc9730408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anone4869267030a::__anone48692670408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecd1f5030a::__anon06ecd1f50408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anone4871ec8030a::__anone4871ec80408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon756d223a030a::__anon756d223a0408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecd636030a::__anon06ecd6360408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ece2f9030a::__anon06ece2f90408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon2d834058030a::__anon2d8340580408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon2db989db030a::__anon2db989db0408	typeref:typename:uint32_t:9
ISR	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:9
IS_ADC_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_ADC_ALL_INSTANCE(/;"	d
IS_ADC_ANALOG_WATCHDOG_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_ANALOG_WATCHDOG_MODE(/;"	d
IS_ADC_ANALOG_WATCHDOG_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_ANALOG_WATCHDOG_NUMBER(/;"	d
IS_ADC_CALFACT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define IS_ADC_CALFACT(/;"	d
IS_ADC_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_CHANNEL(/;"	d
IS_ADC_CLOCKPRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_CLOCKPRESCALER(/;"	d
IS_ADC_COMMON_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_ADC_COMMON_INSTANCE(/;"	d
IS_ADC_DATA_ALIGN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_DATA_ALIGN(/;"	d
IS_ADC_EOC_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_EOC_SELECTION(/;"	d
IS_ADC_EVENT_TYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_EVENT_TYPE(/;"	d
IS_ADC_EXTTRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_EXTTRIG(/;"	d
IS_ADC_EXTTRIG_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_EXTTRIG_EDGE(/;"	d
IS_ADC_OVERRUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_OVERRUN(/;"	d
IS_ADC_OVERSAMPLING_RATIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define IS_ADC_OVERSAMPLING_RATIO(/;"	d
IS_ADC_RANGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_RANGE(/;"	d
IS_ADC_REGULAR_NB_CONV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_REGULAR_NB_CONV(/;"	d
IS_ADC_REGULAR_RANK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_REGULAR_RANK(/;"	d
IS_ADC_REGULAR_RANK_SEQ_FIXED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_REGULAR_RANK_SEQ_FIXED(/;"	d
IS_ADC_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_RESOLUTION(/;"	d
IS_ADC_RIGHT_BIT_SHIFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define IS_ADC_RIGHT_BIT_SHIFT(/;"	d
IS_ADC_SAMPLE_TIME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_SAMPLE_TIME(/;"	d
IS_ADC_SAMPLING_TIME_COMMON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_SAMPLING_TIME_COMMON(/;"	d
IS_ADC_SCAN_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_SCAN_MODE(/;"	d
IS_ADC_TRIGGERED_OVERSAMPLING_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define IS_ADC_TRIGGERED_OVERSAMPLING_MODE(/;"	d
IS_ADC_TRIGGER_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define IS_ADC_TRIGGER_FREQ(/;"	d
IS_ALARM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_ALARM /;"	d
IS_ALARM_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_ALARM_MASK /;"	d
IS_CRC_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_CRC_ALL_INSTANCE(/;"	d
IS_CRC_INPUTDATA_FORMAT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define IS_CRC_INPUTDATA_FORMAT(/;"	d
IS_CRC_INPUTDATA_INVERSION_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define IS_CRC_INPUTDATA_INVERSION_MODE(/;"	d
IS_CRC_OUTPUTDATA_INVERSION_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define IS_CRC_OUTPUTDATA_INVERSION_MODE(/;"	d
IS_CRC_POL_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define IS_CRC_POL_LENGTH(/;"	d
IS_DAC_GENERATE_WAVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_DAC_GENERATE_WAVE /;"	d
IS_DAC_WAVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_DAC_WAVE(/;"	d
IS_DEFAULT_INIT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define IS_DEFAULT_INIT_VALUE(/;"	d
IS_DEFAULT_POLYNOMIAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define IS_DEFAULT_POLYNOMIAL(/;"	d
IS_DMAMUX_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_DMAMUX_ALL_INSTANCE(/;"	d
IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_DMAMUX_REQUEST_GEN_ALL_INSTANCE(/;"	d
IS_DMAMUX_REQUEST_GEN_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_REQUEST_GEN_POLARITY(/;"	d
IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(/;"	d
IS_DMAMUX_REQUEST_GEN_SIGNAL_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(/;"	d
IS_DMAMUX_SYNC_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_SYNC_EVENT(/;"	d
IS_DMAMUX_SYNC_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_SYNC_POLARITY(/;"	d
IS_DMAMUX_SYNC_REQUEST_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_SYNC_REQUEST_NUMBER(/;"	d
IS_DMAMUX_SYNC_SIGNAL_ID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_SYNC_SIGNAL_ID(/;"	d
IS_DMAMUX_SYNC_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define IS_DMAMUX_SYNC_STATE(/;"	d
IS_DMA_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_DMA_ALL_INSTANCE(/;"	d
IS_DMA_ALL_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_ALL_REQUEST(/;"	d
IS_DMA_BUFFER_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_BUFFER_SIZE(/;"	d
IS_DMA_DIRECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_DIRECTION(/;"	d
IS_DMA_MEMORY_DATA_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_MEMORY_DATA_SIZE(/;"	d
IS_DMA_MEMORY_INC_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_MEMORY_INC_STATE(/;"	d
IS_DMA_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_MODE(/;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_PERIPHERAL_DATA_SIZE(/;"	d
IS_DMA_PERIPHERAL_INC_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_PERIPHERAL_INC_STATE(/;"	d
IS_DMA_PRIORITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define IS_DMA_PRIORITY(/;"	d
IS_ETH_PROMISCIOUS_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_ETH_PROMISCIOUS_MODE /;"	d
IS_EXTI_CONFIG_LINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_CONFIG_LINE(/;"	d
IS_EXTI_GPIO_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_GPIO_PIN(/;"	d
IS_EXTI_GPIO_PORT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_GPIO_PORT(/;"	d
IS_EXTI_LINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_LINE(/;"	d
IS_EXTI_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_MODE(/;"	d
IS_EXTI_PENDING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_PENDING_EDGE(/;"	d
IS_EXTI_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define IS_EXTI_TRIGGER(/;"	d
IS_FLASH_BANK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_BANK(/;"	d
IS_FLASH_EMPTY_CHECK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define IS_FLASH_EMPTY_CHECK(/;"	d
IS_FLASH_FAST_PROGRAM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_FAST_PROGRAM_ADDRESS(/;"	d
IS_FLASH_LATENCY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_LATENCY(/;"	d
IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_MAIN_FIRSTHALF_MEM_ADDRESS(/;"	d
IS_FLASH_MAIN_MEM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_MAIN_MEM_ADDRESS(/;"	d
IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_MAIN_SECONDHALF_MEM_ADDRESS(/;"	d
IS_FLASH_PAGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_PAGE(/;"	d
IS_FLASH_PROGRAM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_PROGRAM_ADDRESS(/;"	d
IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(/;"	d
IS_FLASH_PROGRAM_OTP_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_PROGRAM_OTP_ADDRESS(/;"	d
IS_FLASH_TYPEERASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_TYPEERASE(/;"	d
IS_FLASH_TYPEPROGRAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_FLASH_TYPEPROGRAM(/;"	d
IS_FUNCTIONAL_STATE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
IS_GPIO_AF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define IS_GPIO_AF(/;"	d
IS_GPIO_AF_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_GPIO_AF_INSTANCE(/;"	d
IS_GPIO_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_GPIO_ALL_INSTANCE(/;"	d
IS_GPIO_LOCK_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_GPIO_LOCK_INSTANCE(/;"	d
IS_GPIO_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define IS_GPIO_MODE(/;"	d
IS_GPIO_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define IS_GPIO_PIN(/;"	d
IS_GPIO_PIN_ACTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define IS_GPIO_PIN_ACTION(/;"	d
IS_GPIO_PULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define IS_GPIO_PULL(/;"	d
IS_GPIO_SPEED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define IS_GPIO_SPEED(/;"	d
IS_HAL_REMAPDMA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_HAL_REMAPDMA /;"	d
IS_HAL_REMAP_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_HAL_REMAP_PIN(/;"	d
IS_HAL_SYSCFG_IRDA_ENV_SEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_HAL_SYSCFG_IRDA_ENV_SEL(/;"	d
IS_HAL_SYSCFG_IRDA_POL_SEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_HAL_SYSCFG_IRDA_POL_SEL(/;"	d
IS_I2C_ADDRESSING_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_ADDRESSING_MODE(/;"	d
IS_I2C_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_I2C_ALL_INSTANCE(/;"	d
IS_I2C_ANALOG_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define IS_I2C_ANALOG_FILTER(/;"	d
IS_I2C_DIGITAL_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define IS_I2C_DIGITAL_FILTER(/;"	d
IS_I2C_DUAL_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_DUAL_ADDRESS(/;"	d
IS_I2C_FASTMODEPLUS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define IS_I2C_FASTMODEPLUS(/;"	d
IS_I2C_GENERAL_CALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_GENERAL_CALL(/;"	d
IS_I2C_MEMADD_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_MEMADD_SIZE(/;"	d
IS_I2C_NO_STRETCH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_NO_STRETCH(/;"	d
IS_I2C_OWN_ADDRESS1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_OWN_ADDRESS1(/;"	d
IS_I2C_OWN_ADDRESS2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_OWN_ADDRESS2(/;"	d
IS_I2C_OWN_ADDRESS2_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_OWN_ADDRESS2_MASK(/;"	d
IS_I2C_TRANSFER_OPTIONS_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_TRANSFER_OPTIONS_REQUEST(/;"	d
IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(/;"	d
IS_I2C_WAKEUP_FROMSTOP_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(/;"	d
IS_I2S_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_I2S_ALL_INSTANCE(/;"	d
IS_I2S_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_I2S_INSTANCE /;"	d
IS_I2S_INSTANCE_EXT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_I2S_INSTANCE_EXT /;"	d
IS_IRDA_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_IRDA_INSTANCE(/;"	d
IS_IRDA_ONEBIT_SAMPLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_IRDA_ONEBIT_SAMPLE /;"	d
IS_IWDG_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_IWDG_ALL_INSTANCE(/;"	d
IS_LL_ADC_CLOCK	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_CLOCK(/;"	d	file:
IS_LL_ADC_CLOCK_FREQ_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_CLOCK_FREQ_MODE(/;"	d	file:
IS_LL_ADC_COMMON_CLOCK	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_COMMON_CLOCK(/;"	d	file:
IS_LL_ADC_DATA_ALIGN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_DATA_ALIGN(/;"	d	file:
IS_LL_ADC_LOW_POWER	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_LOW_POWER(/;"	d	file:
IS_LL_ADC_REG_CONTINUOUS_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_CONTINUOUS_MODE(/;"	d	file:
IS_LL_ADC_REG_DMA_TRANSFER	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_DMA_TRANSFER(/;"	d	file:
IS_LL_ADC_REG_OVR_DATA_BEHAVIOR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(/;"	d	file:
IS_LL_ADC_REG_SEQ_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_SEQ_MODE(/;"	d	file:
IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(/;"	d	file:
IS_LL_ADC_REG_SEQ_SCAN_LENGTH	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(/;"	d	file:
IS_LL_ADC_REG_TRIG_SOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_REG_TRIG_SOURCE(/;"	d	file:
IS_LL_ADC_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define IS_LL_ADC_RESOLUTION(/;"	d	file:
IS_LL_DMA_ALL_CHANNEL_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(/;"	d	file:
IS_LL_DMA_DIRECTION	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_DIRECTION(/;"	d	file:
IS_LL_DMA_MEMORYDATASIZE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_MEMORYDATASIZE(/;"	d	file:
IS_LL_DMA_MEMORYINCMODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_MEMORYINCMODE(/;"	d	file:
IS_LL_DMA_MODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_MODE(/;"	d	file:
IS_LL_DMA_NBDATA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_NBDATA(/;"	d	file:
IS_LL_DMA_PERIPHDATASIZE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHDATASIZE(/;"	d	file:
IS_LL_DMA_PERIPHINCMODE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHINCMODE(/;"	d	file:
IS_LL_DMA_PERIPHREQUEST	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHREQUEST(/;"	d	file:
IS_LL_DMA_PRIORITY	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define IS_LL_DMA_PRIORITY(/;"	d	file:
IS_LL_RCC_ADC_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_ADC_CLKSOURCE(/;"	d	file:
IS_LL_RCC_CEC_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_CEC_CLKSOURCE(/;"	d	file:
IS_LL_RCC_FDCAN_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_FDCAN_CLKSOURCE(/;"	d	file:
IS_LL_RCC_I2C_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_I2C_CLKSOURCE(/;"	d	file:
IS_LL_RCC_I2S_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_I2S_CLKSOURCE(/;"	d	file:
IS_LL_RCC_LPTIM_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_LPTIM_CLKSOURCE(/;"	d	file:
IS_LL_RCC_LPUART_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_LPUART_CLKSOURCE(/;"	d	file:
IS_LL_RCC_RNG_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_RNG_CLKSOURCE(/;"	d	file:
IS_LL_RCC_TIM_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_TIM_CLKSOURCE(/;"	d	file:
IS_LL_RCC_USART_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_USART_CLKSOURCE(/;"	d	file:
IS_LL_RCC_USB_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define IS_LL_RCC_USB_CLKSOURCE(/;"	d	file:
IS_LPUART_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_LPUART_INSTANCE(/;"	d
IS_LPUART_STOPBITS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_LPUART_STOPBITS(/;"	d
IS_MPU_ACCESS_BUFFERABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_ACCESS_BUFFERABLE(/;"	d
IS_MPU_ACCESS_CACHEABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_ACCESS_CACHEABLE(/;"	d
IS_MPU_ACCESS_SHAREABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_ACCESS_SHAREABLE(/;"	d
IS_MPU_INSTRUCTION_ACCESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_INSTRUCTION_ACCESS(/;"	d
IS_MPU_REGION_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_REGION_ENABLE(/;"	d
IS_MPU_REGION_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_REGION_NUMBER(/;"	d
IS_MPU_REGION_PERMISSION_ATTRIBUTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(/;"	d
IS_MPU_REGION_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_REGION_SIZE(/;"	d
IS_MPU_SUB_REGION_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_SUB_REGION_DISABLE(/;"	d
IS_MPU_TEX_LEVEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_MPU_TEX_LEVEL(/;"	d
IS_NBSECTORS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_NBSECTORS /;"	d
IS_NVIC_DEVICE_IRQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_NVIC_DEVICE_IRQ(/;"	d
IS_NVIC_PREEMPTION_PRIORITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_NVIC_PREEMPTION_PRIORITY(/;"	d
IS_OB_PCROP_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_PCROP_CONFIG(/;"	d
IS_OB_RDP_LEVEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_RDP_LEVEL(/;"	d
IS_OB_SDADC12_VDD_MONITOR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_OB_SDADC12_VDD_MONITOR /;"	d
IS_OB_SEC_BOOT_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_SEC_BOOT_LOCK(/;"	d
IS_OB_SEC_SIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_SEC_SIZE(/;"	d
IS_OB_USER_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_USER_CONFIG(/;"	d
IS_OB_USER_TYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_USER_TYPE(/;"	d
IS_OB_WDG_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_OB_WDG_SOURCE /;"	d
IS_OB_WRPAREA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OB_WRPAREA(/;"	d
IS_OPTIONBYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define IS_OPTIONBYTE(/;"	d
IS_PWR_BATTERY_RESISTOR_SELECT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_BATTERY_RESISTOR_SELECT(/;"	d
IS_PWR_FLASH_POWERDOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_FLASH_POWERDOWN(/;"	d
IS_PWR_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_GPIO(/;"	d
IS_PWR_GPIO_BIT_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_GPIO_BIT_NUMBER(/;"	d
IS_PWR_PVD_LEVEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_PVD_LEVEL(/;"	d
IS_PWR_PVD_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_PVD_MODE(/;"	d
IS_PWR_PVM_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_PVM_MODE(/;"	d
IS_PWR_PVM_TYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_PVM_TYPE(/;"	d
IS_PWR_REGULATOR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define IS_PWR_REGULATOR(/;"	d
IS_PWR_SLEEP_ENTRY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define IS_PWR_SLEEP_ENTRY(/;"	d
IS_PWR_STOP_ENTRY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define IS_PWR_STOP_ENTRY(/;"	d
IS_PWR_VOLTAGE_SCALING_RANGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define IS_PWR_VOLTAGE_SCALING_RANGE(/;"	d
IS_PWR_WAKEUP_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define IS_PWR_WAKEUP_PIN(/;"	d
IS_RCC_ADCCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_ADCCLKSOURCE(/;"	d
IS_RCC_CECCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CECCLKSOURCE(/;"	d
IS_RCC_CK48CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_CK48CLKSOURCE /;"	d
IS_RCC_CLOCKTYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_CLOCKTYPE(/;"	d
IS_RCC_CRS_ERRORLIMIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_ERRORLIMIT(/;"	d
IS_RCC_CRS_FREQERRORDIR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_FREQERRORDIR(/;"	d
IS_RCC_CRS_HSI48CALIBRATION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_HSI48CALIBRATION(/;"	d
IS_RCC_CRS_RELOADVALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_RELOADVALUE(/;"	d
IS_RCC_CRS_SYNC_DIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_SYNC_DIV(/;"	d
IS_RCC_CRS_SYNC_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_SYNC_POLARITY(/;"	d
IS_RCC_CRS_SYNC_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_CRS_SYNC_SOURCE(/;"	d
IS_RCC_FDCANCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_FDCANCLKSOURCE(/;"	d
IS_RCC_HCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HCLK(/;"	d
IS_RCC_HCLK_DIV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_HCLK_DIV /;"	d
IS_RCC_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HSE(/;"	d
IS_RCC_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HSI(/;"	d
IS_RCC_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HSI48(/;"	d
IS_RCC_HSIDIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HSIDIV(/;"	d
IS_RCC_HSI_CALIBRATION_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_HSI_CALIBRATION_VALUE(/;"	d
IS_RCC_I2C1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_I2C1CLKSOURCE(/;"	d
IS_RCC_I2C2CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_I2C2CLKSOURCE(/;"	d
IS_RCC_I2S1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_I2S1CLKSOURCE(/;"	d
IS_RCC_I2S2CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_I2S2CLKSOURCE(/;"	d
IS_RCC_LPTIM1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_LPTIM1CLKSOURCE(/;"	d
IS_RCC_LPTIM2CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_LPTIM2CLKSOURCE(/;"	d
IS_RCC_LPUART1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_LPUART1CLKSOURCE(/;"	d
IS_RCC_LPUART2CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_LPUART2CLKSOURCE(/;"	d
IS_RCC_LSCOSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_LSCOSOURCE(/;"	d
IS_RCC_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_LSE(/;"	d
IS_RCC_LSE_DRIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_LSE_DRIVE(/;"	d
IS_RCC_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_LSI(/;"	d
IS_RCC_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_MCO(/;"	d
IS_RCC_MCO1SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_MCO1SOURCE(/;"	d
IS_RCC_MCO2DIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_MCO2DIV(/;"	d
IS_RCC_MCO2SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_MCO2SOURCE(/;"	d
IS_RCC_MCODIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_MCODIV(/;"	d
IS_RCC_MCOSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_MCOSOURCE /;"	d
IS_RCC_MSIRANGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_MSIRANGE /;"	d
IS_RCC_OSCILLATORTYPE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_OSCILLATORTYPE(/;"	d
IS_RCC_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PCLK(/;"	d
IS_RCC_PERIPHCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_PERIPHCLK /;"	d
IS_RCC_PERIPHCLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_PERIPHCLOCK(/;"	d
IS_RCC_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLL(/;"	d
IS_RCC_PLLM_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLM_VALUE(/;"	d
IS_RCC_PLLN_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLN_VALUE(/;"	d
IS_RCC_PLLP_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLP_VALUE(/;"	d
IS_RCC_PLLQ_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLQ_VALUE(/;"	d
IS_RCC_PLLR_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLR_VALUE(/;"	d
IS_RCC_PLLSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_PLLSOURCE(/;"	d
IS_RCC_RNGCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_RNGCLKSOURCE(/;"	d
IS_RCC_RNGDIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_RNGDIV(/;"	d
IS_RCC_RTCCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_RTCCLKSOURCE(/;"	d
IS_RCC_RTCCLK_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_RTCCLK_SOURCE /;"	d
IS_RCC_SYSCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define IS_RCC_SYSCLKSOURCE(/;"	d
IS_RCC_SYSCLK_DIV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_RCC_SYSCLK_DIV /;"	d
IS_RCC_TIM15CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_TIM15CLKSOURCE(/;"	d
IS_RCC_TIM1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_TIM1CLKSOURCE(/;"	d
IS_RCC_USART1CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_USART1CLKSOURCE(/;"	d
IS_RCC_USART2CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_USART2CLKSOURCE(/;"	d
IS_RCC_USART3CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_USART3CLKSOURCE(/;"	d
IS_RCC_USBCLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define IS_RCC_USBCLKSOURCE(/;"	d
IS_RTC_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_RTC_ALL_INSTANCE(/;"	d
IS_SAI_BLOCK_MONO_STREO_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_SAI_BLOCK_MONO_STREO_MODE /;"	d
IS_SMARTCARD_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_SMARTCARD_INSTANCE(/;"	d
IS_SMARTCARD_ONEBIT_SAMPLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_SMARTCARD_ONEBIT_SAMPLING /;"	d
IS_SMBUS_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_SMBUS_ALL_INSTANCE(/;"	d
IS_SPI_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_SPI_ALL_INSTANCE(/;"	d
IS_SPI_BAUDRATE_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_BAUDRATE_PRESCALER(/;"	d
IS_SPI_CPHA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_CPHA(/;"	d
IS_SPI_CPOL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_CPOL(/;"	d
IS_SPI_CRC_CALCULATION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_CRC_CALCULATION(/;"	d
IS_SPI_CRC_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_CRC_LENGTH(/;"	d
IS_SPI_CRC_POLYNOMIAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_CRC_POLYNOMIAL(/;"	d
IS_SPI_DATASIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_DATASIZE(/;"	d
IS_SPI_DIRECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_DIRECTION(/;"	d
IS_SPI_DIRECTION_2LINES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_DIRECTION_2LINES(/;"	d
IS_SPI_DIRECTION_2LINES_OR_1LINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_DIRECTION_2LINES_OR_1LINE(/;"	d
IS_SPI_DMA_HANDLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_DMA_HANDLE(/;"	d
IS_SPI_FIRST_BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_FIRST_BIT(/;"	d
IS_SPI_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_MODE(/;"	d
IS_SPI_NSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_NSS(/;"	d
IS_SPI_NSSP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_NSSP(/;"	d
IS_SPI_TIMODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define IS_SPI_TIMODE(/;"	d
IS_SYSCFG_BREAK_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_BREAK_CONFIG(/;"	d
IS_SYSCFG_CLAMPINGDIODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_CLAMPINGDIODE(/;"	d
IS_SYSCFG_DBATT_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_DBATT_CONFIG(/;"	d
IS_SYSCFG_FASTMODEPLUS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_FASTMODEPLUS(/;"	d
IS_SYSCFG_FASTMODEPLUS_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_SYSCFG_FASTMODEPLUS_CONFIG /;"	d
IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(/;"	d
IS_SYSCFG_VREFBUF_TRIMMING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_VREFBUF_TRIMMING(/;"	d
IS_SYSCFG_VREFBUF_VOLTAGE_SCALE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(/;"	d
IS_SYSTICK_CLK_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define IS_SYSTICK_CLK_SOURCE(/;"	d
IS_TAMPER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER /;"	d
IS_TAMPER_ERASE_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_ERASE_MODE /;"	d
IS_TAMPER_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_FILTER /;"	d
IS_TAMPER_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_INTERRUPT /;"	d
IS_TAMPER_MASKFLAG_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_MASKFLAG_STATE /;"	d
IS_TAMPER_PRECHARGE_DURATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_PRECHARGE_DURATION /;"	d
IS_TAMPER_PULLUP_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_PULLUP_STATE /;"	d
IS_TAMPER_SAMPLING_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_SAMPLING_FREQ /;"	d
IS_TAMPER_TIMESTAMPONTAMPER_DETECTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION /;"	d
IS_TAMPER_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TAMPER_TRIGGER /;"	d
IS_TICKFREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define IS_TICKFREQ(/;"	d
IS_TIM_32B_COUNTER_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_32B_COUNTER_INSTANCE(/;"	d
IS_TIM_ADVANCED_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_ADVANCED_INSTANCE(/;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_AUTOMATIC_OUTPUT_STATE(/;"	d
IS_TIM_AUTORELOAD_PRELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_AUTORELOAD_PRELOAD(/;"	d
IS_TIM_BKIN2_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_BKIN2_INSTANCE(/;"	d
IS_TIM_BREAK2_AFMODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK2_AFMODE(/;"	d
IS_TIM_BREAK2_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK2_POLARITY(/;"	d
IS_TIM_BREAK2_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK2_STATE(/;"	d
IS_TIM_BREAKINPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_BREAKINPUT(/;"	d
IS_TIM_BREAKINPUTSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_BREAKINPUTSOURCE(/;"	d
IS_TIM_BREAKINPUTSOURCE_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_BREAKINPUTSOURCE_POLARITY(/;"	d
IS_TIM_BREAKINPUTSOURCE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_BREAKINPUTSOURCE_STATE(/;"	d
IS_TIM_BREAKSOURCE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_BREAKSOURCE_INSTANCE(/;"	d
IS_TIM_BREAK_AFMODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK_AFMODE(/;"	d
IS_TIM_BREAK_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK_FILTER(/;"	d
IS_TIM_BREAK_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_BREAK_INSTANCE(/;"	d
IS_TIM_BREAK_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK_POLARITY(/;"	d
IS_TIM_BREAK_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK_STATE(/;"	d
IS_TIM_BREAK_SYSTEM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_BREAK_SYSTEM(/;"	d
IS_TIM_CC1_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC1_INSTANCE(/;"	d
IS_TIM_CC2_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC2_INSTANCE(/;"	d
IS_TIM_CC3_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC3_INSTANCE(/;"	d
IS_TIM_CC4_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC4_INSTANCE(/;"	d
IS_TIM_CC5_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC5_INSTANCE(/;"	d
IS_TIM_CC6_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CC6_INSTANCE(/;"	d
IS_TIM_CCDMA_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CCDMA_INSTANCE(/;"	d
IS_TIM_CCXN_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CCXN_INSTANCE(/;"	d
IS_TIM_CCX_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CCX_INSTANCE(/;"	d
IS_TIM_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CHANNELS(/;"	d
IS_TIM_CLEARINPUT_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_FILTER(/;"	d
IS_TIM_CLEARINPUT_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_POLARITY(/;"	d
IS_TIM_CLEARINPUT_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_PRESCALER(/;"	d
IS_TIM_CLEARINPUT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLEARINPUT_SOURCE(/;"	d
IS_TIM_CLOCKDIVISION_DIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLOCKDIVISION_DIV(/;"	d
IS_TIM_CLOCKFILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLOCKFILTER(/;"	d
IS_TIM_CLOCKPOLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLOCKPOLARITY(/;"	d
IS_TIM_CLOCKPRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLOCKPRESCALER(/;"	d
IS_TIM_CLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_CLOCKSOURCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ITRX_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_TIX_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(/;"	d
IS_TIM_CLOCK_DIVISION_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_CLOCK_DIVISION_INSTANCE(/;"	d
IS_TIM_COMBINED3PHASEPWM_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(/;"	d
IS_TIM_COMMUTATION_EVENT_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_COMMUTATION_EVENT_INSTANCE(/;"	d
IS_TIM_COMPLEMENTARY_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_COMPLEMENTARY_CHANNELS(/;"	d
IS_TIM_COUNTER_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_COUNTER_MODE(/;"	d
IS_TIM_COUNTER_MODE_SELECT_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(/;"	d
IS_TIM_DEADTIME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_DEADTIME(/;"	d
IS_TIM_DMABURST_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_DMABURST_INSTANCE(/;"	d
IS_TIM_DMA_BASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_DMA_BASE(/;"	d
IS_TIM_DMA_CC_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_DMA_CC_INSTANCE(/;"	d
IS_TIM_DMA_DATA_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_DMA_DATA_LENGTH(/;"	d
IS_TIM_DMA_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_DMA_INSTANCE(/;"	d
IS_TIM_DMA_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_DMA_LENGTH(/;"	d
IS_TIM_DMA_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_DMA_SOURCE(/;"	d
IS_TIM_ENCODERINPUT_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_ENCODERINPUT_POLARITY(/;"	d
IS_TIM_ENCODER_INTERFACE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_ENCODER_INTERFACE_INSTANCE(/;"	d
IS_TIM_ENCODER_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_ENCODER_MODE(/;"	d
IS_TIM_ETRSEL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_ETRSEL_INSTANCE(/;"	d
IS_TIM_ETR_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_ETR_INSTANCE(/;"	d
IS_TIM_EVENT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_EVENT_SOURCE(/;"	d
IS_TIM_FAST_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_FAST_STATE(/;"	d
IS_TIM_GROUPCH5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_GROUPCH5(/;"	d
IS_TIM_HALL_INTERFACE_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TIM_HALL_INTERFACE_INSTANCE /;"	d
IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(/;"	d
IS_TIM_IC_FILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_IC_FILTER(/;"	d
IS_TIM_IC_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_IC_POLARITY(/;"	d
IS_TIM_IC_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_IC_PRESCALER(/;"	d
IS_TIM_IC_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_IC_SELECTION(/;"	d
IS_TIM_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_INSTANCE(/;"	d
IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(/;"	d
IS_TIM_LOCK_LEVEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_LOCK_LEVEL(/;"	d
IS_TIM_MASTER_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_MASTER_INSTANCE(/;"	d
IS_TIM_MSM_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_MSM_STATE(/;"	d
IS_TIM_OCCS_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_OCCS_INSTANCE(/;"	d
IS_TIM_OCIDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OCIDLE_STATE(/;"	d
IS_TIM_OCNIDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OCNIDLE_STATE(/;"	d
IS_TIM_OCN_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OCN_POLARITY(/;"	d
IS_TIM_OCXREF_CLEAR_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_OCXREF_CLEAR_INSTANCE(/;"	d
IS_TIM_OC_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OC_MODE(/;"	d
IS_TIM_OC_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OC_POLARITY(/;"	d
IS_TIM_OPM_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OPM_CHANNELS(/;"	d
IS_TIM_OPM_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OPM_MODE(/;"	d
IS_TIM_OSSI_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OSSI_STATE(/;"	d
IS_TIM_OSSR_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_OSSR_STATE(/;"	d
IS_TIM_PWM_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_PWM_MODE(/;"	d
IS_TIM_REMAP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_REMAP(/;"	d
IS_TIM_REMAP_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_REMAP_INSTANCE(/;"	d
IS_TIM_REPETITION_COUNTER_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_REPETITION_COUNTER_INSTANCE(/;"	d
IS_TIM_SLAVEMODE_TRIGGER_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(/;"	d
IS_TIM_SLAVE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_SLAVE_INSTANCE(/;"	d
IS_TIM_SLAVE_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_SLAVE_MODE(/;"	d
IS_TIM_TI1SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TI1SELECTION(/;"	d
IS_TIM_TISEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define IS_TIM_TISEL(/;"	d
IS_TIM_TISEL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_TISEL_INSTANCE(/;"	d
IS_TIM_TRGO2_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_TRGO2_INSTANCE(/;"	d
IS_TIM_TRGO2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRGO2_SOURCE(/;"	d
IS_TIM_TRGO_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRGO_SOURCE(/;"	d
IS_TIM_TRIGGERFILTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRIGGERFILTER(/;"	d
IS_TIM_TRIGGERPOLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRIGGERPOLARITY(/;"	d
IS_TIM_TRIGGERPRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRIGGERPRESCALER(/;"	d
IS_TIM_TRIGGER_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_TRIGGER_SELECTION(/;"	d
IS_TIM_UIFREMAP_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define IS_TIM_UIFREMAP_MODE(/;"	d
IS_TIM_XOR_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_TIM_XOR_INSTANCE(/;"	d
IS_TRANSFER_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_TRANSFER_MODE(/;"	d
IS_TRANSFER_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define IS_TRANSFER_REQUEST(/;"	d
IS_TYPEERASE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TYPEERASE /;"	d
IS_TYPEPROGRAM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TYPEPROGRAM /;"	d
IS_TYPEPROGRAMFLASH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_TYPEPROGRAMFLASH /;"	d
IS_UART_ADDRESSLENGTH_DETECT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define IS_UART_ADDRESSLENGTH_DETECT(/;"	d
IS_UART_ADVFEATURE_AUTOBAUDRATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_AUTOBAUDRATE(/;"	d
IS_UART_ADVFEATURE_AUTOBAUDRATEMODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(/;"	d
IS_UART_ADVFEATURE_DATAINV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_DATAINV(/;"	d
IS_UART_ADVFEATURE_DMAONRXERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_DMAONRXERROR(/;"	d
IS_UART_ADVFEATURE_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_INIT(/;"	d
IS_UART_ADVFEATURE_MSBFIRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_MSBFIRST(/;"	d
IS_UART_ADVFEATURE_RXINV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_RXINV(/;"	d
IS_UART_ADVFEATURE_STOPMODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_STOPMODE(/;"	d
IS_UART_ADVFEATURE_SWAP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_SWAP(/;"	d
IS_UART_ADVFEATURE_TXINV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ADVFEATURE_TXINV(/;"	d
IS_UART_ASSERTIONTIME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ASSERTIONTIME(/;"	d
IS_UART_BAUDRATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_BAUDRATE(/;"	d
IS_UART_DEASSERTIONTIME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_DEASSERTIONTIME(/;"	d
IS_UART_DE_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_DE_POLARITY(/;"	d
IS_UART_DMA_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_DMA_RX(/;"	d
IS_UART_DMA_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_DMA_TX(/;"	d
IS_UART_DRIVER_ENABLE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_DRIVER_ENABLE_INSTANCE(/;"	d
IS_UART_FIFO_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_FIFO_INSTANCE(/;"	d
IS_UART_HALFDUPLEX_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_HALFDUPLEX_INSTANCE(/;"	d
IS_UART_HALF_DUPLEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_HALF_DUPLEX(/;"	d
IS_UART_HARDWARE_FLOW_CONTROL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_HARDWARE_FLOW_CONTROL(/;"	d
IS_UART_HWFLOW_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_HWFLOW_INSTANCE(/;"	d
IS_UART_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_INSTANCE(/;"	d
IS_UART_LIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_LIN(/;"	d
IS_UART_LIN_BREAK_DETECT_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_LIN_BREAK_DETECT_LENGTH(/;"	d
IS_UART_LIN_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_LIN_INSTANCE(/;"	d
IS_UART_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_MODE(/;"	d
IS_UART_MUTE_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_MUTE_MODE(/;"	d
IS_UART_ONEBIT_SAMPLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_UART_ONEBIT_SAMPLE /;"	d
IS_UART_ONEBIT_SAMPLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_UART_ONEBIT_SAMPLING /;"	d
IS_UART_ONE_BIT_SAMPLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_ONE_BIT_SAMPLE(/;"	d
IS_UART_OVERRUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_OVERRUN(/;"	d
IS_UART_OVERSAMPLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_OVERSAMPLING(/;"	d
IS_UART_PARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_PARITY(/;"	d
IS_UART_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_PRESCALER(/;"	d
IS_UART_RECEIVER_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_RECEIVER_TIMEOUT(/;"	d
IS_UART_RECEIVER_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_RECEIVER_TIMEOUT_VALUE(/;"	d
IS_UART_REQUEST_PARAMETER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_REQUEST_PARAMETER(/;"	d
IS_UART_RXFIFO_THRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define IS_UART_RXFIFO_THRESHOLD(/;"	d
IS_UART_SPI_SLAVE_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_SPI_SLAVE_INSTANCE(/;"	d
IS_UART_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_STATE(/;"	d
IS_UART_STOPBITS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_STOPBITS(/;"	d
IS_UART_TXFIFO_THRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define IS_UART_TXFIFO_THRESHOLD(/;"	d
IS_UART_WAKEUPMETHOD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_WAKEUPMETHOD(/;"	d
IS_UART_WAKEUPMETHODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_UART_WAKEUPMETHODE /;"	d
IS_UART_WAKEUP_FROMSTOP_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(/;"	d
IS_UART_WAKEUP_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define IS_UART_WAKEUP_SELECTION(/;"	d
IS_UART_WORD_LENGTH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define IS_UART_WORD_LENGTH(/;"	d
IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(/;"	d
IS_USART_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_USART_INSTANCE(/;"	d
IS_WAKEUP_CLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_WAKEUP_CLOCK /;"	d
IS_WAKEUP_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_WAKEUP_COUNTER /;"	d
IS_WRPAREA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IS_WRPAREA /;"	d
IS_WWDG_ALL_INSTANCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IS_WWDG_ALL_INSTANCE(/;"	d
IT	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:2
IT	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:2
IT	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:2
IT	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:2
ITATBCTR0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  Integration Test ATB Contro/;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  Integration Test ATB Contro/;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  Integration Test ATB Contro/;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
ITATBCTR0	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/W)  Integration Test ATB Contro/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/W)  Integration Test ATB Contro/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/W)  Integration Test ATB Contro/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
ITATBCTR2	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
ITCMCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ITCMCR;                 \/*!< Offset: 0x290 (R\/W)  Instruction Tightly-Coupled/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
ITCMCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ITCMCR;                 \/*!< Offset: 0x290 (R\/W)  Instruction Tightly-Coupled/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
ITCTRL	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
ITFTTD0	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t ITFTTD0;                \/*!< Offset: 0xEEC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
ITFTTD0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ITFTTD0;                \/*!< Offset: 0xEEC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
ITFTTD0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ITFTTD0;                \/*!< Offset: 0xEEC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
ITFTTD1	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t ITFTTD1;                \/*!< Offset: 0xEFC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
ITFTTD1	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t ITFTTD1;                \/*!< Offset: 0xEFC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
ITFTTD1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t ITFTTD1;                \/*!< Offset: 0xEFC (R\/ )  Integration Test FIFO Test /;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
ITM	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_cm33.h	/^  #define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_cm35p.h	/^  #define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM /;"	d
ITM	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_BASE /;"	d
ITM_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_BASE /;"	d
ITM_CheckChar	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_CheckChar	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_IMCR_INTEGRATION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IMCR_INTEGRATION_Msk /;"	d
ITM_IMCR_INTEGRATION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IMCR_INTEGRATION_Pos /;"	d
ITM_IRR_ATREADYM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IRR_ATREADYM_Msk /;"	d
ITM_IRR_ATREADYM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IRR_ATREADYM_Pos /;"	d
ITM_IWR_ATVALIDM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IWR_ATVALIDM_Msk /;"	d
ITM_IWR_ATVALIDM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_IWR_ATVALIDM_Pos /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_Access_Msk /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_Access_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_Access_Pos /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_ByteAcc_Msk /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_ByteAcc_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_ByteAcc_Pos /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_Present_Msk /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_LSR_Present_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_LSR_Present_Pos /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_armv81mml.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_armv8mml.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_cm3.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_cm33.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_cm35p.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_cm4.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_cm7.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_RXBUFFER_EMPTY	Drivers/CMSIS/Include/core_sc300.h	/^#define                 ITM_RXBUFFER_EMPTY /;"	d
ITM_ReceiveChar	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_ReceiveChar	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
ITM_STIM_DISABLED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_STIM_DISABLED_Msk /;"	d
ITM_STIM_DISABLED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_STIM_DISABLED_Msk /;"	d
ITM_STIM_DISABLED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_STIM_DISABLED_Msk /;"	d
ITM_STIM_DISABLED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_STIM_DISABLED_Msk /;"	d
ITM_STIM_DISABLED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_STIM_DISABLED_Pos /;"	d
ITM_STIM_DISABLED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_STIM_DISABLED_Pos /;"	d
ITM_STIM_DISABLED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_STIM_DISABLED_Pos /;"	d
ITM_STIM_DISABLED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_STIM_DISABLED_Pos /;"	d
ITM_STIM_FIFOREADY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_STIM_FIFOREADY_Msk /;"	d
ITM_STIM_FIFOREADY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_STIM_FIFOREADY_Msk /;"	d
ITM_STIM_FIFOREADY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_STIM_FIFOREADY_Msk /;"	d
ITM_STIM_FIFOREADY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_STIM_FIFOREADY_Msk /;"	d
ITM_STIM_FIFOREADY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_STIM_FIFOREADY_Pos /;"	d
ITM_STIM_FIFOREADY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_STIM_FIFOREADY_Pos /;"	d
ITM_STIM_FIFOREADY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_STIM_FIFOREADY_Pos /;"	d
ITM_STIM_FIFOREADY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_STIM_FIFOREADY_Pos /;"	d
ITM_SendChar	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_SendChar	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_BUSY_Msk /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_BUSY_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_BUSY_Pos /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_DWTENA_Msk /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_DWTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_DWTENA_Pos /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_GTSFREQ_Msk /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_GTSFREQ_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_GTSFREQ_Pos /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_ITMENA_Msk /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_ITMENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_ITMENA_Pos /;"	d
ITM_TCR_STALLENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_STALLENA_Msk /;"	d
ITM_TCR_STALLENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_STALLENA_Msk /;"	d
ITM_TCR_STALLENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_STALLENA_Msk /;"	d
ITM_TCR_STALLENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_STALLENA_Msk /;"	d
ITM_TCR_STALLENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_STALLENA_Pos /;"	d
ITM_TCR_STALLENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_STALLENA_Pos /;"	d
ITM_TCR_STALLENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_STALLENA_Pos /;"	d
ITM_TCR_STALLENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_STALLENA_Pos /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_SWOENA_Msk /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SWOENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_SWOENA_Pos /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_SYNCENA_Msk /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_SYNCENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_SYNCENA_Pos /;"	d
ITM_TCR_TRACEBUSID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TRACEBUSID_Msk /;"	d
ITM_TCR_TRACEBUSID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TRACEBUSID_Msk /;"	d
ITM_TCR_TRACEBUSID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TRACEBUSID_Msk /;"	d
ITM_TCR_TRACEBUSID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TRACEBUSID_Msk /;"	d
ITM_TCR_TRACEBUSID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TRACEBUSID_Pos /;"	d
ITM_TCR_TRACEBUSID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TRACEBUSID_Pos /;"	d
ITM_TCR_TRACEBUSID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TRACEBUSID_Pos /;"	d
ITM_TCR_TRACEBUSID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TRACEBUSID_Pos /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TSENA_Msk /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TSENA_Pos /;"	d
ITM_TCR_TSPRESCALE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TSPRESCALE_Msk /;"	d
ITM_TCR_TSPRESCALE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TSPRESCALE_Msk /;"	d
ITM_TCR_TSPRESCALE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TSPRESCALE_Msk /;"	d
ITM_TCR_TSPRESCALE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TSPRESCALE_Msk /;"	d
ITM_TCR_TSPRESCALE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TCR_TSPRESCALE_Pos /;"	d
ITM_TCR_TSPRESCALE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TCR_TSPRESCALE_Pos /;"	d
ITM_TCR_TSPRESCALE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TCR_TSPRESCALE_Pos /;"	d
ITM_TCR_TSPRESCALE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TCR_TSPRESCALE_Pos /;"	d
ITM_TCR_TSPrescale_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TSPrescale_Msk /;"	d
ITM_TCR_TSPrescale_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TSPrescale_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TSPrescale_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TSPrescale_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TSPrescale_Pos /;"	d
ITM_TCR_TraceBusID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TraceBusID_Msk /;"	d
ITM_TCR_TraceBusID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TCR_TraceBusID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TCR_TraceBusID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TCR_TraceBusID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TCR_TraceBusID_Pos /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TPR_PRIVMASK_Msk /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_TPR_PRIVMASK_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define ITM_TPR_PRIVMASK_Pos /;"	d
ITM_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon6a8602f70d08
ITM_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} ITM_Type;$/;"	t	typeref:struct:__anonffb61ee60d08
ITM_Type	Drivers/CMSIS/Include/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon06ecd1f50d08
ITM_Type	Drivers/CMSIS/Include/core_cm33.h	/^} ITM_Type;$/;"	t	typeref:struct:__anone4871ec80d08
ITM_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon756d223a0d08
ITM_Type	Drivers/CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon06ecd6360d08
ITM_Type	Drivers/CMSIS/Include/core_cm7.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon06ece2f90d08
ITM_Type	Drivers/CMSIS/Include/core_sc300.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon2db989db0d08
ITMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState ITMode;     \/*!< Specify whether the analog watchdog is configured in interru/;"	m	struct:__anon8c95057b0408	typeref:typename:FunctionalState
ITNS	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anon6a8602f70908	typeref:typename:__IOM uint32_t[16U]
ITNS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anonffb016bb0908	typeref:typename:__IOM uint32_t[16U]
ITNS	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anonffb61ee60908	typeref:typename:__IOM uint32_t[16U]
ITNS	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anone48692670908	typeref:typename:__IOM uint32_t[16U]
ITNS	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anone4871ec80908	typeref:typename:__IOM uint32_t[16U]
ITNS	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t ITNS[16U];              \/*!< Offset: 0x280 (R\/W)  Interrupt Non-Secure State /;"	m	struct:__anon756d223a0908	typeref:typename:__IOM uint32_t[16U]
ITStatus	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon998c3b0e0103
IT_LINE_SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t IT_LINE_SR[32]; \/*!< SYSCFG configuration IT_LINE register,             Address/;"	m	struct:__anon90f9dfd51608	typeref:typename:__IO uint32_t[32]
IWDG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG /;"	d
IWDG_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_BASE /;"	d
IWDG_KR_KEY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_KR_KEY /;"	d
IWDG_KR_KEY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_KR_KEY_Msk /;"	d
IWDG_KR_KEY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_KR_KEY_Pos /;"	d
IWDG_PR_PR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR /;"	d
IWDG_PR_PR_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR_2 /;"	d
IWDG_PR_PR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR_Msk /;"	d
IWDG_PR_PR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_PR_PR_Pos /;"	d
IWDG_RLR_RL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_RLR_RL /;"	d
IWDG_RLR_RL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_RLR_RL_Msk /;"	d
IWDG_RLR_RL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_RLR_RL_Pos /;"	d
IWDG_SR_PVU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_PVU /;"	d
IWDG_SR_PVU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_PVU_Msk /;"	d
IWDG_SR_PVU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_PVU_Pos /;"	d
IWDG_SR_RVU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_RVU /;"	d
IWDG_SR_RVU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_RVU_Msk /;"	d
IWDG_SR_RVU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_RVU_Pos /;"	d
IWDG_SR_WVU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_WVU /;"	d
IWDG_SR_WVU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_WVU_Msk /;"	d
IWDG_SR_WVU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_SR_WVU_Pos /;"	d
IWDG_STDBY_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IWDG_STDBY_ACTIVE /;"	d
IWDG_STDBY_FREEZE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IWDG_STDBY_FREEZE /;"	d
IWDG_STOP_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IWDG_STOP_ACTIVE /;"	d
IWDG_STOP_FREEZE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define IWDG_STOP_FREEZE /;"	d
IWDG_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51008
IWDG_WINR_WIN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_WINR_WIN /;"	d
IWDG_WINR_WIN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_WINR_WIN_Msk /;"	d
IWDG_WINR_WIN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define IWDG_WINR_WIN_Pos /;"	d
IWR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t IWR;                    \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Regis/;"	m	struct:__anon6a8602f70d08	typeref:typename:__OM uint32_t
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  ADC_InitTypeDef               Init;                   \/*!< ADC initialization parameters and /;"	m	struct:__ADC_HandleTypeDef	typeref:typename:ADC_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  CRC_InitTypeDef             Init;        \/*!< CRC configuration parameters *\/$/;"	m	struct:__anon8cc0e3cb0308	typeref:typename:CRC_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMA_InitTypeDef                 Init;                               \/*!< DMA communication pa/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMA_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  I2C_InitTypeDef            Init;           \/*!< I2C communication parameters              *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:I2C_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  SPI_InitTypeDef            Init;           \/*!< SPI communication parameters             *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:SPI_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  TIM_Base_InitTypeDef               Init;              \/*!< TIM Time Base required parameters /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:TIM_Base_InitTypeDef
Init	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_InitTypeDef         Init;                     \/*!< UART communication parameters      *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:UART_InitTypeDef
InitValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t InitValue;                 \/*!< Init value to initiate CRC computation. No need to s/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint32_t
Initialized	Core/Src/ssd1306.c	/^	uint8_t Initialized;$/;"	m	struct:__anonecc56f190108	typeref:typename:uint8_t	file:
InputDataFormat	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t InputDataFormat;                \/*!< This parameter is a value of @ref CRC_Input_Buf/;"	m	struct:__anon8cc0e3cb0308	typeref:typename:uint32_t
InputDataInversionMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t InputDataInversionMode;    \/*!< This parameter is a value of @ref CRCEx_Input_Data_I/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint32_t
InputTrigger	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  InputTrigger;      \/*!< Input Trigger source$/;"	m	struct:__anon8defbf7d0908	typeref:typename:uint32_t
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  ADC_TypeDef                   *Instance;              \/*!< Register base address *\/$/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:ADC_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  CRC_TypeDef                 *Instance;   \/*!< Register base address        *\/$/;"	m	struct:__anon8cc0e3cb0308	typeref:typename:CRC_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  DMA_Channel_TypeDef             *Instance;                          \/*!< Register base addres/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:DMA_Channel_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  I2C_TypeDef                *Instance;      \/*!< I2C registers base address                *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:I2C_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  SPI_TypeDef                *Instance;      \/*!< SPI registers base address               *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:SPI_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  TIM_TypeDef                        *Instance;         \/*!< Register base address             /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:TIM_TypeDef *
Instance	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  USART_TypeDef            *Instance;                \/*!< UART registers base address        *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:USART_TypeDef *
Inverted	Core/Src/ssd1306.c	/^	uint8_t Inverted;$/;"	m	struct:__anonecc56f190108	typeref:typename:uint8_t	file:
IsBufferable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t IsBufferable;          \/*!< Specifies the bufferable status of the protected region.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
IsCacheable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t IsCacheable;           \/*!< Specifies the cacheable status of the region protected.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
IsShareable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t IsShareable;           \/*!< Specifies the shareability status of the protected region/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
JQOVF_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define JQOVF_EVENT /;"	d
JUMBO_FRAME_PAYLOAD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define JUMBO_FRAME_PAYLOAD /;"	d
KEYR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t KEYR;         \/*!< FLASH Key register,                                Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
KR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t KR;          \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon90f9dfd51008	typeref:typename:__IO uint32_t
KR_KEY_DWA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define KR_KEY_DWA /;"	d
KR_KEY_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define KR_KEY_ENABLE /;"	d
KR_KEY_EWA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define KR_KEY_EWA /;"	d
KR_KEY_RELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define KR_KEY_RELOAD /;"	d
LAGAIN	Core/Src/dns.c	/^#define	LAGAIN /;"	d	file:
LAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon6a8602f70d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  Software Lock Access Regist/;"	m	struct:__anonffb016bb0d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anonffb61ee60d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  Software Lock Access Regist/;"	m	struct:__anonffb61ee61008	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm3.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anone4871ec80d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon756d223a0d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm4.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon06ecd6360d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 (  W)  Lock Access Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon06ece2f90d08	typeref:typename:__OM uint32_t
LAR	Drivers/CMSIS/Include/core_sc300.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon2db989db0d08	typeref:typename:__OM uint32_t
LCKR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t LCKR;        \/*!< GPIO port configuration lock register, Address offset: 0x1C  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
LDGAIN	Core/Src/dns.c	/^#define	LDGAIN /;"	d	file:
LIBS	Debug/objects.mk	/^LIBS :=$/;"	m
LL_ADC_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD1 /;"	d
LL_ADC_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD2 /;"	d
LL_ADC_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD3 /;"	d
LL_ADC_AWD_ALL_CHANNELS_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_ALL_CHANNELS_REG /;"	d
LL_ADC_AWD_CHANNEL_0_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_0_REG /;"	d
LL_ADC_AWD_CHANNEL_10_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_10_REG /;"	d
LL_ADC_AWD_CHANNEL_11_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_11_REG /;"	d
LL_ADC_AWD_CHANNEL_12_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_12_REG /;"	d
LL_ADC_AWD_CHANNEL_13_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_13_REG /;"	d
LL_ADC_AWD_CHANNEL_14_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_14_REG /;"	d
LL_ADC_AWD_CHANNEL_15_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_15_REG /;"	d
LL_ADC_AWD_CHANNEL_16_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_16_REG /;"	d
LL_ADC_AWD_CHANNEL_17_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_17_REG /;"	d
LL_ADC_AWD_CHANNEL_18_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_18_REG /;"	d
LL_ADC_AWD_CHANNEL_1_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_1_REG /;"	d
LL_ADC_AWD_CHANNEL_2_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_2_REG /;"	d
LL_ADC_AWD_CHANNEL_3_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_3_REG /;"	d
LL_ADC_AWD_CHANNEL_4_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_4_REG /;"	d
LL_ADC_AWD_CHANNEL_5_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_5_REG /;"	d
LL_ADC_AWD_CHANNEL_6_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_6_REG /;"	d
LL_ADC_AWD_CHANNEL_7_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_7_REG /;"	d
LL_ADC_AWD_CHANNEL_8_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_8_REG /;"	d
LL_ADC_AWD_CHANNEL_9_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_9_REG /;"	d
LL_ADC_AWD_CH_TEMPSENSOR_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_TEMPSENSOR_REG /;"	d
LL_ADC_AWD_CH_VBAT_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_VBAT_REG /;"	d
LL_ADC_AWD_CH_VREFINT_REG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_VREFINT_REG /;"	d
LL_ADC_AWD_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_DISABLE /;"	d
LL_ADC_AWD_THRESHOLDS_HIGH_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW /;"	d
LL_ADC_AWD_THRESHOLD_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLD_HIGH /;"	d
LL_ADC_AWD_THRESHOLD_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLD_LOW /;"	d
LL_ADC_CHANNEL_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_0 /;"	d
LL_ADC_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_1 /;"	d
LL_ADC_CHANNEL_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_10 /;"	d
LL_ADC_CHANNEL_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_11 /;"	d
LL_ADC_CHANNEL_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_12 /;"	d
LL_ADC_CHANNEL_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_13 /;"	d
LL_ADC_CHANNEL_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_14 /;"	d
LL_ADC_CHANNEL_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_15 /;"	d
LL_ADC_CHANNEL_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_16 /;"	d
LL_ADC_CHANNEL_17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_17 /;"	d
LL_ADC_CHANNEL_18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_18 /;"	d
LL_ADC_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_2 /;"	d
LL_ADC_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_3 /;"	d
LL_ADC_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_4 /;"	d
LL_ADC_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_5 /;"	d
LL_ADC_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_6 /;"	d
LL_ADC_CHANNEL_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_7 /;"	d
LL_ADC_CHANNEL_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_8 /;"	d
LL_ADC_CHANNEL_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_9 /;"	d
LL_ADC_CHANNEL_TEMPSENSOR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_TEMPSENSOR /;"	d
LL_ADC_CHANNEL_VBAT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_VBAT /;"	d
LL_ADC_CHANNEL_VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_VREFINT /;"	d
LL_ADC_CLOCK_ASYNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC /;"	d
LL_ADC_CLOCK_ASYNC_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV1 /;"	d
LL_ADC_CLOCK_ASYNC_DIV10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV10 /;"	d
LL_ADC_CLOCK_ASYNC_DIV12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV12 /;"	d
LL_ADC_CLOCK_ASYNC_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV128 /;"	d
LL_ADC_CLOCK_ASYNC_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV16 /;"	d
LL_ADC_CLOCK_ASYNC_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV2 /;"	d
LL_ADC_CLOCK_ASYNC_DIV256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV256 /;"	d
LL_ADC_CLOCK_ASYNC_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV32 /;"	d
LL_ADC_CLOCK_ASYNC_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV4 /;"	d
LL_ADC_CLOCK_ASYNC_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV6 /;"	d
LL_ADC_CLOCK_ASYNC_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV64 /;"	d
LL_ADC_CLOCK_ASYNC_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC_DIV8 /;"	d
LL_ADC_CLOCK_FREQ_MODE_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_FREQ_MODE_HIGH /;"	d
LL_ADC_CLOCK_FREQ_MODE_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_FREQ_MODE_LOW /;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_SYNC_PCLK_DIV1 /;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_SYNC_PCLK_DIV2 /;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_CLOCK_SYNC_PCLK_DIV4 /;"	d
LL_ADC_ClearFlag_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_CCRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOCAL(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ClearFlag_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_CommonDeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f	typeref:typename:ErrorStatus
LL_ADC_CommonInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_Co/;"	f	typeref:typename:ErrorStatus
LL_ADC_CommonInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^} LL_ADC_CommonInitTypeDef;$/;"	t	typeref:struct:__anon9849d99e0108
LL_ADC_CommonStructInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)$/;"	f	typeref:typename:void
LL_ADC_ConfigAnalogWDThresholds	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t /;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_ConfigOverSamplingRatioShift	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DATA_ALIGN_LEFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DATA_ALIGN_LEFT /;"	d
LL_ADC_DATA_ALIGN_RIGHT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DATA_ALIGN_RIGHT /;"	d
LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES /;"	d
LL_ADC_DELAY_INTERNAL_REGUL_STAB_US	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US /;"	d
LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US /;"	d
LL_ADC_DELAY_TEMPSENSOR_STAB_US	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DELAY_TEMPSENSOR_STAB_US /;"	d
LL_ADC_DELAY_VREFINT_STAB_US	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DELAY_VREFINT_STAB_US /;"	d
LL_ADC_DMA_GetRegAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_DMA_REG_REGULAR_DATA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_DMA_REG_REGULAR_DATA /;"	d
LL_ADC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:ErrorStatus
LL_ADC_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_CCRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOCAL(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableIT_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_DisableInternalRegulator	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_CCRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOCAL(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableIT_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_EnableInternalRegulator	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_FLAG_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_ADRDY /;"	d
LL_ADC_FLAG_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_AWD1 /;"	d
LL_ADC_FLAG_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_AWD2 /;"	d
LL_ADC_FLAG_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_AWD3 /;"	d
LL_ADC_FLAG_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_CCRDY /;"	d
LL_ADC_FLAG_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOC /;"	d
LL_ADC_FLAG_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOCAL /;"	d
LL_ADC_FLAG_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOS /;"	d
LL_ADC_FLAG_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOSMP /;"	d
LL_ADC_FLAG_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_FLAG_OVR /;"	d
LL_ADC_GROUP_REGULAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_GROUP_REGULAR /;"	d
LL_ADC_GetAnalogWDMonitChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetAnalogWDThresholds	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetCalibrationFactor	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetChannelSamplingTime	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetClock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetCommonClock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetCommonFrequencyMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetCommonPathInternalCh	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetDataAlignment	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetLowPowerMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetOverSamplingDiscont	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetOverSamplingRatio	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetOverSamplingScope	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetOverSamplingShift	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetResolution	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetSamplingTimeCommonChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t Sampli/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_GetTriggerFrequencyMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetTriggerFrequencyMode(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IT_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_ADRDY /;"	d
LL_ADC_IT_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_AWD1 /;"	d
LL_ADC_IT_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_AWD2 /;"	d
LL_ADC_IT_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_AWD3 /;"	d
LL_ADC_IT_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_CCRDY /;"	d
LL_ADC_IT_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_EOC /;"	d
LL_ADC_IT_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_EOCAL /;"	d
LL_ADC_IT_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_EOS /;"	d
LL_ADC_IT_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_EOSMP /;"	d
LL_ADC_IT_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_IT_OVR /;"	d
LL_ADC_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)$/;"	f	typeref:typename:ErrorStatus
LL_ADC_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^} LL_ADC_InitTypeDef;$/;"	t	typeref:struct:__anon9849d99e0208
LL_ADC_IsActiveFlag_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_CCRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCAL(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsActiveFlag_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsCalibrationOnGoing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsDisableOngoing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabled	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_ADRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD2(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD3(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_CCRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_CCRDY(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_EOC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_EOCAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCAL(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_EOS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_EOSMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsEnabledIT_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_IsInternalRegulatorEnabled	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_LP_AUTOPOWEROFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOPOWEROFF /;"	d
LL_ADC_LP_AUTOWAIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOWAIT /;"	d
LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF /;"	d
LL_ADC_LP_MODE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_LP_MODE_NONE /;"	d
LL_ADC_OVS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_DISABLE /;"	d
LL_ADC_OVS_GRP_REGULAR_CONTINUED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_GRP_REGULAR_CONTINUED /;"	d
LL_ADC_OVS_RATIO_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_128 /;"	d
LL_ADC_OVS_RATIO_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_16 /;"	d
LL_ADC_OVS_RATIO_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_2 /;"	d
LL_ADC_OVS_RATIO_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_256 /;"	d
LL_ADC_OVS_RATIO_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_32 /;"	d
LL_ADC_OVS_RATIO_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_4 /;"	d
LL_ADC_OVS_RATIO_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_64 /;"	d
LL_ADC_OVS_RATIO_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_RATIO_8 /;"	d
LL_ADC_OVS_REG_CONT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_REG_CONT /;"	d
LL_ADC_OVS_REG_DISCONT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_REG_DISCONT /;"	d
LL_ADC_OVS_SHIFT_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_NONE /;"	d
LL_ADC_OVS_SHIFT_RIGHT_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_1 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_2 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_3 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_4 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_5 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_6 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_7 /;"	d
LL_ADC_OVS_SHIFT_RIGHT_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_OVS_SHIFT_RIGHT_8 /;"	d
LL_ADC_PATH_INTERNAL_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_NONE /;"	d
LL_ADC_PATH_INTERNAL_TEMPSENSOR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_TEMPSENSOR /;"	d
LL_ADC_PATH_INTERNAL_VBAT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_VBAT /;"	d
LL_ADC_PATH_INTERNAL_VREFINT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_VREFINT /;"	d
LL_ADC_REG_CONV_CONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_CONV_CONTINUOUS /;"	d
LL_ADC_REG_CONV_SINGLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_CONV_SINGLE /;"	d
LL_ADC_REG_DMA_TRANSFER_LIMITED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_LIMITED /;"	d
LL_ADC_REG_DMA_TRANSFER_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_NONE /;"	d
LL_ADC_REG_DMA_TRANSFER_UNLIMITED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED /;"	d
LL_ADC_REG_GetContinuousMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetDMATransfer	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetOverrun	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerConfigurable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerConfigurable(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerDiscont	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerRanks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetSequencerScanDirection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetTriggerEdge	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_GetTriggerSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)$/;"	f	typeref:typename:ErrorStatus
LL_ADC_REG_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^} LL_ADC_REG_InitTypeDef;$/;"	t	typeref:struct:__anon9849d99e0308
LL_ADC_REG_IsConversionOngoing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_IsStopConversionOngoing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_IsTriggerSourceSWStart	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_OVR_DATA_OVERWRITTEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_OVR_DATA_OVERWRITTEN /;"	d
LL_ADC_REG_OVR_DATA_PRESERVED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_OVR_DATA_PRESERVED /;"	d
LL_ADC_REG_RANK_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_1 /;"	d
LL_ADC_REG_RANK_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_2 /;"	d
LL_ADC_REG_RANK_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_3 /;"	d
LL_ADC_REG_RANK_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_4 /;"	d
LL_ADC_REG_RANK_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_5 /;"	d
LL_ADC_REG_RANK_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_6 /;"	d
LL_ADC_REG_RANK_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_7 /;"	d
LL_ADC_REG_RANK_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_RANK_8 /;"	d
LL_ADC_REG_ReadConversionData10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint16_t
LL_ADC_REG_ReadConversionData12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint16_t
LL_ADC_REG_ReadConversionData32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_ADC_REG_ReadConversionData6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint8_t
LL_ADC_REG_ReadConversionData8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint8_t
LL_ADC_REG_SEQ_CONFIGURABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_CONFIGURABLE /;"	d
LL_ADC_REG_SEQ_DISCONT_1RANK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_DISCONT_1RANK /;"	d
LL_ADC_REG_SEQ_DISCONT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_DISCONT_DISABLE /;"	d
LL_ADC_REG_SEQ_FIXED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_FIXED /;"	d
LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD /;"	d
LL_ADC_REG_SEQ_SCAN_DIR_FORWARD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD /;"	d
LL_ADC_REG_SEQ_SCAN_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_DISABLE /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS /;"	d
LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS /;"	d
LL_ADC_REG_SetContinuousMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetDMATransfer	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetOverrun	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerChAdd	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerChRem	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerConfigurable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerConfigurable(ADC_TypeDef *ADCx, uint32_t Configurabi/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerDiscont	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerRanks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Cha/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetSequencerScanDirection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirect/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetTriggerEdge	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_SetTriggerSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_StartConversion	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_StopConversion	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_REG_StructInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)$/;"	f	typeref:typename:void
LL_ADC_REG_TRIG_EXT_EXTI_LINE11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11 /;"	d
LL_ADC_REG_TRIG_EXT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_FALLING /;"	d
LL_ADC_REG_TRIG_EXT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_RISING /;"	d
LL_ADC_REG_TRIG_EXT_RISINGFALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_RISINGFALLING /;"	d
LL_ADC_REG_TRIG_EXT_TIM15_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM1_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM1_CH4 /;"	d
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 /;"	d
LL_ADC_REG_TRIG_EXT_TIM2_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM3_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM4_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM4_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM6_TRGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM6_TRGO /;"	d
LL_ADC_REG_TRIG_SOFTWARE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_SOFTWARE /;"	d
LL_ADC_RESOLUTION_10B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_10B /;"	d
LL_ADC_RESOLUTION_12B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_12B /;"	d
LL_ADC_RESOLUTION_6B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_6B /;"	d
LL_ADC_RESOLUTION_8B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_8B /;"	d
LL_ADC_ReadReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_ReadReg(/;"	d
LL_ADC_SAMPLINGTIME_12CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_12CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_160CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_160CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_19CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_19CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_1CYCLE_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_1CYCLE_5 /;"	d
LL_ADC_SAMPLINGTIME_39CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_39CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_3CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_3CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_79CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_79CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_7CYCLES_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_7CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_COMMON_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_COMMON_1 /;"	d
LL_ADC_SAMPLINGTIME_COMMON_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_COMMON_2 /;"	d
LL_ADC_SetAnalogWDMonitChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t /;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetAnalogWDThresholds	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCalibrationFactor	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t CalibrationFactor)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetChannelSamplingTime	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetClock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCommonClock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonCloc/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCommonFrequencyMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonFrequencyMode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Co/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCommonPathInternalCh	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCommonPathInternalChAdd	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetCommonPathInternalChRem	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetDataAlignment	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetLowPowerMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetOverSamplingDiscont	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDisco/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetOverSamplingScope	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetResolution	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetSamplingTimeCommonChannels	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTi/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_SetTriggerFrequencyMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetTriggerFrequencyMode(ADC_TypeDef *ADCx, uint32_t TriggerFrequency/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_StartCalibration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_ADC_StructInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)$/;"	f	typeref:typename:void
LL_ADC_TEMPERATURE_CALC_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_TEMPERATURE_CALC_ERROR /;"	d
LL_ADC_TRIGGER_FREQ_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_TRIGGER_FREQ_HIGH /;"	d
LL_ADC_TRIGGER_FREQ_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_TRIGGER_FREQ_LOW /;"	d
LL_ADC_WriteReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define LL_ADC_WriteReg(/;"	d
LL_DMAMUX_CCR_SOIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CCR_SOIE /;"	d
LL_DMAMUX_CFR_CSOF0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF0 /;"	d
LL_DMAMUX_CFR_CSOF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF1 /;"	d
LL_DMAMUX_CFR_CSOF10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF10 /;"	d
LL_DMAMUX_CFR_CSOF11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF11 /;"	d
LL_DMAMUX_CFR_CSOF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF2 /;"	d
LL_DMAMUX_CFR_CSOF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF3 /;"	d
LL_DMAMUX_CFR_CSOF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF4 /;"	d
LL_DMAMUX_CFR_CSOF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF5 /;"	d
LL_DMAMUX_CFR_CSOF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF6 /;"	d
LL_DMAMUX_CFR_CSOF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF7 /;"	d
LL_DMAMUX_CFR_CSOF8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF8 /;"	d
LL_DMAMUX_CFR_CSOF9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CFR_CSOF9 /;"	d
LL_DMAMUX_CHANNEL_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_0 /;"	d
LL_DMAMUX_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_1 /;"	d
LL_DMAMUX_CHANNEL_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_10 /;"	d
LL_DMAMUX_CHANNEL_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_11 /;"	d
LL_DMAMUX_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_2 /;"	d
LL_DMAMUX_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_3 /;"	d
LL_DMAMUX_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_4 /;"	d
LL_DMAMUX_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_5 /;"	d
LL_DMAMUX_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_6 /;"	d
LL_DMAMUX_CHANNEL_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_7 /;"	d
LL_DMAMUX_CHANNEL_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_8 /;"	d
LL_DMAMUX_CHANNEL_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CHANNEL_9 /;"	d
LL_DMAMUX_CSR_SOF0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF0 /;"	d
LL_DMAMUX_CSR_SOF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF1 /;"	d
LL_DMAMUX_CSR_SOF10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF10 /;"	d
LL_DMAMUX_CSR_SOF11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF11 /;"	d
LL_DMAMUX_CSR_SOF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF2 /;"	d
LL_DMAMUX_CSR_SOF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF3 /;"	d
LL_DMAMUX_CSR_SOF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF4 /;"	d
LL_DMAMUX_CSR_SOF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF5 /;"	d
LL_DMAMUX_CSR_SOF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF6 /;"	d
LL_DMAMUX_CSR_SOF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF7 /;"	d
LL_DMAMUX_CSR_SOF8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF8 /;"	d
LL_DMAMUX_CSR_SOF9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_CSR_SOF9 /;"	d
LL_DMAMUX_ClearFlag_RGO0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_RGO1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_RGO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_RGO3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_ClearFlag_SO9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_DisableEventGeneration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t /;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_DisableIT_RGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGe/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_DisableIT_SO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_DisableRequestGen	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Reque/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_DisableSync	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_EnableEventGeneration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t C/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_EnableIT_RGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGen/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_EnableIT_SO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_EnableRequestGen	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Reques/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_EnableSync	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_GetGenRequestNb	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Req/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetRequestGenPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetRequestID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channe/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetRequestSignalID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t /;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetSyncID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetSyncPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Cha/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_GetSyncRequestNb	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Ch/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_RGO0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_RGO1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_RGO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_RGO3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsActiveFlag_SO9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsEnabledEventGeneration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uin/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsEnabledIT_RGO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Req/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsEnabledIT_SO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Chan/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsEnabledRequestGen	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_IsEnabledSync	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Chann/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMAMUX_MAX_REQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_MAX_REQ /;"	d
LL_DMAMUX_REQ_ADC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_ADC1 /;"	d
LL_DMAMUX_REQ_AES_IN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_AES_IN /;"	d
LL_DMAMUX_REQ_AES_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_AES_OUT /;"	d
LL_DMAMUX_REQ_DAC1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_DAC1_CH1 /;"	d
LL_DMAMUX_REQ_DAC1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_DAC1_CH2 /;"	d
LL_DMAMUX_REQ_GENERATOR0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GENERATOR0 /;"	d
LL_DMAMUX_REQ_GENERATOR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GENERATOR1 /;"	d
LL_DMAMUX_REQ_GENERATOR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GENERATOR2 /;"	d
LL_DMAMUX_REQ_GENERATOR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GENERATOR3 /;"	d
LL_DMAMUX_REQ_GEN_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_0 /;"	d
LL_DMAMUX_REQ_GEN_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_1 /;"	d
LL_DMAMUX_REQ_GEN_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_2 /;"	d
LL_DMAMUX_REQ_GEN_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_3 /;"	d
LL_DMAMUX_REQ_GEN_DMAMUX_CH0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_DMAMUX_CH0 /;"	d
LL_DMAMUX_REQ_GEN_DMAMUX_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_DMAMUX_CH1 /;"	d
LL_DMAMUX_REQ_GEN_DMAMUX_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_DMAMUX_CH2 /;"	d
LL_DMAMUX_REQ_GEN_DMAMUX_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_DMAMUX_CH3 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE0 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE1 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE10 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE11 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE12 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE13 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE14 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE15 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE2 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE3 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE4 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE5 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE6 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE7 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE8 /;"	d
LL_DMAMUX_REQ_GEN_EXTI_LINE9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_EXTI_LINE9 /;"	d
LL_DMAMUX_REQ_GEN_LPTIM1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_LPTIM1_OUT /;"	d
LL_DMAMUX_REQ_GEN_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_LPTIM2_OUT /;"	d
LL_DMAMUX_REQ_GEN_NO_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_NO_EVENT /;"	d
LL_DMAMUX_REQ_GEN_POL_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_POL_FALLING /;"	d
LL_DMAMUX_REQ_GEN_POL_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_POL_RISING /;"	d
LL_DMAMUX_REQ_GEN_POL_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING /;"	d
LL_DMAMUX_REQ_GEN_TIM14_OC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_GEN_TIM14_OC /;"	d
LL_DMAMUX_REQ_I2C1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C1_RX /;"	d
LL_DMAMUX_REQ_I2C1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C1_TX /;"	d
LL_DMAMUX_REQ_I2C2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C2_RX /;"	d
LL_DMAMUX_REQ_I2C2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C2_TX /;"	d
LL_DMAMUX_REQ_I2C3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C3_RX /;"	d
LL_DMAMUX_REQ_I2C3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_I2C3_TX /;"	d
LL_DMAMUX_REQ_LPUART1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_LPUART1_RX /;"	d
LL_DMAMUX_REQ_LPUART1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_LPUART1_TX /;"	d
LL_DMAMUX_REQ_LPUART2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_LPUART2_RX /;"	d
LL_DMAMUX_REQ_LPUART2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_LPUART2_TX /;"	d
LL_DMAMUX_REQ_MEM2MEM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_MEM2MEM /;"	d
LL_DMAMUX_REQ_SPI1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI1_RX /;"	d
LL_DMAMUX_REQ_SPI1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI1_TX /;"	d
LL_DMAMUX_REQ_SPI2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI2_RX /;"	d
LL_DMAMUX_REQ_SPI2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI2_TX /;"	d
LL_DMAMUX_REQ_SPI3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI3_RX /;"	d
LL_DMAMUX_REQ_SPI3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_SPI3_TX /;"	d
LL_DMAMUX_REQ_TIM15_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM15_CH1 /;"	d
LL_DMAMUX_REQ_TIM15_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM15_CH2 /;"	d
LL_DMAMUX_REQ_TIM15_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM15_TRIG_COM /;"	d
LL_DMAMUX_REQ_TIM15_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM15_UP /;"	d
LL_DMAMUX_REQ_TIM16_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM16_CH1 /;"	d
LL_DMAMUX_REQ_TIM16_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM16_COM /;"	d
LL_DMAMUX_REQ_TIM16_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LL_DMAMUX_REQ_TIM16_TRIG_COM /;"	d
LL_DMAMUX_REQ_TIM16_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM16_UP /;"	d
LL_DMAMUX_REQ_TIM17_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM17_CH1 /;"	d
LL_DMAMUX_REQ_TIM17_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM17_COM /;"	d
LL_DMAMUX_REQ_TIM17_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LL_DMAMUX_REQ_TIM17_TRIG_COM /;"	d
LL_DMAMUX_REQ_TIM17_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM17_UP /;"	d
LL_DMAMUX_REQ_TIM1_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_CH1 /;"	d
LL_DMAMUX_REQ_TIM1_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_CH2 /;"	d
LL_DMAMUX_REQ_TIM1_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_CH3 /;"	d
LL_DMAMUX_REQ_TIM1_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_CH4 /;"	d
LL_DMAMUX_REQ_TIM1_TRIG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_TRIG_COM /;"	d
LL_DMAMUX_REQ_TIM1_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM1_UP /;"	d
LL_DMAMUX_REQ_TIM2_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_CH1 /;"	d
LL_DMAMUX_REQ_TIM2_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_CH2 /;"	d
LL_DMAMUX_REQ_TIM2_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_CH3 /;"	d
LL_DMAMUX_REQ_TIM2_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_CH4 /;"	d
LL_DMAMUX_REQ_TIM2_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_TRIG /;"	d
LL_DMAMUX_REQ_TIM2_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM2_UP /;"	d
LL_DMAMUX_REQ_TIM3_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_CH1 /;"	d
LL_DMAMUX_REQ_TIM3_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_CH2 /;"	d
LL_DMAMUX_REQ_TIM3_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_CH3 /;"	d
LL_DMAMUX_REQ_TIM3_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_CH4 /;"	d
LL_DMAMUX_REQ_TIM3_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_TRIG /;"	d
LL_DMAMUX_REQ_TIM3_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM3_UP /;"	d
LL_DMAMUX_REQ_TIM4_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_CH1 /;"	d
LL_DMAMUX_REQ_TIM4_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_CH2 /;"	d
LL_DMAMUX_REQ_TIM4_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_CH3 /;"	d
LL_DMAMUX_REQ_TIM4_CH4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_CH4 /;"	d
LL_DMAMUX_REQ_TIM4_TRIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_TRIG /;"	d
LL_DMAMUX_REQ_TIM4_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM4_UP /;"	d
LL_DMAMUX_REQ_TIM6_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM6_UP /;"	d
LL_DMAMUX_REQ_TIM7_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_TIM7_UP /;"	d
LL_DMAMUX_REQ_UCPD1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_UCPD1_RX /;"	d
LL_DMAMUX_REQ_UCPD1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_UCPD1_TX /;"	d
LL_DMAMUX_REQ_UCPD2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_UCPD2_RX /;"	d
LL_DMAMUX_REQ_UCPD2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_UCPD2_TX /;"	d
LL_DMAMUX_REQ_USART1_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART1_RX /;"	d
LL_DMAMUX_REQ_USART1_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART1_TX /;"	d
LL_DMAMUX_REQ_USART2_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART2_RX /;"	d
LL_DMAMUX_REQ_USART2_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART2_TX /;"	d
LL_DMAMUX_REQ_USART3_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART3_RX /;"	d
LL_DMAMUX_REQ_USART3_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART3_TX /;"	d
LL_DMAMUX_REQ_USART4_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART4_RX /;"	d
LL_DMAMUX_REQ_USART4_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART4_TX /;"	d
LL_DMAMUX_REQ_USART5_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART5_RX /;"	d
LL_DMAMUX_REQ_USART5_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART5_TX /;"	d
LL_DMAMUX_REQ_USART6_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART6_RX /;"	d
LL_DMAMUX_REQ_USART6_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_REQ_USART6_TX /;"	d
LL_DMAMUX_RGCFR_RGCOF0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGCFR_RGCOF0 /;"	d
LL_DMAMUX_RGCFR_RGCOF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGCFR_RGCOF1 /;"	d
LL_DMAMUX_RGCFR_RGCOF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGCFR_RGCOF2 /;"	d
LL_DMAMUX_RGCFR_RGCOF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGCFR_RGCOF3 /;"	d
LL_DMAMUX_RGCR_RGOIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGCR_RGOIE /;"	d
LL_DMAMUX_RGSR_RGOF0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGSR_RGOF0 /;"	d
LL_DMAMUX_RGSR_RGOF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGSR_RGOF1 /;"	d
LL_DMAMUX_RGSR_RGOF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGSR_RGOF2 /;"	d
LL_DMAMUX_RGSR_RGOF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_RGSR_RGOF3 /;"	d
LL_DMAMUX_ReadReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_ReadReg(/;"	d
LL_DMAMUX_SYNC_DMAMUX_CH0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_DMAMUX_CH0 /;"	d
LL_DMAMUX_SYNC_DMAMUX_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_DMAMUX_CH1 /;"	d
LL_DMAMUX_SYNC_DMAMUX_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_DMAMUX_CH2 /;"	d
LL_DMAMUX_SYNC_DMAMUX_CH3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_DMAMUX_CH3 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE0 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE1 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE10 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE11 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE12 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE13 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE14 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE15 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE2 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE3 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE4 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE5 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE6 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE7 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE8 /;"	d
LL_DMAMUX_SYNC_EXTI_LINE9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_EXTI_LINE9 /;"	d
LL_DMAMUX_SYNC_LPTIM1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_LPTIM1_OUT /;"	d
LL_DMAMUX_SYNC_LPTIM2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_LPTIM2_OUT /;"	d
LL_DMAMUX_SYNC_NO_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_NO_EVENT /;"	d
LL_DMAMUX_SYNC_POL_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_POL_FALLING /;"	d
LL_DMAMUX_SYNC_POL_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_POL_RISING /;"	d
LL_DMAMUX_SYNC_POL_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_POL_RISING_FALLING /;"	d
LL_DMAMUX_SYNC_TIM14_OC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_SYNC_TIM14_OC /;"	d
LL_DMAMUX_SetGenRequestNb	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Request/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetRequestGenPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t R/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetRequestID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, u/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetRequestSignalID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Requ/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetSyncID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetSyncPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_SetSyncRequestNb	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channe/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMAMUX_WriteReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define LL_DMAMUX_WriteReg(/;"	d
LL_DMA_CCR_HTIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CCR_HTIE /;"	d
LL_DMA_CCR_TCIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CCR_TCIE /;"	d
LL_DMA_CCR_TEIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CCR_TEIE /;"	d
LL_DMA_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_1 /;"	d
LL_DMA_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_2 /;"	d
LL_DMA_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_3 /;"	d
LL_DMA_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_4 /;"	d
LL_DMA_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_5 /;"	d
LL_DMA_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_6 /;"	d
LL_DMA_CHANNEL_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_7 /;"	d
LL_DMA_CHANNEL_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_ALL /;"	d
LL_DMA_ClearFlag_GI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_GI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_HT7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TC7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ClearFlag_TE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ConfigAddresses	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAdd/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_ConfigTransfer	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configu/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_DIRECTION_MEMORY_TO_MEMORY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY /;"	d
LL_DMA_DIRECTION_MEMORY_TO_PERIPH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH /;"	d
LL_DMA_DIRECTION_PERIPH_TO_MEMORY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY /;"	d
LL_DMA_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:ErrorStatus
LL_DMA_DisableChannel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_DisableIT_HT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_DisableIT_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_DisableIT_TE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_EnableChannel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_EnableIT_HT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_EnableIT_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_EnableIT_TE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_GetChannelPriorityLevel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetDataLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetDataTransferDirection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetM2MDstAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetM2MSrcAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetMemoryAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetMemoryIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetMemorySize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetPeriphAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetPeriphIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetPeriphRequest	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_GetPeriphSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IFCR_CGIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF1 /;"	d
LL_DMA_IFCR_CGIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF2 /;"	d
LL_DMA_IFCR_CGIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF3 /;"	d
LL_DMA_IFCR_CGIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF4 /;"	d
LL_DMA_IFCR_CGIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF5 /;"	d
LL_DMA_IFCR_CGIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF6 /;"	d
LL_DMA_IFCR_CGIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF7 /;"	d
LL_DMA_IFCR_CHTIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF1 /;"	d
LL_DMA_IFCR_CHTIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF2 /;"	d
LL_DMA_IFCR_CHTIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF3 /;"	d
LL_DMA_IFCR_CHTIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF4 /;"	d
LL_DMA_IFCR_CHTIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF5 /;"	d
LL_DMA_IFCR_CHTIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF6 /;"	d
LL_DMA_IFCR_CHTIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF7 /;"	d
LL_DMA_IFCR_CTCIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF1 /;"	d
LL_DMA_IFCR_CTCIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF2 /;"	d
LL_DMA_IFCR_CTCIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF3 /;"	d
LL_DMA_IFCR_CTCIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF4 /;"	d
LL_DMA_IFCR_CTCIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF5 /;"	d
LL_DMA_IFCR_CTCIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF6 /;"	d
LL_DMA_IFCR_CTCIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF7 /;"	d
LL_DMA_IFCR_CTEIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF1 /;"	d
LL_DMA_IFCR_CTEIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF2 /;"	d
LL_DMA_IFCR_CTEIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF3 /;"	d
LL_DMA_IFCR_CTEIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF4 /;"	d
LL_DMA_IFCR_CTEIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF5 /;"	d
LL_DMA_IFCR_CTEIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF6 /;"	d
LL_DMA_IFCR_CTEIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF7 /;"	d
LL_DMA_ISR_GIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF1 /;"	d
LL_DMA_ISR_GIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF2 /;"	d
LL_DMA_ISR_GIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF3 /;"	d
LL_DMA_ISR_GIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF4 /;"	d
LL_DMA_ISR_GIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF5 /;"	d
LL_DMA_ISR_GIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF6 /;"	d
LL_DMA_ISR_GIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF7 /;"	d
LL_DMA_ISR_HTIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF1 /;"	d
LL_DMA_ISR_HTIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF2 /;"	d
LL_DMA_ISR_HTIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF3 /;"	d
LL_DMA_ISR_HTIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF4 /;"	d
LL_DMA_ISR_HTIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF5 /;"	d
LL_DMA_ISR_HTIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF6 /;"	d
LL_DMA_ISR_HTIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF7 /;"	d
LL_DMA_ISR_TCIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF1 /;"	d
LL_DMA_ISR_TCIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF2 /;"	d
LL_DMA_ISR_TCIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF3 /;"	d
LL_DMA_ISR_TCIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF4 /;"	d
LL_DMA_ISR_TCIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF5 /;"	d
LL_DMA_ISR_TCIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF6 /;"	d
LL_DMA_ISR_TCIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF7 /;"	d
LL_DMA_ISR_TEIF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF1 /;"	d
LL_DMA_ISR_TEIF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF2 /;"	d
LL_DMA_ISR_TEIF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF3 /;"	d
LL_DMA_ISR_TEIF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF4 /;"	d
LL_DMA_ISR_TEIF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF5 /;"	d
LL_DMA_ISR_TEIF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF6 /;"	d
LL_DMA_ISR_TEIF7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF7 /;"	d
LL_DMA_Init	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)$/;"	f	typeref:typename:ErrorStatus
LL_DMA_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^} LL_DMA_InitTypeDef;$/;"	t	typeref:struct:__anon98850a080108
LL_DMA_IsActiveFlag_GI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_GI7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_HT7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TC7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsActiveFlag_TE7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsEnabledChannel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsEnabledIT_HT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsEnabledIT_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_IsEnabledIT_TE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_DMA_MDATAALIGN_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_BYTE /;"	d
LL_DMA_MDATAALIGN_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_HALFWORD /;"	d
LL_DMA_MDATAALIGN_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_WORD /;"	d
LL_DMA_MEMORY_INCREMENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MEMORY_INCREMENT /;"	d
LL_DMA_MEMORY_NOINCREMENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MEMORY_NOINCREMENT /;"	d
LL_DMA_MODE_CIRCULAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MODE_CIRCULAR /;"	d
LL_DMA_MODE_NORMAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_MODE_NORMAL /;"	d
LL_DMA_PDATAALIGN_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_BYTE /;"	d
LL_DMA_PDATAALIGN_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_HALFWORD /;"	d
LL_DMA_PDATAALIGN_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_WORD /;"	d
LL_DMA_PERIPH_INCREMENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PERIPH_INCREMENT /;"	d
LL_DMA_PERIPH_NOINCREMENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PERIPH_NOINCREMENT /;"	d
LL_DMA_PRIORITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_HIGH /;"	d
LL_DMA_PRIORITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_LOW /;"	d
LL_DMA_PRIORITY_MEDIUM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_MEDIUM /;"	d
LL_DMA_PRIORITY_VERYHIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_VERYHIGH /;"	d
LL_DMA_ReadReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_ReadReg(/;"	d
LL_DMA_SetChannelPriorityLevel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetDataLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetDataTransferDirection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetM2MDstAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Memor/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetM2MSrcAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Memor/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetMemoryAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Memor/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetMemoryIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Memor/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetMemorySize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetPeriphAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Perip/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetPeriphIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Perip/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetPeriphRequest	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Reque/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_SetPeriphSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr/;"	f	typeref:typename:__STATIC_INLINE void
LL_DMA_StructInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)$/;"	f	typeref:typename:void
LL_DMA_WriteReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define LL_DMA_WriteReg(/;"	d
LL_RCC_ADC_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_ADC_CLKSOURCE /;"	d
LL_RCC_ADC_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_ADC_CLKSOURCE_HSI /;"	d
LL_RCC_ADC_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_ADC_CLKSOURCE_PLL /;"	d
LL_RCC_ADC_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_ADC_CLKSOURCE_SYSCLK /;"	d
LL_RCC_APB1_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_1 /;"	d
LL_RCC_APB1_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_16 /;"	d
LL_RCC_APB1_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_2 /;"	d
LL_RCC_APB1_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_4 /;"	d
LL_RCC_APB1_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_8 /;"	d
LL_RCC_CEC_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE /;"	d
LL_RCC_CEC_CLKSOURCE_HSI_DIV488	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488 /;"	d
LL_RCC_CEC_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE_LSE /;"	d
LL_RCC_CICR_CSSC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_CSSC /;"	d
LL_RCC_CICR_HSERDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_HSERDYC /;"	d
LL_RCC_CICR_HSI48RDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_HSI48RDYC /;"	d
LL_RCC_CICR_HSIRDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_HSIRDYC /;"	d
LL_RCC_CICR_LSECSSC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_LSECSSC /;"	d
LL_RCC_CICR_LSERDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_LSERDYC /;"	d
LL_RCC_CICR_LSIRDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_LSIRDYC /;"	d
LL_RCC_CICR_PLLRDYC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CICR_PLLRDYC /;"	d
LL_RCC_CIER_HSERDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_HSERDYIE /;"	d
LL_RCC_CIER_HSI48RDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_HSI48RDYIE /;"	d
LL_RCC_CIER_HSIRDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_HSIRDYIE /;"	d
LL_RCC_CIER_LSERDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_LSERDYIE /;"	d
LL_RCC_CIER_LSIRDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_LSIRDYIE /;"	d
LL_RCC_CIER_PLLRDYIE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIER_PLLRDYIE /;"	d
LL_RCC_CIFR_CSSF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_CSSF /;"	d
LL_RCC_CIFR_HSERDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_HSERDYF /;"	d
LL_RCC_CIFR_HSI48RDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_HSI48RDYF /;"	d
LL_RCC_CIFR_HSIRDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_HSIRDYF /;"	d
LL_RCC_CIFR_LSECSSF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_LSECSSF /;"	d
LL_RCC_CIFR_LSERDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_LSERDYF /;"	d
LL_RCC_CIFR_LSIRDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_LSIRDYF /;"	d
LL_RCC_CIFR_PLLRDYF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CIFR_PLLRDYF /;"	d
LL_RCC_CSR_IWDGRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_IWDGRSTF /;"	d
LL_RCC_CSR_LPWRRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_LPWRRSTF /;"	d
LL_RCC_CSR_OBLRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_OBLRSTF /;"	d
LL_RCC_CSR_PINRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_PINRSTF /;"	d
LL_RCC_CSR_PWRRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_PWRRSTF /;"	d
LL_RCC_CSR_SFTRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_SFTRSTF /;"	d
LL_RCC_CSR_WWDGRSTF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_CSR_WWDGRSTF /;"	d
LL_RCC_ClearFlag_HSECSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_LSECSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearFlag_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClearResetFlags	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearResetFlags(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ClocksTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^} LL_RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon997cedce0108
LL_RCC_ConfigMCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_ConfigMCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ConfigMCO2(uint32_t MCOxSource, uint32_t MCOxPrescaler)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DeInit	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^ErrorStatus LL_RCC_DeInit(void)$/;"	f	typeref:typename:ErrorStatus
LL_RCC_DisableIT_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableIT_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableIT_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableIT_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableIT_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableIT_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_DisableRTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableRTC(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableIT_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_EnableRTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableRTC(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_FDCAN_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_FDCAN_CLKSOURCE /;"	d
LL_RCC_FDCAN_CLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_FDCAN_CLKSOURCE_HSE /;"	d
LL_RCC_FDCAN_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_FDCAN_CLKSOURCE_PCLK1 /;"	d
LL_RCC_FDCAN_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_FDCAN_CLKSOURCE_PLL /;"	d
LL_RCC_ForceBackupDomainReset	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_GetADCClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetADCClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetAHBPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetAPB1Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetCECClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetCECClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetFDCANClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetFDCANClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetHSIDiv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetHSIDiv(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetI2CClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetI2CClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetI2SClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetI2SClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetLPTIMClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetLPTIMClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetLPUARTClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetLPUARTClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetRNGClockDiv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetRNGClockDiv(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetRNGClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetRNGClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetRTCClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetRTCClockFreq(void)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetRTCClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetSysClkSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetSystemClocksFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)$/;"	f	typeref:typename:void
LL_RCC_GetTIMClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetTIMClockFreq(uint32_t TIMxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetTIMClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetTIMClockSource(uint32_t TIMx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetUSARTClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetUSARTClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_GetUSBClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)$/;"	f	typeref:typename:uint32_t
LL_RCC_GetUSBClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSE_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSE_DisableBypass	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSE_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSE_EnableBypass	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSE_EnableCSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSE_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI48_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI48_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI48_GetCalibration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI48_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_1 /;"	d
LL_RCC_HSI_DIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_128 /;"	d
LL_RCC_HSI_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_16 /;"	d
LL_RCC_HSI_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_2 /;"	d
LL_RCC_HSI_DIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_32 /;"	d
LL_RCC_HSI_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_4 /;"	d
LL_RCC_HSI_DIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_64 /;"	d
LL_RCC_HSI_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_HSI_DIV_8 /;"	d
LL_RCC_HSI_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI_DisableInStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI_EnableInStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_HSI_GetCalibTrimming	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI_GetCalibration	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI_IsEnabledInStopMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_HSI_SetCalibTrimming	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_I2C1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE /;"	d
LL_RCC_I2C1_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE_HSI /;"	d
LL_RCC_I2C1_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_I2C1_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_I2C2_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C2_CLKSOURCE /;"	d
LL_RCC_I2C2_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C2_CLKSOURCE_HSI /;"	d
LL_RCC_I2C2_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C2_CLKSOURCE_PCLK1 /;"	d
LL_RCC_I2C2_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2C2_CLKSOURCE_SYSCLK /;"	d
LL_RCC_I2S1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S1_CLKSOURCE /;"	d
LL_RCC_I2S1_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S1_CLKSOURCE_HSI /;"	d
LL_RCC_I2S1_CLKSOURCE_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S1_CLKSOURCE_PIN /;"	d
LL_RCC_I2S1_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S1_CLKSOURCE_PLL /;"	d
LL_RCC_I2S1_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_I2S2_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S2_CLKSOURCE /;"	d
LL_RCC_I2S2_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S2_CLKSOURCE_HSI /;"	d
LL_RCC_I2S2_CLKSOURCE_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S2_CLKSOURCE_PIN /;"	d
LL_RCC_I2S2_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S2_CLKSOURCE_PLL /;"	d
LL_RCC_I2S2_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_I2S2_CLKSOURCE_SYSCLK /;"	d
LL_RCC_IsActiveFlag_HSECSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_IWDGRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_LPWRRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_LSECSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_OBLRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_PINRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_PWRRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PWRRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_SFTRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsActiveFlag_WWDGRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledIT_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_IsEnabledRTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_LPTIM1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM1_CLKSOURCE /;"	d
LL_RCC_LPTIM1_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM1_CLKSOURCE_HSI /;"	d
LL_RCC_LPTIM1_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM1_CLKSOURCE_LSE /;"	d
LL_RCC_LPTIM1_CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM1_CLKSOURCE_LSI /;"	d
LL_RCC_LPTIM1_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_LPTIM2_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM2_CLKSOURCE /;"	d
LL_RCC_LPTIM2_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM2_CLKSOURCE_HSI /;"	d
LL_RCC_LPTIM2_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM2_CLKSOURCE_LSE /;"	d
LL_RCC_LPTIM2_CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM2_CLKSOURCE_LSI /;"	d
LL_RCC_LPTIM2_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1 /;"	d
LL_RCC_LPUART1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART1_CLKSOURCE /;"	d
LL_RCC_LPUART1_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART1_CLKSOURCE_HSI /;"	d
LL_RCC_LPUART1_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART1_CLKSOURCE_LSE /;"	d
LL_RCC_LPUART1_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_LPUART1_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_LPUART2_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART2_CLKSOURCE /;"	d
LL_RCC_LPUART2_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART2_CLKSOURCE_HSI /;"	d
LL_RCC_LPUART2_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART2_CLKSOURCE_LSE /;"	d
LL_RCC_LPUART2_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART2_CLKSOURCE_PCLK1 /;"	d
LL_RCC_LPUART2_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LPUART2_CLKSOURCE_SYSCLK /;"	d
LL_RCC_LSCO_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSCO_CLKSOURCE_LSE /;"	d
LL_RCC_LSCO_CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSCO_CLKSOURCE_LSI /;"	d
LL_RCC_LSCO_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSCO_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSCO_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSCO_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSCO_GetSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_LSCO_SetSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSEDRIVE_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_HIGH /;"	d
LL_RCC_LSEDRIVE_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_LOW /;"	d
LL_RCC_LSEDRIVE_MEDIUMHIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_MEDIUMHIGH /;"	d
LL_RCC_LSEDRIVE_MEDIUMLOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_MEDIUMLOW /;"	d
LL_RCC_LSE_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_DisableBypass	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_DisableCSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_EnableBypass	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_EnableCSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSE_GetDriveCapability	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_LSE_IsCSSDetected	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_LSE_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_LSE_SetDriveCapability	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSI_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSI_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_LSI_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_MCO1SOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSE /;"	d
LL_RCC_MCO1SOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSI /;"	d
LL_RCC_MCO1SOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSI48 /;"	d
LL_RCC_MCO1SOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_LSE /;"	d
LL_RCC_MCO1SOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_LSI /;"	d
LL_RCC_MCO1SOURCE_NOCLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_NOCLOCK /;"	d
LL_RCC_MCO1SOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_PLLCLK /;"	d
LL_RCC_MCO1SOURCE_PLLPCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_PLLPCLK /;"	d
LL_RCC_MCO1SOURCE_PLLQCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_PLLQCLK /;"	d
LL_RCC_MCO1SOURCE_RTCCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_RTCCLK /;"	d
LL_RCC_MCO1SOURCE_RTC_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_RTC_WKUP /;"	d
LL_RCC_MCO1SOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_SYSCLK /;"	d
LL_RCC_MCO1_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_1 /;"	d
LL_RCC_MCO1_DIV_1024	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_1024 /;"	d
LL_RCC_MCO1_DIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_128 /;"	d
LL_RCC_MCO1_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_16 /;"	d
LL_RCC_MCO1_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_2 /;"	d
LL_RCC_MCO1_DIV_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_256 /;"	d
LL_RCC_MCO1_DIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_32 /;"	d
LL_RCC_MCO1_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_4 /;"	d
LL_RCC_MCO1_DIV_512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_512 /;"	d
LL_RCC_MCO1_DIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_64 /;"	d
LL_RCC_MCO1_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_8 /;"	d
LL_RCC_MCO2SOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_HSE /;"	d
LL_RCC_MCO2SOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_HSI /;"	d
LL_RCC_MCO2SOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_HSI48 /;"	d
LL_RCC_MCO2SOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_LSE /;"	d
LL_RCC_MCO2SOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_LSI /;"	d
LL_RCC_MCO2SOURCE_NOCLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_NOCLOCK /;"	d
LL_RCC_MCO2SOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_PLLCLK /;"	d
LL_RCC_MCO2SOURCE_PLLPCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_PLLPCLK /;"	d
LL_RCC_MCO2SOURCE_PLLQCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_PLLQCLK /;"	d
LL_RCC_MCO2SOURCE_RTCCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_RTCCLK /;"	d
LL_RCC_MCO2SOURCE_RTC_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_RTC_WKUP /;"	d
LL_RCC_MCO2SOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2SOURCE_SYSCLK /;"	d
LL_RCC_MCO2_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_1 /;"	d
LL_RCC_MCO2_DIV_1024	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_1024 /;"	d
LL_RCC_MCO2_DIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_128 /;"	d
LL_RCC_MCO2_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_16 /;"	d
LL_RCC_MCO2_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_2 /;"	d
LL_RCC_MCO2_DIV_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_256 /;"	d
LL_RCC_MCO2_DIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_32 /;"	d
LL_RCC_MCO2_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_4 /;"	d
LL_RCC_MCO2_DIV_512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_512 /;"	d
LL_RCC_MCO2_DIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_64 /;"	d
LL_RCC_MCO2_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_MCO2_DIV_8 /;"	d
LL_RCC_PERIPH_FREQUENCY_NA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PERIPH_FREQUENCY_NA /;"	d
LL_RCC_PERIPH_FREQUENCY_NO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PERIPH_FREQUENCY_NO /;"	d
LL_RCC_PLLM_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_1 /;"	d
LL_RCC_PLLM_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_2 /;"	d
LL_RCC_PLLM_DIV_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_3 /;"	d
LL_RCC_PLLM_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_4 /;"	d
LL_RCC_PLLM_DIV_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_5 /;"	d
LL_RCC_PLLM_DIV_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_6 /;"	d
LL_RCC_PLLM_DIV_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_7 /;"	d
LL_RCC_PLLM_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLM_DIV_8 /;"	d
LL_RCC_PLLP_DIV_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_10 /;"	d
LL_RCC_PLLP_DIV_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_11 /;"	d
LL_RCC_PLLP_DIV_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_12 /;"	d
LL_RCC_PLLP_DIV_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_13 /;"	d
LL_RCC_PLLP_DIV_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_14 /;"	d
LL_RCC_PLLP_DIV_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_15 /;"	d
LL_RCC_PLLP_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_16 /;"	d
LL_RCC_PLLP_DIV_17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_17 /;"	d
LL_RCC_PLLP_DIV_18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_18 /;"	d
LL_RCC_PLLP_DIV_19	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_19 /;"	d
LL_RCC_PLLP_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_2 /;"	d
LL_RCC_PLLP_DIV_20	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_20 /;"	d
LL_RCC_PLLP_DIV_21	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_21 /;"	d
LL_RCC_PLLP_DIV_22	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_22 /;"	d
LL_RCC_PLLP_DIV_23	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_23 /;"	d
LL_RCC_PLLP_DIV_24	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_24 /;"	d
LL_RCC_PLLP_DIV_25	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_25 /;"	d
LL_RCC_PLLP_DIV_26	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_26 /;"	d
LL_RCC_PLLP_DIV_27	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_27 /;"	d
LL_RCC_PLLP_DIV_28	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_28 /;"	d
LL_RCC_PLLP_DIV_29	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_29 /;"	d
LL_RCC_PLLP_DIV_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_3 /;"	d
LL_RCC_PLLP_DIV_30	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_30 /;"	d
LL_RCC_PLLP_DIV_31	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_31 /;"	d
LL_RCC_PLLP_DIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_32 /;"	d
LL_RCC_PLLP_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_4 /;"	d
LL_RCC_PLLP_DIV_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_5 /;"	d
LL_RCC_PLLP_DIV_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_6 /;"	d
LL_RCC_PLLP_DIV_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_7 /;"	d
LL_RCC_PLLP_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_8 /;"	d
LL_RCC_PLLP_DIV_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLP_DIV_9 /;"	d
LL_RCC_PLLQ_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_2 /;"	d
LL_RCC_PLLQ_DIV_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_3 /;"	d
LL_RCC_PLLQ_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_4 /;"	d
LL_RCC_PLLQ_DIV_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_5 /;"	d
LL_RCC_PLLQ_DIV_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_6 /;"	d
LL_RCC_PLLQ_DIV_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_7 /;"	d
LL_RCC_PLLQ_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLQ_DIV_8 /;"	d
LL_RCC_PLLR_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_2 /;"	d
LL_RCC_PLLR_DIV_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_3 /;"	d
LL_RCC_PLLR_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_4 /;"	d
LL_RCC_PLLR_DIV_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_5 /;"	d
LL_RCC_PLLR_DIV_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_6 /;"	d
LL_RCC_PLLR_DIV_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_7 /;"	d
LL_RCC_PLLR_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLR_DIV_8 /;"	d
LL_RCC_PLLSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE /;"	d
LL_RCC_PLLSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSI /;"	d
LL_RCC_PLLSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_NONE /;"	d
LL_RCC_PLL_ConfigDomain_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, /;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_FDCAN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_FDCAN(uint32_t Source, uint32_t PLLM, uint32_t PLLN/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_I2S1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S1(uint32_t Source, uint32_t PLLM, uint32_t PLLN,/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_I2S2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S2(uint32_t Source, uint32_t PLLM, uint32_t PLLN,/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_RNG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_RNG(uint32_t Source, uint32_t PLLM, uint32_t PLLN, /;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_SYS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, /;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM1(uint32_t Source, uint32_t PLLM, uint32_t PLLN,/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_TIM15(uint32_t Source, uint32_t PLLM, uint32_t PLLN/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_ConfigDomain_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_USB(uint32_t Source, uint32_t PLLM, uint32_t PLLN, /;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_Disable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_FDCAN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_FDCAN(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_I2S1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S1(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_I2S2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_I2S2(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_RNG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_RNG(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_SYS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM1(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_TIM15(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_DisableDomain_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_DisableDomain_USB(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_Enable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_FDCAN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_FDCAN(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_I2S1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S1(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_I2S2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_I2S2(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_RNG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_RNG(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_SYS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM1(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_TIM15(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_EnableDomain_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_EnableDomain_USB(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_PLL_GetDivider	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_GetMainSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_GetN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_GetP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_GetQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_GetR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_IsReady	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
LL_RCC_PLL_SetMainSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_RNG_CLKDIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKDIV /;"	d
LL_RCC_RNG_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKSOURCE /;"	d
LL_RCC_RNG_CLKSOURCE_HSI_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKSOURCE_HSI_DIV8 /;"	d
LL_RCC_RNG_CLKSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKSOURCE_NONE /;"	d
LL_RCC_RNG_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKSOURCE_PLL /;"	d
LL_RCC_RNG_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLKSOURCE_SYSCLK /;"	d
LL_RCC_RNG_CLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLK_DIV1 /;"	d
LL_RCC_RNG_CLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLK_DIV2 /;"	d
LL_RCC_RNG_CLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLK_DIV4 /;"	d
LL_RCC_RNG_CLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RNG_CLK_DIV8 /;"	d
LL_RCC_RTC_CLKSOURCE_HSE_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 /;"	d
LL_RCC_RTC_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_LSE /;"	d
LL_RCC_RTC_CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_LSI /;"	d
LL_RCC_RTC_CLKSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_NONE /;"	d
LL_RCC_ReadReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_ReadReg(/;"	d
LL_RCC_ReleaseBackupDomainReset	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SYSCLK_DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_1 /;"	d
LL_RCC_SYSCLK_DIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_128 /;"	d
LL_RCC_SYSCLK_DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_16 /;"	d
LL_RCC_SYSCLK_DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_2 /;"	d
LL_RCC_SYSCLK_DIV_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_256 /;"	d
LL_RCC_SYSCLK_DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_4 /;"	d
LL_RCC_SYSCLK_DIV_512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_512 /;"	d
LL_RCC_SYSCLK_DIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_64 /;"	d
LL_RCC_SYSCLK_DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_8 /;"	d
LL_RCC_SYS_CLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_HSE /;"	d
LL_RCC_SYS_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_HSI /;"	d
LL_RCC_SYS_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_LSE /;"	d
LL_RCC_SYS_CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_LSI /;"	d
LL_RCC_SYS_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_PLL /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_LSE /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_LSI /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL /;"	d
LL_RCC_SetADCClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetAHBPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetAPB1Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetCECClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetFDCANClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetHSIDiv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetHSIDiv(uint32_t HSIDiv)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetI2CClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetI2SClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetLPTIMClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetLPUARTClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetRNGClockDiv	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetRNGClockDiv(uint32_t RNGxDiv)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetRNGClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetRTCClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetSysClkSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetTIMClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetTIMClockSource(uint32_t TIMxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetUSARTClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_SetUSBClockSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)$/;"	f	typeref:typename:__STATIC_INLINE void
LL_RCC_TIM15_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM15_CLKSOURCE /;"	d
LL_RCC_TIM15_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM15_CLKSOURCE_PCLK1 /;"	d
LL_RCC_TIM15_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM15_CLKSOURCE_PLL /;"	d
LL_RCC_TIM1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM1_CLKSOURCE /;"	d
LL_RCC_TIM1_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_TIM1_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_TIM1_CLKSOURCE_PLL /;"	d
LL_RCC_USART1_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE /;"	d
LL_RCC_USART1_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_HSI /;"	d
LL_RCC_USART1_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_LSE /;"	d
LL_RCC_USART1_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART1_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USART2_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE /;"	d
LL_RCC_USART2_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_HSI /;"	d
LL_RCC_USART2_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_LSE /;"	d
LL_RCC_USART2_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART2_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USART3_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE /;"	d
LL_RCC_USART3_CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_HSI /;"	d
LL_RCC_USART3_CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_LSE /;"	d
LL_RCC_USART3_CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART3_CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USB_CLKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE /;"	d
LL_RCC_USB_CLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_HSE /;"	d
LL_RCC_USB_CLKSOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_HSI48 /;"	d
LL_RCC_USB_CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_PLL /;"	d
LL_RCC_WriteReg	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LL_RCC_WriteReg(/;"	d
LOAD	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon6a8602f70c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anonffb016bb0b08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anonffb61ee60c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon06ecc5320b08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon27cf01960b08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon06ecc9730c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anone48692670b08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon06ecd1f50c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anone4871ec80c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon756d223a0c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon06ecd6360c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon06ece2f90c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon2d8340580c08	typeref:typename:__IOM uint32_t
LOAD	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Regist/;"	m	struct:__anon2db989db0c08	typeref:typename:__IOM uint32_t
LPLVDS_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPLVDS_BitNumber /;"	d
LPTIM_CLOCKPOLARITY_BOTHEDGES	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_BOTHEDGES /;"	d
LPTIM_CLOCKPOLARITY_FALLINGEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_FALLINGEDGE /;"	d
LPTIM_CLOCKPOLARITY_RISINGEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKPOLARITY_RISINGEDGE /;"	d
LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS /;"	d
LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION /;"	d
LPTIM_TRIGSAMPLETIME_2TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS /;"	d
LPTIM_TRIGSAMPLETIME_2TRANSITION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_2TRANSITION /;"	d
LPTIM_TRIGSAMPLETIME_4TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS /;"	d
LPTIM_TRIGSAMPLETIME_4TRANSITION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_4TRANSITION /;"	d
LPTIM_TRIGSAMPLETIME_8TRANSISTIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS /;"	d
LPTIM_TRIGSAMPLETIME_8TRANSITION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_8TRANSITION /;"	d
LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION /;"	d
LPUART_BRR_MAX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define LPUART_BRR_MAX /;"	d	file:
LPUART_BRR_MIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define LPUART_BRR_MIN /;"	d	file:
LSCO_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^#define LSCO_CLK_ENABLE(/;"	d	file:
LSCO_GPIO_PORT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^#define LSCO_GPIO_PORT /;"	d	file:
LSCO_PIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^#define LSCO_PIN /;"	d	file:
LSEBYP_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSEBYP_BITNUMBER /;"	d
LSEON_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSEON_BITNUMBER /;"	d
LSEON_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSEON_BitNumber /;"	d
LSEState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t LSEState;             \/*!< The new state of the LSE.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
LSE_STARTUP_TIMEOUT	Core/Inc/stm32g0xx_hal_conf.h	/^#define LSE_STARTUP_TIMEOUT /;"	d
LSE_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSE_TIMEOUT_VALUE /;"	d
LSE_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define LSE_VALUE /;"	d
LSE_VALUE	Core/Src/system_stm32g0xx.c	/^  #define LSE_VALUE /;"	d	file:
LSE_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LSE_VALUE /;"	d
LSION_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSION_BITNUMBER /;"	d
LSION_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define LSION_BitNumber /;"	d
LSIState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t LSIState;             \/*!< The new state of the LSI.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
LSI_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define LSI_TIMEOUT_VALUE /;"	d	file:
LSI_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define LSI_VALUE /;"	d
LSI_VALUE	Core/Src/system_stm32g0xx.c	/^ #define LSI_VALUE /;"	d	file:
LSI_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define LSI_VALUE /;"	d
LSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  Software Lock Status Regist/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  Software Lock Status Regist/;"	m	struct:__anonffb61ee61008	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
LSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
LSUCNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
LevelOutOfWindow2Callback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* LevelOutOfWindow2Callback)(struct __ADC_HandleTypeDef *hadc);     \/*!< ADC analog wat/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
LevelOutOfWindow3Callback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* LevelOutOfWindow3Callback)(struct __ADC_HandleTypeDef *hadc);     \/*!< ADC analog wat/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
LevelOutOfWindowCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* LevelOutOfWindowCallback)(struct __ADC_HandleTypeDef *hadc);      \/*!< ADC analog wat/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
Line	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  uint32_t Line;                    \/*!<  Exti line number *\/$/;"	m	struct:__anon29fe87cd0208	typeref:typename:uint32_t
Line	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  uint32_t Line;      \/*!< The Exti line to be configured. This parameter$/;"	m	struct:__anon29fe87cd0308	typeref:typename:uint32_t
ListenCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c);             \/*!< I2C Listen Co/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  HAL_LockTypeDef               Lock;                   \/*!< ADC locking object *\/$/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  HAL_LockTypeDef             Lock;        \/*!< CRC Locking object           *\/$/;"	m	struct:__anon8cc0e3cb0308	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  HAL_LockTypeDef                 Lock;                               \/*!< DMA locking object  /;"	m	struct:__DMA_HandleTypeDef	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  HAL_LockTypeDef   Lock;              \/* FLASH locking object *\/$/;"	m	struct:__anon997a70810308	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_LockTypeDef            Lock;           \/*!< I2C locking object                        *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  HAL_LockTypeDef            Lock;           \/*!< Locking object                           *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  HAL_LockTypeDef                    Lock;              \/*!< Locking object                    /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:HAL_LockTypeDef
Lock	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  HAL_LockTypeDef           Lock;                    \/*!< Locking object                     *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:HAL_LockTypeDef
LockLevel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t LockLevel;            \/*!< TIM Lock level$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
LowPowerAutoPowerOff	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState LowPowerAutoPowerOff; \/*!< Select the auto-off mode: the ADC automatically po/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
LowPowerAutoWait	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState LowPowerAutoWait; \/*!< Select the dynamic low power Auto Delay: new conversio/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
LowPowerMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t LowPowerMode;                \/*!< Set ADC low power mode.$/;"	m	struct:__anon9849d99e0208	typeref:typename:uint32_t
LowThreshold	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t LowThreshold;      \/*!< Configures the ADC analog watchdog Low threshold value.$/;"	m	struct:__anon8c95057b0408	typeref:typename:uint32_t
Lptim1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Lptim1ClockSelection;   \/*!< Specifies LPTIM1 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Lptim2ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Lptim2ClockSelection;   \/*!< Specifies LPTIM2 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Lpuart1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Lpuart1ClockSelection;  \/*!< Specifies LPUART1 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Lpuart2ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Lpuart2ClockSelection;  \/*!< Specifies LPUART2 clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
MACCR_CLEAR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MACCR_CLEAR_MASK /;"	d
MACFCR_CLEAR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MACFCR_CLEAR_MASK /;"	d
MACMIIAR_CR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MACMIIAR_CR_MASK /;"	d
MAGIC_COOKIE	Core/Inc/dhcp.h	/^#define MAGIC_COOKIE /;"	d
MAIR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anon6a8602f71108::__anon6a8602f7120a	typeref:typename:__IOM uint32_t[2]
MAIR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anonffb016bb0e08::__anonffb016bb0f0a	typeref:typename:__IOM uint32_t[2]
MAIR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anonffb61ee61108::__anonffb61ee6120a	typeref:typename:__IOM uint32_t[2]
MAIR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anone48692670e08::__anone48692670f0a	typeref:typename:__IOM uint32_t[2]
MAIR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anone4871ec81108::__anone4871ec8120a	typeref:typename:__IOM uint32_t[2]
MAIR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t MAIR[2];$/;"	m	union:__anon756d223a1108::__anon756d223a120a	typeref:typename:__IOM uint32_t[2]
MAIR0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anon6a8602f71108::__anon6a8602f7120a::__anon6a8602f71308	typeref:typename:__IOM uint32_t
MAIR0	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anonffb016bb0e08::__anonffb016bb0f0a::__anonffb016bb1008	typeref:typename:__IOM uint32_t
MAIR0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anonffb61ee61108::__anonffb61ee6120a::__anonffb61ee61308	typeref:typename:__IOM uint32_t
MAIR0	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anone48692670e08::__anone48692670f0a::__anone48692671008	typeref:typename:__IOM uint32_t
MAIR0	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anone4871ec81108::__anone4871ec8120a::__anone4871ec81308	typeref:typename:__IOM uint32_t
MAIR0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t MAIR0;                  \/*!< Offset: 0x030 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anon756d223a1108::__anon756d223a120a::__anon756d223a1308	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anon6a8602f71108::__anon6a8602f7120a::__anon6a8602f71308	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anonffb016bb0e08::__anonffb016bb0f0a::__anonffb016bb1008	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anonffb61ee61108::__anonffb61ee6120a::__anonffb61ee61308	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anone48692670e08::__anone48692670f0a::__anone48692671008	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anone4871ec81108::__anone4871ec8120a::__anone4871ec81308	typeref:typename:__IOM uint32_t
MAIR1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t MAIR1;                  \/*!< Offset: 0x034 (R\/W)  MPU Memory Attribute Indire/;"	m	struct:__anon756d223a1108::__anon756d223a120a::__anon756d223a1308	typeref:typename:__IOM uint32_t
MAP_FILES	Debug/sources.mk	/^MAP_FILES := $/;"	m
MASK0	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
MASK0	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
MASK0	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
MASK0	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
MASK1	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
MASK1	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
MASK1	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
MASK1	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
MASK2	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
MASK2	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
MASK2	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
MASK2	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
MASK3	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
MASK3	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
MASK3	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
MASK3	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
MAXCNAME	Core/Src/dns.c	/^#define	MAXCNAME	/;"	d	file:
MAX_CONTENT_CALLBACK	Core/Inc/httpServer.h	/^#define MAX_CONTENT_CALLBACK	/;"	d
MAX_CONTENT_NAME_LEN	Core/Inc/httpServer.h	/^#define MAX_CONTENT_NAME_LEN	/;"	d
MAX_DHCP_RETRY	Core/Inc/dhcp.h	/^#define	MAX_DHCP_RETRY /;"	d
MAX_DNS_BUF_SIZE	Core/Inc/dns.h	/^#define	MAX_DNS_BUF_SIZE	/;"	d
MAX_DNS_RETRY	Core/Inc/dns.h	/^#define	MAX_DNS_RETRY /;"	d
MAX_DOMAIN_NAME	Core/Inc/dns.h	/^#define  MAX_DOMAIN_NAME /;"	d
MAX_ETH_PAYLOAD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MAX_ETH_PAYLOAD /;"	d
MAX_NBYTE_SIZE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define MAX_NBYTE_SIZE /;"	d	file:
MAX_URI_SIZE	Core/Inc/httpParser.h	/^#define MAX_URI_SIZE	/;"	d
MCO1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO1_CLK_ENABLE(/;"	d	file:
MCO1_GPIO_PORT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO1_GPIO_PORT /;"	d	file:
MCO1_PIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO1_PIN /;"	d	file:
MCO2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO2_CLK_ENABLE(/;"	d	file:
MCO2_GPIO_PORT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO2_GPIO_PORT /;"	d	file:
MCO2_PIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define MCO2_PIN /;"	d	file:
METHOD	Core/Inc/httpParser.h	/^	uint8_t	METHOD;						\/**< request method(METHOD_GET...). *\/$/;"	m	struct:_st_http_request	typeref:typename:uint8_t
METHOD_ERR	Core/Inc/httpParser.h	/^#define		METHOD_ERR	/;"	d
METHOD_GET	Core/Inc/httpParser.h	/^#define		METHOD_GET	/;"	d
METHOD_HEAD	Core/Inc/httpParser.h	/^#define		METHOD_HEAD	/;"	d
METHOD_POST	Core/Inc/httpParser.h	/^#define		METHOD_POST	/;"	d
MIN_ETH_PAYLOAD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MIN_ETH_PAYLOAD /;"	d
MISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t MISR;           \/*!< TAMP Masked Interrupt Status register,                    /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
MISR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t MISR;        \/*!< RTC Masked Interrupt Status register,                      Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
MMFAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
MMFAR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Reg/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
MMFR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t[4U]
MMFR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t[4U]
MMFR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Regist/;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t[4U]
MMIO16	Core/Src/main.c	/^#define MMIO16(/;"	d	file:
MMIO32	Core/Src/main.c	/^#define MMIO32(/;"	d	file:
MOBILE_INITIAL_WEBPAGE	Core/Inc/httpServer.h	/^#define MOBILE_INITIAL_WEBPAGE	/;"	d
MODER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t MODER;       \/*!< GPIO port mode register,               Address offset: 0x00  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
MODIFY_REG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define MODIFY_REG(/;"	d
MPU	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm23.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm3.h	/^  #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm33.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm35p.h	/^    #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm4.h	/^  #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_cm7.h	/^  #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_sc000.h	/^  #define MPU /;"	d
MPU	Drivers/CMSIS/Include/core_sc300.h	/^  #define MPU /;"	d
MPU_ACCESS_BUFFERABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_BUFFERABLE /;"	d
MPU_ACCESS_CACHEABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_CACHEABLE /;"	d
MPU_ACCESS_NOT_BUFFERABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_NOT_BUFFERABLE /;"	d
MPU_ACCESS_NOT_CACHEABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_NOT_CACHEABLE /;"	d
MPU_ACCESS_NOT_SHAREABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_NOT_SHAREABLE /;"	d
MPU_ACCESS_SHAREABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_ACCESS_SHAREABLE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm23.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm3.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm33.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^    #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm4.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_cm7.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_sc000.h	/^  #define MPU_BASE /;"	d
MPU_BASE	Drivers/CMSIS/Include/core_sc300.h	/^  #define MPU_BASE /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define MPU_BASE_NS /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define MPU_BASE_NS /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define MPU_BASE_NS /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^    #define MPU_BASE_NS /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^    #define MPU_BASE_NS /;"	d
MPU_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^    #define MPU_BASE_NS /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_ENABLE_Msk /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_ENABLE_Pos /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_HFNMIENA_Msk /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_HFNMIENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_HFNMIENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_PRIVDEFENA_Msk /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_CTRL_PRIVDEFENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_CTRL_PRIVDEFENA_Pos /;"	d
MPU_HARDFAULT_NMI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_HARDFAULT_NMI /;"	d
MPU_HFNMI_PRIVDEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_HFNMI_PRIVDEF /;"	d
MPU_HFNMI_PRIVDEF_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_HFNMI_PRIVDEF_NONE /;"	d
MPU_INSTRUCTION_ACCESS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_INSTRUCTION_ACCESS_DISABLE /;"	d
MPU_INSTRUCTION_ACCESS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_INSTRUCTION_ACCESS_ENABLE /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr0_Msk /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr0_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr0_Pos /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr1_Msk /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr1_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr1_Pos /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr2_Msk /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr2_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr2_Pos /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr3_Msk /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR0_Attr3_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR0_Attr3_Pos /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr4_Msk /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr4_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr4_Pos /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr5_Msk /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr5_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr5_Pos /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr6_Msk /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr6_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr6_Pos /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr7_Msk /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_MAIR1_Attr7_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_MAIR1_Attr7_Pos /;"	d
MPU_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define MPU_NS /;"	d
MPU_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define MPU_NS /;"	d
MPU_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define MPU_NS /;"	d
MPU_NS	Drivers/CMSIS/Include/core_cm23.h	/^    #define MPU_NS /;"	d
MPU_NS	Drivers/CMSIS/Include/core_cm33.h	/^    #define MPU_NS /;"	d
MPU_NS	Drivers/CMSIS/Include/core_cm35p.h	/^    #define MPU_NS /;"	d
MPU_PRIVILEGED_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_PRIVILEGED_DEFAULT /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_AP_Msk /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_AP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_AP_Pos /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_ATTRS_Msk /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_ATTRS_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_ATTRS_Pos /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_B_Msk /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_B_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_B_Pos /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_C_Msk /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_C_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_C_Pos /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_ENABLE_Msk /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_ENABLE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_ENABLE_Pos /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_SIZE_Msk /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SIZE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_SIZE_Pos /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_SRD_Msk /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_SRD_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_SRD_Pos /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_S_Msk /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_S_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_S_Pos /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_TEX_Msk /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_TEX_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_TEX_Pos /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_XN_Msk /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RASR_XN_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RASR_XN_Pos /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_ADDR_Msk /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_ADDR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_ADDR_Pos /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_AP_Msk /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_AP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_AP_Pos /;"	d
MPU_RBAR_BASE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_BASE_Msk /;"	d
MPU_RBAR_BASE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_BASE_Msk /;"	d
MPU_RBAR_BASE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_BASE_Msk /;"	d
MPU_RBAR_BASE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_BASE_Msk /;"	d
MPU_RBAR_BASE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_BASE_Msk /;"	d
MPU_RBAR_BASE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_BASE_Pos /;"	d
MPU_RBAR_BASE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_BASE_Pos /;"	d
MPU_RBAR_BASE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_BASE_Pos /;"	d
MPU_RBAR_BASE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_BASE_Pos /;"	d
MPU_RBAR_BASE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_BASE_Pos /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_REGION_Msk /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_REGION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_REGION_Pos /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_SH_Msk /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_SH_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_SH_Pos /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_VALID_Msk /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_VALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RBAR_VALID_Pos /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_XN_Msk /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_RBAR_XN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RBAR_XN_Pos /;"	d
MPU_REGION_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_DISABLE /;"	d
MPU_REGION_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_ENABLE /;"	d
MPU_REGION_FULL_ACCESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_FULL_ACCESS /;"	d
MPU_REGION_NO_ACCESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NO_ACCESS /;"	d
MPU_REGION_NUMBER0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER0 /;"	d
MPU_REGION_NUMBER1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER1 /;"	d
MPU_REGION_NUMBER2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER2 /;"	d
MPU_REGION_NUMBER3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER3 /;"	d
MPU_REGION_NUMBER4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER4 /;"	d
MPU_REGION_NUMBER5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER5 /;"	d
MPU_REGION_NUMBER6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER6 /;"	d
MPU_REGION_NUMBER7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_NUMBER7 /;"	d
MPU_REGION_PRIV_RO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_PRIV_RO /;"	d
MPU_REGION_PRIV_RO_URO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_PRIV_RO_URO /;"	d
MPU_REGION_PRIV_RW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_PRIV_RW /;"	d
MPU_REGION_PRIV_RW_URO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_REGION_PRIV_RW_URO /;"	d
MPU_REGION_SIZE_128KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_128KB /;"	d
MPU_REGION_SIZE_128MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_128MB /;"	d
MPU_REGION_SIZE_16KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_16KB /;"	d
MPU_REGION_SIZE_16MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_16MB /;"	d
MPU_REGION_SIZE_1GB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_1GB /;"	d
MPU_REGION_SIZE_1KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_1KB /;"	d
MPU_REGION_SIZE_1MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_1MB /;"	d
MPU_REGION_SIZE_256B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_256B /;"	d
MPU_REGION_SIZE_256KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_256KB /;"	d
MPU_REGION_SIZE_256MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_256MB /;"	d
MPU_REGION_SIZE_2GB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_2GB /;"	d
MPU_REGION_SIZE_2KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_2KB /;"	d
MPU_REGION_SIZE_2MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_2MB /;"	d
MPU_REGION_SIZE_32KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_32KB /;"	d
MPU_REGION_SIZE_32MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_32MB /;"	d
MPU_REGION_SIZE_4GB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_4GB /;"	d
MPU_REGION_SIZE_4KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_4KB /;"	d
MPU_REGION_SIZE_4MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_4MB /;"	d
MPU_REGION_SIZE_512B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_512B /;"	d
MPU_REGION_SIZE_512KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_512KB /;"	d
MPU_REGION_SIZE_512MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_512MB /;"	d
MPU_REGION_SIZE_64KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_64KB /;"	d
MPU_REGION_SIZE_64MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_64MB /;"	d
MPU_REGION_SIZE_8KB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_8KB /;"	d
MPU_REGION_SIZE_8MB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define   MPU_REGION_SIZE_8MB /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_AttrIndx_Msk /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_AttrIndx_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_AttrIndx_Pos /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_EN_Msk /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_EN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_EN_Pos /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_LIMIT_Msk /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_LIMIT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RLAR_LIMIT_Pos /;"	d
MPU_RLAR_PXN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_PXN_Msk /;"	d
MPU_RLAR_PXN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RLAR_PXN_Pos /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RNR_REGION_Msk /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_RNR_REGION_Pos /;"	d
MPU_Region_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^} MPU_Region_InitTypeDef;$/;"	t	typeref:struct:__anon12ab12080108
MPU_TEX_LEVEL0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_TEX_LEVEL0 /;"	d
MPU_TEX_LEVEL1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_TEX_LEVEL1 /;"	d
MPU_TEX_LEVEL2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define  MPU_TEX_LEVEL2 /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_DREGION_Msk /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_DREGION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_DREGION_Pos /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_IREGION_Msk /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_IREGION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_IREGION_Pos /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_RALIASES	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_RALIASES /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_SEPARATE_Msk /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_TYPE_SEPARATE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define MPU_TYPE_SEPARATE_Pos /;"	d
MPU_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon6a8602f71108
MPU_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} MPU_Type;$/;"	t	typeref:struct:__anonffb016bb0e08
MPU_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} MPU_Type;$/;"	t	typeref:struct:__anonffb61ee61108
MPU_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon27cf01960c08
MPU_Type	Drivers/CMSIS/Include/core_cm23.h	/^} MPU_Type;$/;"	t	typeref:struct:__anone48692670e08
MPU_Type	Drivers/CMSIS/Include/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon06ecd1f51108
MPU_Type	Drivers/CMSIS/Include/core_cm33.h	/^} MPU_Type;$/;"	t	typeref:struct:__anone4871ec81108
MPU_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon756d223a1108
MPU_Type	Drivers/CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon06ecd6361108
MPU_Type	Drivers/CMSIS/Include/core_cm7.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon06ece2f91108
MPU_Type	Drivers/CMSIS/Include/core_sc000.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon2d8340580d08
MPU_Type	Drivers/CMSIS/Include/core_sc300.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon2db989db1108
MR	Core/Inc/w5500.h	/^#define MR /;"	d
MRLVDS_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MRLVDS_BitNumber /;"	d
MR_FARP	Core/Inc/w5500.h	/^#define MR_FARP /;"	d
MR_PB	Core/Inc/w5500.h	/^#define MR_PB /;"	d
MR_PPPOE	Core/Inc/w5500.h	/^#define MR_PPPOE /;"	d
MR_RST	Core/Inc/w5500.h	/^#define MR_RST /;"	d
MR_WOL	Core/Inc/w5500.h	/^#define MR_WOL /;"	d
MSBFirst	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t MSBFirst;              \/*!< Specifies whether MSB is sent first on UART line.$/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
MSION_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define MSION_BITNUMBER /;"	d
MVFR0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon6a8602f71508	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anonffb61ee61508	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anone4871ec81508	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon756d223a1508	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ecd6361208	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ece2f91208	typeref:typename:__IM uint32_t
MVFR0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon6a8602f71508	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anonffb61ee61508	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anone4871ec81508	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon756d223a1508	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ecd6361208	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ece2f91208	typeref:typename:__IM uint32_t
MVFR1	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anone4871ec80a08	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon756d223a0a08	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x018 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ecd6361208	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x018 (R\/ )  Media and FP Feature Regist/;"	m	struct:__anon06ece2f91208	typeref:typename:__IM uint32_t
MVFR2	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Regis/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IM uint32_t
MX_ADC1_Init	Core/Src/main.c	/^static void MX_ADC1_Init(void)$/;"	f	typeref:typename:void	file:
MX_CRC_Init	Core/Src/main.c	/^static void MX_CRC_Init(void)$/;"	f	typeref:typename:void	file:
MX_DMA_Init	Core/Src/main.c	/^static void MX_DMA_Init(void)$/;"	f	typeref:typename:void	file:
MX_GPIO_Init	Core/Src/main.c	/^static void MX_GPIO_Init(void)$/;"	f	typeref:typename:void	file:
MX_I2C2_Init	Core/Src/main.c	/^static void MX_I2C2_Init(void)$/;"	f	typeref:typename:void	file:
MX_SPI1_Init	Core/Src/main.c	/^static void MX_SPI1_Init(void)$/;"	f	typeref:typename:void	file:
MX_TIM3_Init	Core/Src/main.c	/^static void MX_TIM3_Init(void)$/;"	f	typeref:typename:void	file:
MX_TIM6_Init	Core/Src/main.c	/^static void MX_TIM6_Init(void)$/;"	f	typeref:typename:void	file:
MX_TIM7_Init	Core/Src/main.c	/^static void MX_TIM7_Init(void)$/;"	f	typeref:typename:void	file:
MX_USART1_UART_Init	Core/Src/main.c	/^static void MX_USART1_UART_Init(void)$/;"	f	typeref:typename:void	file:
M_INITIAL_WEBPAGE	Core/Inc/httpServer.h	/^#define M_INITIAL_WEBPAGE	/;"	d
Mask	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint16_t                 Mask;                     \/*!< UART Rx RDR register mask          *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint16_t
MasterOutputTrigger	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  MasterOutputTrigger;   \/*!< Trigger output (TRGO) selection$/;"	m	struct:__anon8defbf7d0808	typeref:typename:uint32_t
MasterOutputTrigger2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  MasterOutputTrigger2;  \/*!< Trigger output2 (TRGO2) selection$/;"	m	struct:__anon8defbf7d0808	typeref:typename:uint32_t
MasterRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);           \/*!< I2C Master Rx/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MasterSlaveMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  MasterSlaveMode;       \/*!< Master\/slave mode selection$/;"	m	struct:__anon8defbf7d0808	typeref:typename:uint32_t
MasterTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);           \/*!< I2C Master Tx/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MemDataAlignment	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t MemDataAlignment;      \/*!< Specifies the Memory data width.$/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
MemInc	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t MemInc;                \/*!< Specifies whether the memory address register should be /;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
MemRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);              \/*!< I2C Memory Rx/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MemTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);              \/*!< I2C Memory Tx/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MemoryOrM2MDstAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstAddress;  \/*!< Specifies the memory base address for DMA transfer$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
MemoryOrM2MDstDataSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstDataSize; \/*!< Specifies the Memory data size alignment or Destination/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
MemoryOrM2MDstIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstIncMode;  \/*!< Specifies whether the Memory address or Destination add/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t Mode;                  \/*!< Specifies the operation mode of the DMAy Channelx.$/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  uint32_t Mode;      \/*!< The Exit Mode to be configured for a core.$/;"	m	struct:__anon29fe87cd0308	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  uint32_t Mode;       \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon2e1226620108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO HAL_I2C_ModeTypeDef   Mode;           \/*!< I2C communication mode                    *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO HAL_I2C_ModeTypeDef
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^  uint32_t Mode;        \/*!< Mode: Specifies the operating mode for the selected pins.$/;"	m	struct:__anon7858c4e80208	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^  uint32_t Mode;      \/*!< Mode: Specifies the operating mode for the selected pins.$/;"	m	struct:__anon7858c4e80108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t Mode;                \/*!< Specifies the SPI operating mode.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t Mode;                      \/*!< Specifies whether the Receive or Transmit mode is en/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
Mode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t Mode;                   \/*!< Specifies the normal or circular operation mode.$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* MspDeInitCallback)(struct __ADC_HandleTypeDef *hadc);             \/*!< ADC Msp DeInit/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c);              \/*!< I2C Msp DeIni/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* MspDeInitCallback)(struct __SPI_HandleTypeDef *hspi);          \/*!< SPI Msp DeInit ca/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* MspDeInitCallback)(struct __UART_HandleTypeDef *huart);         \/*!< UART Msp DeInit /;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  void (* MspInitCallback)(struct __ADC_HandleTypeDef *hadc);               \/*!< ADC Msp Init c/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:void (*)(struct __ADC_HandleTypeDef * hadc)
MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c);                \/*!< I2C Msp Init /;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* MspInitCallback)(struct __SPI_HandleTypeDef *hspi);            \/*!< SPI Msp Init call/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* MspInitCallback)(struct __UART_HandleTypeDef *huart);           \/*!< UART Msp Init ca/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
N	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anonffb016bb010a::__anonffb016bb0208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecc532010a::__anon06ecc5320208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon27cf0196010a::__anon27cf01960208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecc973010a::__anon06ecc9730208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anone4869267010a::__anone48692670208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon2d834058010a::__anon2d8340580208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:1
N	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
NAME_ERROR	Core/Src/dns.c	/^#define	NAME_ERROR /;"	d	file:
NAND_AddressTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NAND_AddressTypedef /;"	d
NETINFO_DHCP	Core/Inc/wizchip_conf.h	/^   NETINFO_DHCP           \/\/\/< Dynamic IP configruation from a DHCP sever$/;"	e	enum:__anon63aa98bf0603
NETINFO_STATIC	Core/Inc/wizchip_conf.h	/^   NETINFO_STATIC = 1,    \/\/\/< Static IP configuration by manually.$/;"	e	enum:__anon63aa98bf0603
NMI_Handler	Core/Src/stm32g0xx_it.c	/^void NMI_Handler(void)$/;"	f	typeref:typename:void
NM_FORCEARP	Core/Inc/wizchip_conf.h	/^   NM_FORCEARP    = (1<<1),  \/\/\/< Force to APP send whenever udp data is sent. Valid only in /;"	e	enum:__anon63aa98bf0703
NM_PINGBLOCK	Core/Inc/wizchip_conf.h	/^   NM_PINGBLOCK   = (1<<4),  \/\/\/< Block ping-request$/;"	e	enum:__anon63aa98bf0703
NM_PPPOE	Core/Inc/wizchip_conf.h	/^   NM_PPPOE       = (1<<3),  \/\/\/< PPPoE mode$/;"	e	enum:__anon63aa98bf0703
NM_WAKEONLAN	Core/Inc/wizchip_conf.h	/^   NM_WAKEONLAN   = (1<<5),  \/\/\/< Wake On Lan $/;"	e	enum:__anon63aa98bf0703
NONE	Core/Inc/httpServer.h	/^   NONE,		\/\/\/< Web storage none$/;"	e	enum:__anon07a8c4330103
NOR_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NOR_ERROR /;"	d
NOR_ONGOING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NOR_ONGOING /;"	d
NOR_SUCCESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NOR_SUCCESS /;"	d
NOR_StatusTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NOR_StatusTypedef /;"	d
NOR_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define NOR_TIMEOUT /;"	d
NOT_IMPL	Core/Src/dns.c	/^#define	NOT_IMPL /;"	d	file:
NO_ERROR	Core/Src/dns.c	/^#define	NO_ERROR /;"	d	file:
NSACR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t NSACR;                  \/*!< Offset: 0x08C (R\/W)  Non-Secure Access Control R/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
NSACR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t NSACR;                  \/*!< Offset: 0x08C (R\/W)  Non-Secure Access Control R/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
NSACR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t NSACR;                  \/*!< Offset: 0x08C (R\/W)  Non-Secure Access Control R/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
NSACR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t NSACR;                  \/*!< Offset: 0x08C (R\/W)  Non-Secure Access Control R/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
NSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
NSSPMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t NSSPMode;            \/*!< Specifies whether the NSSP signal is enabled or not .$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
NVIC	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm0.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm0plus.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm1.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm3.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm4.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_cm7.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_sc000.h	/^#define NVIC /;"	d
NVIC	Drivers/CMSIS/Include/core_sc300.h	/^#define NVIC /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm0.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm0plus.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm1.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_sc000.h	/^#define NVIC_BASE /;"	d
NVIC_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define NVIC_BASE /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_BASE_NS /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_ClearPendingIRQ /;"	d
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_ClearTargetState	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_DecodePriority	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DecodePriority	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* c/;"	f	typeref:typename:__STATIC_INLINE void
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_DisableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_DisableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EnableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_EnableIRQ /;"	d
NVIC_EncodePriority	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_EncodePriority	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, /;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetActive	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetActive	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetActive /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetEnableIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetPendingIRQ /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriority	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetPriority /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetPriorityGrouping /;"	d
NVIC_GetTargetState	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetTargetState	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetTargetState	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetTargetState	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetTargetState	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetTargetState	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_GetVector	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_GetVector /;"	d
NVIC_GetVector	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_GetVector /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_NS /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_NS /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_NS /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_NS /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_NS /;"	d
NVIC_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_NS /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define NVIC_STIR_INTID_Msk /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_STIR_INTID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define NVIC_STIR_INTID_Pos /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_SetPendingIRQ /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriority	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_SetPriority /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_SetPriorityGrouping /;"	d
NVIC_SetTargetState	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetTargetState	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetTargetState	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetTargetState	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetTargetState	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetTargetState	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
NVIC_SetVector	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_SetVector /;"	d
NVIC_SetVector	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_SetVector /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm0.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm1.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm23.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm3.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm33.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm35p.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm4.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_cm7.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_sc000.h	/^  #define NVIC_SystemReset /;"	d
NVIC_SystemReset	Drivers/CMSIS/Include/core_sc300.h	/^  #define NVIC_SystemReset /;"	d
NVIC_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon6a8602f70908
NVIC_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anonffb016bb0908
NVIC_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anonffb61ee60908
NVIC_Type	Drivers/CMSIS/Include/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon06ecc5320908
NVIC_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon27cf01960908
NVIC_Type	Drivers/CMSIS/Include/core_cm1.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon06ecc9730908
NVIC_Type	Drivers/CMSIS/Include/core_cm23.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anone48692670908
NVIC_Type	Drivers/CMSIS/Include/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon06ecd1f50908
NVIC_Type	Drivers/CMSIS/Include/core_cm33.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anone4871ec80908
NVIC_Type	Drivers/CMSIS/Include/core_cm35p.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon756d223a0908
NVIC_Type	Drivers/CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon06ecd6360908
NVIC_Type	Drivers/CMSIS/Include/core_cm7.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon06ece2f90908
NVIC_Type	Drivers/CMSIS/Include/core_sc000.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon2d8340580908
NVIC_Type	Drivers/CMSIS/Include/core_sc300.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon2db989db0908
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_armv81mml.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_armv8mml.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm0.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm0plus.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm1.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm23.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm3.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm33.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm35p.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm4.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_cm7.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_sc000.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NVIC_USER_IRQ_OFFSET	Drivers/CMSIS/Include/core_sc300.h	/^#define NVIC_USER_IRQ_OFFSET /;"	d
NbData	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t NbData;                 \/*!< Specifies the number of data to transfer, in data unit.$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
NbPages	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t NbPages;     \/*!< Number of pages to be erased.$/;"	m	struct:__anon997a70810108	typeref:typename:uint32_t
NbPagesToErase	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          NbPagesToErase;    \/* Internal variable to save the remaining pages to eras/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
NbRxDataToProcess	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint16_t                 NbRxDataToProcess;        \/*!< Number of data to process during RX I/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint16_t
NbTxDataToProcess	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint16_t                 NbTxDataToProcess;        \/*!< Number of data to process during TX I/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint16_t
NbrOfConversion	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t NbrOfConversion;       \/*!< Specify the number of ranks that will be converted withi/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
NibbleToHex	Core/Src/dhcp.c	/^char NibbleToHex(uint8_t nibble)$/;"	f	typeref:typename:char
NoStretchMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t NoStretchMode;       \/*!< Specifies if nostretch mode is selected.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
NonMaskableInt_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                          /;"	e	enum:__anon90f9dfd50103
Number	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t Number;                \/*!< Specifies the number of the region to protect.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
OAR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OAR1;        \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
OAR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OAR2;        \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
OBEX_BOOTCONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OBEX_BOOTCONFIG /;"	d
OBEX_PCROP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OBEX_PCROP /;"	d
OBJCOPY_BIN	Debug/sources.mk	/^OBJCOPY_BIN := $/;"	m
OBJCOPY_HEX	Debug/sources.mk	/^OBJCOPY_HEX := $/;"	m
OBJDUMP_LIST	Debug/sources.mk	/^OBJDUMP_LIST := $/;"	m
OBJS	Debug/sources.mk	/^OBJS := $/;"	m
OBJ_SRCS	Debug/sources.mk	/^OBJ_SRCS := $/;"	m
OB_BOOT0_FROM_OB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT0_FROM_OB /;"	d
OB_BOOT0_FROM_PIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT0_FROM_PIN /;"	d
OB_BOOT1_SRAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT1_SRAM /;"	d
OB_BOOT1_SYSTEM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT1_SYSTEM /;"	d
OB_BOOT_ENTRY_FORCED_FLASH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT_ENTRY_FORCED_FLASH /;"	d
OB_BOOT_ENTRY_FORCED_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOOT_ENTRY_FORCED_NONE /;"	d
OB_BOOT_LOCK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_BOOT_LOCK_DISABLE /;"	d
OB_BOOT_LOCK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_BOOT_LOCK_ENABLE /;"	d
OB_BOR_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_DISABLE /;"	d
OB_BOR_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_ENABLE /;"	d
OB_BOR_LEVEL_FALLING_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_FALLING_0 /;"	d
OB_BOR_LEVEL_FALLING_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_FALLING_1 /;"	d
OB_BOR_LEVEL_FALLING_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_FALLING_2 /;"	d
OB_BOR_LEVEL_FALLING_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_FALLING_3 /;"	d
OB_BOR_LEVEL_RISING_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_RISING_0 /;"	d
OB_BOR_LEVEL_RISING_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_RISING_1 /;"	d
OB_BOR_LEVEL_RISING_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_RISING_2 /;"	d
OB_BOR_LEVEL_RISING_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_BOR_LEVEL_RISING_3 /;"	d
OB_DUAL_BANK_BASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_DUAL_BANK_BASE /;"	d
OB_DUAL_BANK_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_DUAL_BANK_VALUE /;"	d
OB_IRH_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IRH_DISABLE /;"	d
OB_IRH_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IRH_ENABLE /;"	d
OB_IWDG_HW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_HW /;"	d
OB_IWDG_STDBY_FREEZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_STDBY_FREEZE /;"	d
OB_IWDG_STDBY_RUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_STDBY_RUN /;"	d
OB_IWDG_STOP_FREEZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_STOP_FREEZE /;"	d
OB_IWDG_STOP_RUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_STOP_RUN /;"	d
OB_IWDG_SW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_IWDG_SW /;"	d
OB_PCROP_RDP_ERASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_RDP_ERASE /;"	d
OB_PCROP_RDP_NOT_ERASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_RDP_NOT_ERASE /;"	d
OB_PCROP_ZONE2_A	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_ZONE2_A /;"	d
OB_PCROP_ZONE2_B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_ZONE2_B /;"	d
OB_PCROP_ZONE_A	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_ZONE_A /;"	d
OB_PCROP_ZONE_B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_PCROP_ZONE_B /;"	d
OB_RAM_PARITY_CHECK_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_RAM_PARITY_CHECK_RESET /;"	d
OB_RAM_PARITY_CHECK_SET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_RAM_PARITY_CHECK_SET /;"	d
OB_RDP_LEVEL0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_RDP_LEVEL0 /;"	d
OB_RDP_LEVEL1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_RDP_LEVEL1 /;"	d
OB_RDP_LEVEL2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_RDP_LEVEL2 /;"	d
OB_RDP_LEVEL_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RDP_LEVEL_0 /;"	d
OB_RDP_LEVEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RDP_LEVEL_1 /;"	d
OB_RDP_LEVEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RDP_LEVEL_2 /;"	d
OB_RESET_MODE_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RESET_MODE_GPIO /;"	d
OB_RESET_MODE_INPUT_ONLY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RESET_MODE_INPUT_ONLY /;"	d
OB_RESET_MODE_INPUT_OUTPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_RESET_MODE_INPUT_OUTPUT /;"	d
OB_SDADC12_VDD_MONITOR_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_SDADC12_VDD_MONITOR_RESET /;"	d
OB_SDADC12_VDD_MONITOR_SET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_SDADC12_VDD_MONITOR_SET /;"	d
OB_SHUTDOWN_NORST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_SHUTDOWN_NORST /;"	d
OB_SHUTDOWN_RST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_SHUTDOWN_RST /;"	d
OB_SRAM_PARITY_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_SRAM_PARITY_DISABLE /;"	d
OB_SRAM_PARITY_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_SRAM_PARITY_ENABLE /;"	d
OB_STANDBY_NORST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_STANDBY_NORST /;"	d
OB_STANDBY_RST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_STANDBY_RST /;"	d
OB_STOP_NORST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_STOP_NORST /;"	d
OB_STOP_RST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_STOP_RST /;"	d
OB_USER_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_ALL /;"	d
OB_USER_BANK_SWAP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_BANK_SWAP /;"	d
OB_USER_BOR_EN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_BOR_EN /;"	d
OB_USER_BOR_LEV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_BOR_LEV /;"	d
OB_USER_DUALBANK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_DUALBANK_DISABLE /;"	d
OB_USER_DUALBANK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_DUALBANK_ENABLE /;"	d
OB_USER_DUALBANK_SWAP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_DUALBANK_SWAP_DISABLE /;"	d
OB_USER_DUALBANK_SWAP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_DUALBANK_SWAP_ENABLE /;"	d
OB_USER_DUAL_BANK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_DUAL_BANK /;"	d
OB_USER_INPUT_RESET_HOLDER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_INPUT_RESET_HOLDER /;"	d
OB_USER_IWDG_STDBY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_IWDG_STDBY /;"	d
OB_USER_IWDG_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_IWDG_STOP /;"	d
OB_USER_IWDG_SW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_IWDG_SW /;"	d
OB_USER_NRST_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_NRST_MODE /;"	d
OB_USER_RAM_PARITY_CHECK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_RAM_PARITY_CHECK /;"	d
OB_USER_WWDG_SW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_WWDG_SW /;"	d
OB_USER_nBOOT0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nBOOT0 /;"	d
OB_USER_nBOOT1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nBOOT1 /;"	d
OB_USER_nBOOT_SEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nBOOT_SEL /;"	d
OB_USER_nRST_SHDW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nRST_SHDW /;"	d
OB_USER_nRST_STDBY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nRST_STDBY /;"	d
OB_USER_nRST_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_USER_nRST_STOP /;"	d
OB_WDG_HW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_WDG_HW /;"	d
OB_WDG_SW	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_WDG_SW /;"	d
OB_WRPAREA_ZONE2_A	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WRPAREA_ZONE2_A /;"	d
OB_WRPAREA_ZONE2_B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WRPAREA_ZONE2_B /;"	d
OB_WRPAREA_ZONE_A	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WRPAREA_ZONE_A /;"	d
OB_WRPAREA_ZONE_B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WRPAREA_ZONE_B /;"	d
OB_WRP_SECTOR_All	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OB_WRP_SECTOR_All /;"	d
OB_WWDG_HW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WWDG_HW /;"	d
OB_WWDG_SW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_WWDG_SW /;"	d
OB_nBOOT0_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_nBOOT0_RESET /;"	d
OB_nBOOT0_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OB_nBOOT0_SET /;"	d
OCFastMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCFastMode;    \/*!< Specifies the Fast mode state.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCIdleState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCIdleState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
OCMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
OCNIdleState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCNIdleState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
OCNPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCNPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
OCPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
OCPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
OC_DelayElapsedCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim);           \/*!< TIM Output/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
OC_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              \/*!< TIM OC Msp/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
OC_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                \/*!< TIM OC Msp/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
ODEN_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ODEN_BitNumber /;"	d
ODR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t ODR;         \/*!< GPIO port output data register,        Address offset: 0x14  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
ODSWEN_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define ODSWEN_BitNumber /;"	d
OLD_allocated_ip	Core/Src/dhcp.c	/^uint8_t OLD_allocated_ip[4]   = {0, };    \/\/ Previous IP address$/;"	v	typeref:typename:uint8_t[4]
OPAMP_INVERTINGINPUT_VINM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VINM /;"	d
OPAMP_INVERTINGINPUT_VM0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VM0 /;"	d
OPAMP_INVERTINGINPUT_VM1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_INVERTINGINPUT_VM1 /;"	d
OPAMP_NONINVERTINGINPUT_VP0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP0 /;"	d
OPAMP_NONINVERTINGINPUT_VP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP1 /;"	d
OPAMP_NONINVERTINGINPUT_VP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP2 /;"	d
OPAMP_NONINVERTINGINPUT_VP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_NONINVERTINGINPUT_VP3 /;"	d
OPAMP_PGACONNECT_NO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_NO /;"	d
OPAMP_PGACONNECT_VM0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_VM0 /;"	d
OPAMP_PGACONNECT_VM1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_PGACONNECT_VM1 /;"	d
OPAMP_SEC_INVERTINGINPUT_VM0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_INVERTINGINPUT_VM0 /;"	d
OPAMP_SEC_INVERTINGINPUT_VM1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_INVERTINGINPUT_VM1 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP0 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP1 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP2 /;"	d
OPAMP_SEC_NONINVERTINGINPUT_VP3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OPAMP_SEC_NONINVERTINGINPUT_VP3 /;"	d
OPT	Core/Src/dhcp.c	/^	uint8_t  OPT[OPT_SIZE]; \/\/\/< Option$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[]	file:
OPTIONAL_TOOL_DEPS	Debug/makefile	/^OPTIONAL_TOOL_DEPS := \\$/;"	m
OPTIONBYTE_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_ALL /;"	d
OPTIONBYTE_PCROP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_PCROP /;"	d
OPTIONBYTE_RDP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_RDP /;"	d
OPTIONBYTE_SEC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_SEC /;"	d
OPTIONBYTE_USER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_USER /;"	d
OPTIONBYTE_WRP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define OPTIONBYTE_WRP /;"	d
OPTKEYR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OPTKEYR;      \/*!< FLASH Option Key register,                         Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
OPTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OPTR;         \/*!< FLASH Option register,                             Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
OPT_SIZE	Core/Src/dhcp.c	/^#define OPT_SIZE /;"	d	file:
OR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OR;          \/*!< RTC option register,                                       Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
OR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OR1;         \/*!< TIM option register,                      Address offset: 0x5/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
OSPEEDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OSPEEDR;     \/*!< GPIO port output speed register,       Address offset: 0x08  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
OTYPER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t OTYPER;      \/*!< GPIO port output type register,        Address offset: 0x04  /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
OVR_DATA_OVERWRITTEN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OVR_DATA_OVERWRITTEN /;"	d
OVR_DATA_PRESERVED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OVR_DATA_PRESERVED /;"	d
OVR_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define OVR_EVENT /;"	d
O_SRCS	Debug/sources.mk	/^O_SRCS := $/;"	m
OffStateIDLEMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OffStateIDLEMode;     \/*!< TIM off state in IDLE mode$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
OffStateRunMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t OffStateRunMode;      \/*!< TIM off state in run mode$/;"	m	struct:__anon8defbf7d0a08	typeref:typename:uint32_t
OneBitSampling	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t OneBitSampling;            \/*!< Specifies whether a single sample or three samples' /;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
OnePulse_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);        \/*!< TIM One Pu/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
OnePulse_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim);          \/*!< TIM One Pu/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
OptionType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t OptionType;        \/*!< Option byte to be configured.$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
OscillatorType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t OscillatorType;       \/*!< The oscillators to be configured.$/;"	m	struct:__anon8dc819ab0208	typeref:typename:uint32_t
OutputDataInversionMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  uint32_t OutputDataInversionMode;   \/*!< This parameter is a value of @ref CRCEx_Output_Data_/;"	m	struct:__anon8cc0e3cb0208	typeref:typename:uint32_t
OverSampling	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t OverSampling;              \/*!< Specifies whether the Over sampling 8 is enabled or /;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
Overrun	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Overrun;               \/*!< Select the behavior in case of overrun: data overwritten/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
Overrun	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t Overrun;                     \/*!< Set ADC group regular behavior in case of overrun:$/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
OverrunDisable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t OverrunDisable;        \/*!< Specifies whether the reception overrun detection is dis/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
Oversampling	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  ADC_OversamplingTypeDef Oversampling;   \/*!< Specify the Oversampling parameters.$/;"	m	struct:__anon8c95057b0208	typeref:typename:ADC_OversamplingTypeDef
OversamplingMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  FunctionalState OversamplingMode;       \/*!< Specify whether the oversampling feature is enab/;"	m	struct:__anon8c95057b0208	typeref:typename:FunctionalState
OwnAddress1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t OwnAddress1;         \/*!< Specifies the first device own address.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
OwnAddress2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t OwnAddress2;         \/*!< Specifies the second device own address if dual addressing/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
OwnAddress2Masks	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t OwnAddress2Masks;    \/*!< Specifies the acknowledge mask address second device own a/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
PACKAGE_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PACKAGE_BASE /;"	d
PACK_COMPLETED	Core/Inc/socket.h	/^#define PACK_COMPLETED /;"	d
PACK_FIFOBYTE	Core/Inc/socket.h	/^#define PACK_FIFOBYTE /;"	d
PACK_FIRST	Core/Inc/socket.h	/^#define PACK_FIRST /;"	d
PACK_REMAINED	Core/Inc/socket.h	/^#define PACK_REMAINED /;"	d
PAGESIZE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PAGESIZE /;"	d
PAGE_NUM	Core/Src/ZEZ-24CXX.c	/^#define PAGE_NUM /;"	d	file:
PAGE_SIZE	Core/Src/ZEZ-24CXX.c	/^#define PAGE_SIZE /;"	d	file:
PCCARD_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCCARD_ERROR /;"	d
PCCARD_ONGOING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCCARD_ONGOING /;"	d
PCCARD_SUCCESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCCARD_SUCCESS /;"	d
PCCARD_StatusTypedef	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCCARD_StatusTypedef /;"	d
PCCARD_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCCARD_TIMEOUT /;"	d
PCLK1_Frequency	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^  uint32_t PCLK1_Frequency;         \/*!< PCLK1 clock frequency *\/$/;"	m	struct:__anon997cedce0108	typeref:typename:uint32_t
PCROP1AEndAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP1AEndAddr;    \/*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP1AStartAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP1AStartAddr;  \/*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represen/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP1BEndAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP1BEndAddr;    \/*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP1BStartAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP1BStartAddr;  \/*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represen/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP2AEndAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP2AEndAddr;    \/*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP2AStartAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP2AStartAddr;  \/*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represen/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP2BEndAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP2BEndAddr;    \/*!< PCROP End address (used for OPTIONBYTE_PCROP). It represents/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROP2BStartAddr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROP2BStartAddr;  \/*!< PCROP Start address (used for OPTIONBYTE_PCROP). It represen/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROPConfig	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t PCROPConfig;       \/*!< Configuration of the PCROP (used for OPTIONBYTE_PCROP).$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
PCROPSTATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCROPSTATE_DISABLE /;"	d
PCROPSTATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PCROPSTATE_ENABLE /;"	d
PCSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anonffb016bb0c08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anone48692670c08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anone4871ec80f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon756d223a0f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IM uint32_t
PCSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Regi/;"	m	struct:__anon2db989db0f08	typeref:typename:__IM uint32_t
PDCRA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PDCRA;        \/*!< PWR Pull-Down Control Register of port A,         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PDCRB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PDCRB;        \/*!< PWR Pull-Down Control Register of port B,         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PDCRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PDCRC;        \/*!< PWR Pull-Down Control Register of port C,         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PDCRD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PDCRD;        \/*!< PWR Pull-Down Control Register of port D,         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PDCRF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PDCRF;        \/*!< PWR Pull-Down Control Register of port F,         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PECR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PECR;        \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
PERIPH_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PERIPH_BASE /;"	d
PFR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IM uint32_t[2U]
PFR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon06ecd6360a08	typeref:typename:__IM uint32_t[2U]
PFR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register /;"	m	struct:__anon2db989db0a08	typeref:typename:__IM uint32_t[2U]
PHAR	Core/Inc/w5500.h	/^#define PHAR /;"	d
PHYCFGR	Core/Inc/w5500.h	/^#define PHYCFGR /;"	d
PHYCFGR_DPX_FULL	Core/Inc/w5500.h	/^#define PHYCFGR_DPX_FULL /;"	d
PHYCFGR_DPX_HALF	Core/Inc/w5500.h	/^#define PHYCFGR_DPX_HALF /;"	d
PHYCFGR_LNK_OFF	Core/Inc/w5500.h	/^#define PHYCFGR_LNK_OFF /;"	d
PHYCFGR_LNK_ON	Core/Inc/w5500.h	/^#define PHYCFGR_LNK_ON /;"	d
PHYCFGR_OPMD	Core/Inc/w5500.h	/^#define PHYCFGR_OPMD /;"	d
PHYCFGR_OPMDC_100F	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_100F /;"	d
PHYCFGR_OPMDC_100FA	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_100FA /;"	d
PHYCFGR_OPMDC_100H	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_100H /;"	d
PHYCFGR_OPMDC_10F	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_10F /;"	d
PHYCFGR_OPMDC_10H	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_10H /;"	d
PHYCFGR_OPMDC_ALLA	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_ALLA /;"	d
PHYCFGR_OPMDC_NA	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_NA /;"	d
PHYCFGR_OPMDC_PDOWN	Core/Inc/w5500.h	/^#define PHYCFGR_OPMDC_PDOWN /;"	d
PHYCFGR_RST	Core/Inc/w5500.h	/^#define PHYCFGR_RST /;"	d
PHYCFGR_SPD_10	Core/Inc/w5500.h	/^#define PHYCFGR_SPD_10 /;"	d
PHYCFGR_SPD_100	Core/Inc/w5500.h	/^#define PHYCFGR_SPD_100 /;"	d
PHY_CONFBY_HW	Core/Inc/wizchip_conf.h	/^#define PHY_CONFBY_HW /;"	d
PHY_CONFBY_SW	Core/Inc/wizchip_conf.h	/^#define PHY_CONFBY_SW /;"	d
PHY_DUPLEX_FULL	Core/Inc/wizchip_conf.h	/^#define PHY_DUPLEX_FULL /;"	d
PHY_DUPLEX_HALF	Core/Inc/wizchip_conf.h	/^#define PHY_DUPLEX_HALF /;"	d
PHY_LINK_OFF	Core/Inc/wizchip_conf.h	/^#define PHY_LINK_OFF /;"	d
PHY_LINK_ON	Core/Inc/wizchip_conf.h	/^#define PHY_LINK_ON /;"	d
PHY_MODE_AUTONEGO	Core/Inc/wizchip_conf.h	/^#define PHY_MODE_AUTONEGO /;"	d
PHY_MODE_MANUAL	Core/Inc/wizchip_conf.h	/^#define PHY_MODE_MANUAL /;"	d
PHY_POWER_DOWN	Core/Inc/wizchip_conf.h	/^#define PHY_POWER_DOWN /;"	d
PHY_POWER_NORM	Core/Inc/wizchip_conf.h	/^#define PHY_POWER_NORM /;"	d
PHY_SPEED_10	Core/Inc/wizchip_conf.h	/^#define PHY_SPEED_10 /;"	d
PHY_SPEED_100	Core/Inc/wizchip_conf.h	/^#define PHY_SPEED_100 /;"	d
PID0	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID0	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID1	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID2	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID3	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID4	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID5	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID6	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anone4871ec80d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon756d223a0d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IM uint32_t
PID7	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identificati/;"	m	struct:__anon2db989db0d08	typeref:typename:__IM uint32_t
PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  RCC_PLLInitTypeDef PLL;        \/*!< Main PLL structure parameters                            /;"	m	struct:__anon8dc819ab0208	typeref:typename:RCC_PLLInitTypeDef
PLLCFGR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PLLCFGR;     \/*!< RCC System PLL configuration Register,                       /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
PLLI2SON_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PLLI2SON_BitNumber /;"	d
PLLM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLM;       \/*!< PLLM: Division factor for PLL VCO input clock.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLN;       \/*!< PLLN: Multiplication factor for PLL VCO output clock.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLON_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PLLON_BITNUMBER /;"	d
PLLON_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PLLON_BitNumber /;"	d
PLLP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLP;       \/*!< PLLP: PLL Division factor.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLQ;       \/*!< PLLQ: PLL Division factor.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLR;       \/*!< PLLR: PLL Division for the main system clock.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLSAION_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PLLSAION_BitNumber /;"	d
PLLSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define PLLSOURCE_NONE /;"	d	file:
PLLSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLSource;  \/*!< RCC_PLLSource: PLL entry clock source.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLLState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t PLLState;   \/*!< The new state of the PLL.$/;"	m	struct:__anon8dc819ab0108	typeref:typename:uint32_t
PLL_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define PLL_TIMEOUT_VALUE /;"	d	file:
PLL_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c	/^#define PLL_TIMEOUT_VALUE /;"	d	file:
PMAGIC	Core/Inc/w5500.h	/^#define PMAGIC /;"	d
PMODE_BIT_NUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PMODE_BIT_NUMBER /;"	d
PMODE_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PMODE_BitNumber /;"	d
PMRU	Core/Inc/w5500.h	/^#define PMRU /;"	d
POL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t POL;            \/*!< CRC polynomial register,                   Address offset:/;"	m	struct:__anon90f9dfd50408	typeref:typename:__IO uint32_t
PORT	Drivers/CMSIS/Include/core_armv81mml.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon6a8602f70d08	typeref:union:__anon6a8602f70d08::__anon6a8602f70e0a[32U]
PORT	Drivers/CMSIS/Include/core_armv8mml.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anonffb61ee60d08	typeref:union:__anonffb61ee60d08::__anonffb61ee60e0a[32U]
PORT	Drivers/CMSIS/Include/core_cm3.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon06ecd1f50d08	typeref:union:__anon06ecd1f50d08::__anon06ecd1f50e0a[32U]
PORT	Drivers/CMSIS/Include/core_cm33.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anone4871ec80d08	typeref:union:__anone4871ec80d08::__anone4871ec80e0a[32U]
PORT	Drivers/CMSIS/Include/core_cm35p.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon756d223a0d08	typeref:union:__anon756d223a0d08::__anon756d223a0e0a[32U]
PORT	Drivers/CMSIS/Include/core_cm4.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon06ecd6360d08	typeref:union:__anon06ecd6360d08::__anon06ecd6360e0a[32U]
PORT	Drivers/CMSIS/Include/core_cm7.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon06ece2f90d08	typeref:union:__anon06ece2f90d08::__anon06ece2f90e0a[32U]
PORT	Drivers/CMSIS/Include/core_sc300.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers/;"	m	struct:__anon2db989db0d08	typeref:union:__anon2db989db0d08::__anon2db989db0e0a[32U]
PR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PR;          \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon90f9dfd51008	typeref:typename:__IO uint32_t
PREFETCH_ENABLE	Core/Inc/stm32g0xx_hal_conf.h	/^#define  PREFETCH_ENABLE /;"	d
PRER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PRER;        \/*!< RTC prescaler register,                                    Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
PRESC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PRESC;       \/*!< USART Prescaler register,                 Address offset: 0x2/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PSC;         \/*!< TIM prescaler register,                   Address offset: 0x2/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
PSCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t PSCR;                   \/*!< Offset: 0x308 (R\/W)  Periodic Synchronization Co/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IOM uint32_t
PSCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t PSCR;                   \/*!< Offset: 0x308 (R\/W)  Periodic Synchronization Co/;"	m	struct:__anonffb61ee61008	typeref:typename:__IOM uint32_t
PSCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t PSCR;                   \/*!< Offset: 0x308 (R\/W)  Periodic Synchronization Co/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
PSCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t PSCR;                   \/*!< Offset: 0x308 (R\/W)  Periodic Synchronization Co/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
PSCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t PSCR;                   \/*!< Offset: 0x308 (R\/W)  Periodic Synchronization Co/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
PSID	Core/Inc/w5500.h	/^#define PSID /;"	d
PTIMER	Core/Inc/w5500.h	/^#define PTIMER /;"	d
PTYPE_CGI	Core/Inc/httpParser.h	/^#define 	PTYPE_CGI	/;"	d
PTYPE_CSS	Core/Inc/httpParser.h	/^#define     PTYPE_CSS /;"	d
PTYPE_EOT	Core/Inc/httpParser.h	/^#define		PTYPE_EOT	/;"	d
PTYPE_ERR	Core/Inc/httpParser.h	/^#define		PTYPE_ERR	/;"	d
PTYPE_FLASH	Core/Inc/httpParser.h	/^#define		PTYPE_FLASH	/;"	d
PTYPE_GIF	Core/Inc/httpParser.h	/^#define		PTYPE_GIF	/;"	d
PTYPE_HTML	Core/Inc/httpParser.h	/^#define		PTYPE_HTML	/;"	d
PTYPE_ICO	Core/Inc/httpParser.h	/^#define		PTYPE_ICO	/;"	d
PTYPE_JPEG	Core/Inc/httpParser.h	/^#define		PTYPE_JPEG	/;"	d
PTYPE_JS	Core/Inc/httpParser.h	/^#define		PTYPE_JS	/;"	d
PTYPE_JSON	Core/Inc/httpParser.h	/^#define		PTYPE_JSON	/;"	d
PTYPE_MPEG	Core/Inc/httpParser.h	/^#define		PTYPE_MPEG	/;"	d
PTYPE_OTF	Core/Inc/httpParser.h	/^#define		PTYPE_OTF	/;"	d
PTYPE_PDF	Core/Inc/httpParser.h	/^#define		PTYPE_PDF	/;"	d
PTYPE_PNG	Core/Inc/httpParser.h	/^#define		PTYPE_PNG	/;"	d
PTYPE_SVG	Core/Inc/httpParser.h	/^#define		PTYPE_SVG	/;"	d
PTYPE_TEXT	Core/Inc/httpParser.h	/^#define		PTYPE_TEXT	/;"	d
PTYPE_TTF	Core/Inc/httpParser.h	/^#define		PTYPE_TTF	/;"	d
PTYPE_WOFF	Core/Inc/httpParser.h	/^#define		PTYPE_WOFF	/;"	d
PTYPE_XML	Core/Inc/httpParser.h	/^#define     PTYPE_XML /;"	d
PUCRA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUCRA;        \/*!< PWR Pull-Up Control Register of port A,           Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PUCRB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUCRB;        \/*!< PWR Pull-Up Control Register of port B,           Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PUCRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUCRC;        \/*!< PWR Pull-Up Control Register of port C,           Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PUCRD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUCRD;        \/*!< PWR Pull-Up Control Register of port D,           Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PUCRF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUCRF;        \/*!< PWR Pull-Up Control Register of port F,           Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
PUPDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t PUPDR;       \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C /;"	m	struct:__anon90f9dfd50e08	typeref:typename:__IO uint32_t
PVDE_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PVDE_BitNumber /;"	d
PVDLevel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^  uint32_t PVDLevel;    \/*!< PVDLevel: Specifies the PVD detection level.$/;"	m	struct:__anon7858c4e80208	typeref:typename:uint32_t
PVD_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PVD_FALLING_EDGE /;"	d	file:
PVD_MODE_EVT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PVD_MODE_EVT /;"	d	file:
PVD_MODE_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PVD_MODE_IT /;"	d	file:
PVD_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PVD_RISING_EDGE /;"	d	file:
PVMType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^  uint32_t PVMType;   \/*!< PVMType: Specifies which voltage is monitored and against which thre/;"	m	struct:__anon7858c4e80108	typeref:typename:uint32_t
PVM_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PVM_FALLING_EDGE /;"	d
PVM_MODE_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PVM_MODE_EVT /;"	d
PVM_MODE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PVM_MODE_IT /;"	d
PVM_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PVM_RISING_EDGE /;"	d
PWM_MspDeInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);             \/*!< TIM PWM Ms/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PWM_MspInitCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim);               \/*!< TIM PWM Ms/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PWM_PulseFinishedCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim);         \/*!< TIM PWM Pu/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PWM_PulseFinishedHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); \/*!< TIM PWM Pu/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PWR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR /;"	d
PWR_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_BASE /;"	d
PWR_BATTERY_CHARGING_RESISTOR_1_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_BATTERY_CHARGING_RESISTOR_1_5 /;"	d
PWR_BATTERY_CHARGING_RESISTOR_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_BATTERY_CHARGING_RESISTOR_5 /;"	d
PWR_CR1_DBP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_DBP /;"	d
PWR_CR1_DBP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_DBP_Msk /;"	d
PWR_CR1_DBP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_DBP_Pos /;"	d
PWR_CR1_FPD_LPRUN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPRUN /;"	d
PWR_CR1_FPD_LPRUN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPRUN_Msk /;"	d
PWR_CR1_FPD_LPRUN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPRUN_Pos /;"	d
PWR_CR1_FPD_LPSLP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPSLP /;"	d
PWR_CR1_FPD_LPSLP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPSLP_Msk /;"	d
PWR_CR1_FPD_LPSLP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_LPSLP_Pos /;"	d
PWR_CR1_FPD_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_STOP /;"	d
PWR_CR1_FPD_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_STOP_Msk /;"	d
PWR_CR1_FPD_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_FPD_STOP_Pos /;"	d
PWR_CR1_LPMS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPMS /;"	d
PWR_CR1_LPMS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPMS_0 /;"	d
PWR_CR1_LPMS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPMS_1 /;"	d
PWR_CR1_LPMS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPMS_Msk /;"	d
PWR_CR1_LPMS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPMS_Pos /;"	d
PWR_CR1_LPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPR /;"	d
PWR_CR1_LPR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPR_Msk /;"	d
PWR_CR1_LPR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_LPR_Pos /;"	d
PWR_CR1_VOS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_VOS /;"	d
PWR_CR1_VOS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_VOS_0 /;"	d
PWR_CR1_VOS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_VOS_1 /;"	d
PWR_CR1_VOS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_VOS_Msk /;"	d
PWR_CR1_VOS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR1_VOS_Pos /;"	d
PWR_CR3_APC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_APC /;"	d
PWR_CR3_APC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_APC_Msk /;"	d
PWR_CR3_APC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_APC_Pos /;"	d
PWR_CR3_EIWUL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EIWUL /;"	d
PWR_CR3_EIWUL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EIWUL_Msk /;"	d
PWR_CR3_EIWUL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EIWUL_Pos /;"	d
PWR_CR3_EWUP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP /;"	d
PWR_CR3_EWUP1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP1 /;"	d
PWR_CR3_EWUP1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP1_Msk /;"	d
PWR_CR3_EWUP1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP1_Pos /;"	d
PWR_CR3_EWUP2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP2 /;"	d
PWR_CR3_EWUP2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP2_Msk /;"	d
PWR_CR3_EWUP2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP2_Pos /;"	d
PWR_CR3_EWUP4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP4 /;"	d
PWR_CR3_EWUP4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP4_Msk /;"	d
PWR_CR3_EWUP4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP4_Pos /;"	d
PWR_CR3_EWUP5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP5 /;"	d
PWR_CR3_EWUP5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP5_Msk /;"	d
PWR_CR3_EWUP5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP5_Pos /;"	d
PWR_CR3_EWUP6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP6 /;"	d
PWR_CR3_EWUP6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP6_Msk /;"	d
PWR_CR3_EWUP6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP6_Pos /;"	d
PWR_CR3_EWUP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP_Msk /;"	d
PWR_CR3_EWUP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR3_EWUP_Pos /;"	d
PWR_CR4_VBE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBE /;"	d
PWR_CR4_VBE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBE_Msk /;"	d
PWR_CR4_VBE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBE_Pos /;"	d
PWR_CR4_VBRS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBRS /;"	d
PWR_CR4_VBRS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBRS_Msk /;"	d
PWR_CR4_VBRS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_VBRS_Pos /;"	d
PWR_CR4_WP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP /;"	d
PWR_CR4_WP1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP1 /;"	d
PWR_CR4_WP1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP1_Msk /;"	d
PWR_CR4_WP1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP1_Pos /;"	d
PWR_CR4_WP2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP2 /;"	d
PWR_CR4_WP2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP2_Msk /;"	d
PWR_CR4_WP2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP2_Pos /;"	d
PWR_CR4_WP4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP4 /;"	d
PWR_CR4_WP4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP4_Msk /;"	d
PWR_CR4_WP4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP4_Pos /;"	d
PWR_CR4_WP5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP5 /;"	d
PWR_CR4_WP5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP5_Msk /;"	d
PWR_CR4_WP5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP5_Pos /;"	d
PWR_CR4_WP6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP6 /;"	d
PWR_CR4_WP6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP6_Msk /;"	d
PWR_CR4_WP6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP6_Pos /;"	d
PWR_CR4_WP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP_Msk /;"	d
PWR_CR4_WP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_CR4_WP_Pos /;"	d
PWR_EVENT_LINE_PVD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_EVENT_LINE_PVD /;"	d
PWR_EVENT_LINE_PVM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_EVENT_LINE_PVM /;"	d
PWR_EXTI_LINE_PVD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_EXTI_LINE_PVD /;"	d
PWR_EXTI_LINE_PVM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_EXTI_LINE_PVM /;"	d
PWR_FLAG_FLASH_READY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_FLASH_READY /;"	d
PWR_FLAG_PVDO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_PVDO /;"	d
PWR_FLAG_PVMOUSB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_FLAG_PVMOUSB /;"	d
PWR_FLAG_PVMO_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_PVMO_USB /;"	d
PWR_FLAG_REGLPF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_REGLPF /;"	d
PWR_FLAG_REGLPS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_REGLPS /;"	d
PWR_FLAG_SB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_SB /;"	d
PWR_FLAG_WUF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF /;"	d
PWR_FLAG_WUF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF1 /;"	d
PWR_FLAG_WUF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF2 /;"	d
PWR_FLAG_WUF3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF3 /;"	d
PWR_FLAG_WUF4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF4 /;"	d
PWR_FLAG_WUF5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF5 /;"	d
PWR_FLAG_WUF6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUF6 /;"	d
PWR_FLAG_WUFI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_FLAG_WUFI /;"	d
PWR_FLASHPD_LPRUN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_FLASHPD_LPRUN /;"	d
PWR_FLASHPD_LPSLEEP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_FLASHPD_LPSLEEP /;"	d
PWR_FLASHPD_STOP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_FLASHPD_STOP /;"	d
PWR_GPIO_A	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_A /;"	d
PWR_GPIO_B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_B /;"	d
PWR_GPIO_BIT_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_0 /;"	d
PWR_GPIO_BIT_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_1 /;"	d
PWR_GPIO_BIT_10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_10 /;"	d
PWR_GPIO_BIT_11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_11 /;"	d
PWR_GPIO_BIT_12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_12 /;"	d
PWR_GPIO_BIT_13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_13 /;"	d
PWR_GPIO_BIT_14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_14 /;"	d
PWR_GPIO_BIT_15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_15 /;"	d
PWR_GPIO_BIT_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_2 /;"	d
PWR_GPIO_BIT_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_3 /;"	d
PWR_GPIO_BIT_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_4 /;"	d
PWR_GPIO_BIT_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_5 /;"	d
PWR_GPIO_BIT_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_6 /;"	d
PWR_GPIO_BIT_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_7 /;"	d
PWR_GPIO_BIT_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_8 /;"	d
PWR_GPIO_BIT_9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_BIT_9 /;"	d
PWR_GPIO_C	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_C /;"	d
PWR_GPIO_D	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_D /;"	d
PWR_GPIO_E	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_E /;"	d
PWR_GPIO_F	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_GPIO_F /;"	d
PWR_GPIO_PIN_NB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PWR_GPIO_PIN_NB /;"	d	file:
PWR_LOWPOWERMODE_SHUTDOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_LOWPOWERMODE_SHUTDOWN /;"	d
PWR_LOWPOWERMODE_STANDBY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_LOWPOWERMODE_STANDBY /;"	d
PWR_LOWPOWERMODE_STOP0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_LOWPOWERMODE_STOP0 /;"	d
PWR_LOWPOWERMODE_STOP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_LOWPOWERMODE_STOP1 /;"	d
PWR_LOWPOWERREGULATOR_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_LOWPOWERREGULATOR_ON /;"	d
PWR_MAINREGULATOR_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_MAINREGULATOR_ON /;"	d
PWR_MODE_EVENT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_FALLING /;"	d
PWR_MODE_EVENT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_RISING /;"	d
PWR_MODE_EVENT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_EVENT_RISING_FALLING /;"	d
PWR_MODE_EVT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_EVT /;"	d
PWR_MODE_IT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_IT_FALLING /;"	d
PWR_MODE_IT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_IT_RISING /;"	d
PWR_MODE_IT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_IT_RISING_FALLING /;"	d
PWR_MODE_NORMAL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define PWR_MODE_NORMAL /;"	d
PWR_PDCRA_PD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD0 /;"	d
PWR_PDCRA_PD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD0_Msk /;"	d
PWR_PDCRA_PD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD0_Pos /;"	d
PWR_PDCRA_PD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD1 /;"	d
PWR_PDCRA_PD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD10 /;"	d
PWR_PDCRA_PD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD10_Msk /;"	d
PWR_PDCRA_PD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD10_Pos /;"	d
PWR_PDCRA_PD11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD11 /;"	d
PWR_PDCRA_PD11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD11_Msk /;"	d
PWR_PDCRA_PD11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD11_Pos /;"	d
PWR_PDCRA_PD12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD12 /;"	d
PWR_PDCRA_PD12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD12_Msk /;"	d
PWR_PDCRA_PD12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD12_Pos /;"	d
PWR_PDCRA_PD13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD13 /;"	d
PWR_PDCRA_PD13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD13_Msk /;"	d
PWR_PDCRA_PD13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD13_Pos /;"	d
PWR_PDCRA_PD14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD14 /;"	d
PWR_PDCRA_PD14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD14_Msk /;"	d
PWR_PDCRA_PD14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD14_Pos /;"	d
PWR_PDCRA_PD15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD15 /;"	d
PWR_PDCRA_PD15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD15_Msk /;"	d
PWR_PDCRA_PD15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD15_Pos /;"	d
PWR_PDCRA_PD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD1_Msk /;"	d
PWR_PDCRA_PD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD1_Pos /;"	d
PWR_PDCRA_PD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD2 /;"	d
PWR_PDCRA_PD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD2_Msk /;"	d
PWR_PDCRA_PD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD2_Pos /;"	d
PWR_PDCRA_PD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD3 /;"	d
PWR_PDCRA_PD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD3_Msk /;"	d
PWR_PDCRA_PD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD3_Pos /;"	d
PWR_PDCRA_PD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD4 /;"	d
PWR_PDCRA_PD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD4_Msk /;"	d
PWR_PDCRA_PD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD4_Pos /;"	d
PWR_PDCRA_PD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD5 /;"	d
PWR_PDCRA_PD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD5_Msk /;"	d
PWR_PDCRA_PD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD5_Pos /;"	d
PWR_PDCRA_PD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD6 /;"	d
PWR_PDCRA_PD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD6_Msk /;"	d
PWR_PDCRA_PD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD6_Pos /;"	d
PWR_PDCRA_PD7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD7 /;"	d
PWR_PDCRA_PD7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD7_Msk /;"	d
PWR_PDCRA_PD7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD7_Pos /;"	d
PWR_PDCRA_PD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD8 /;"	d
PWR_PDCRA_PD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD8_Msk /;"	d
PWR_PDCRA_PD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD8_Pos /;"	d
PWR_PDCRA_PD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD9 /;"	d
PWR_PDCRA_PD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD9_Msk /;"	d
PWR_PDCRA_PD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRA_PD9_Pos /;"	d
PWR_PDCRB_PD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD0 /;"	d
PWR_PDCRB_PD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD0_Msk /;"	d
PWR_PDCRB_PD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD0_Pos /;"	d
PWR_PDCRB_PD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD1 /;"	d
PWR_PDCRB_PD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD10 /;"	d
PWR_PDCRB_PD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD10_Msk /;"	d
PWR_PDCRB_PD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD10_Pos /;"	d
PWR_PDCRB_PD11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD11 /;"	d
PWR_PDCRB_PD11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD11_Msk /;"	d
PWR_PDCRB_PD11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD11_Pos /;"	d
PWR_PDCRB_PD12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD12 /;"	d
PWR_PDCRB_PD12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD12_Msk /;"	d
PWR_PDCRB_PD12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD12_Pos /;"	d
PWR_PDCRB_PD13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD13 /;"	d
PWR_PDCRB_PD13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD13_Msk /;"	d
PWR_PDCRB_PD13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD13_Pos /;"	d
PWR_PDCRB_PD14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD14 /;"	d
PWR_PDCRB_PD14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD14_Msk /;"	d
PWR_PDCRB_PD14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD14_Pos /;"	d
PWR_PDCRB_PD15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD15 /;"	d
PWR_PDCRB_PD15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD15_Msk /;"	d
PWR_PDCRB_PD15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD15_Pos /;"	d
PWR_PDCRB_PD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD1_Msk /;"	d
PWR_PDCRB_PD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD1_Pos /;"	d
PWR_PDCRB_PD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD2 /;"	d
PWR_PDCRB_PD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD2_Msk /;"	d
PWR_PDCRB_PD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD2_Pos /;"	d
PWR_PDCRB_PD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD3 /;"	d
PWR_PDCRB_PD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD3_Msk /;"	d
PWR_PDCRB_PD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD3_Pos /;"	d
PWR_PDCRB_PD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD4 /;"	d
PWR_PDCRB_PD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD4_Msk /;"	d
PWR_PDCRB_PD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD4_Pos /;"	d
PWR_PDCRB_PD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD5 /;"	d
PWR_PDCRB_PD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD5_Msk /;"	d
PWR_PDCRB_PD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD5_Pos /;"	d
PWR_PDCRB_PD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD6 /;"	d
PWR_PDCRB_PD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD6_Msk /;"	d
PWR_PDCRB_PD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD6_Pos /;"	d
PWR_PDCRB_PD7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD7 /;"	d
PWR_PDCRB_PD7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD7_Msk /;"	d
PWR_PDCRB_PD7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD7_Pos /;"	d
PWR_PDCRB_PD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD8 /;"	d
PWR_PDCRB_PD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD8_Msk /;"	d
PWR_PDCRB_PD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD8_Pos /;"	d
PWR_PDCRB_PD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD9 /;"	d
PWR_PDCRB_PD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD9_Msk /;"	d
PWR_PDCRB_PD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRB_PD9_Pos /;"	d
PWR_PDCRC_PD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD0 /;"	d
PWR_PDCRC_PD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD0_Msk /;"	d
PWR_PDCRC_PD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD0_Pos /;"	d
PWR_PDCRC_PD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD1 /;"	d
PWR_PDCRC_PD10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD10 /;"	d
PWR_PDCRC_PD10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD10_Msk /;"	d
PWR_PDCRC_PD10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD10_Pos /;"	d
PWR_PDCRC_PD11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD11 /;"	d
PWR_PDCRC_PD11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD11_Msk /;"	d
PWR_PDCRC_PD11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD11_Pos /;"	d
PWR_PDCRC_PD12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD12 /;"	d
PWR_PDCRC_PD12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD12_Msk /;"	d
PWR_PDCRC_PD12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD12_Pos /;"	d
PWR_PDCRC_PD13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD13 /;"	d
PWR_PDCRC_PD13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD13_Msk /;"	d
PWR_PDCRC_PD13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD13_Pos /;"	d
PWR_PDCRC_PD14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD14 /;"	d
PWR_PDCRC_PD14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD14_Msk /;"	d
PWR_PDCRC_PD14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD14_Pos /;"	d
PWR_PDCRC_PD15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD15 /;"	d
PWR_PDCRC_PD15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD15_Msk /;"	d
PWR_PDCRC_PD15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD15_Pos /;"	d
PWR_PDCRC_PD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD1_Msk /;"	d
PWR_PDCRC_PD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD1_Pos /;"	d
PWR_PDCRC_PD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD2 /;"	d
PWR_PDCRC_PD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD2_Msk /;"	d
PWR_PDCRC_PD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD2_Pos /;"	d
PWR_PDCRC_PD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD3 /;"	d
PWR_PDCRC_PD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD3_Msk /;"	d
PWR_PDCRC_PD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD3_Pos /;"	d
PWR_PDCRC_PD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD4 /;"	d
PWR_PDCRC_PD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD4_Msk /;"	d
PWR_PDCRC_PD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD4_Pos /;"	d
PWR_PDCRC_PD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD5 /;"	d
PWR_PDCRC_PD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD5_Msk /;"	d
PWR_PDCRC_PD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD5_Pos /;"	d
PWR_PDCRC_PD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD6 /;"	d
PWR_PDCRC_PD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD6_Msk /;"	d
PWR_PDCRC_PD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD6_Pos /;"	d
PWR_PDCRC_PD7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD7 /;"	d
PWR_PDCRC_PD7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD7_Msk /;"	d
PWR_PDCRC_PD7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD7_Pos /;"	d
PWR_PDCRC_PD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD8 /;"	d
PWR_PDCRC_PD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD8_Msk /;"	d
PWR_PDCRC_PD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD8_Pos /;"	d
PWR_PDCRC_PD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD9 /;"	d
PWR_PDCRC_PD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD9_Msk /;"	d
PWR_PDCRC_PD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRC_PD9_Pos /;"	d
PWR_PDCRD_PD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD0 /;"	d
PWR_PDCRD_PD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD0_Msk /;"	d
PWR_PDCRD_PD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD0_Pos /;"	d
PWR_PDCRD_PD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD1 /;"	d
PWR_PDCRD_PD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD1_Msk /;"	d
PWR_PDCRD_PD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD1_Pos /;"	d
PWR_PDCRD_PD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD2 /;"	d
PWR_PDCRD_PD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD2_Msk /;"	d
PWR_PDCRD_PD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD2_Pos /;"	d
PWR_PDCRD_PD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD3 /;"	d
PWR_PDCRD_PD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD3_Msk /;"	d
PWR_PDCRD_PD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD3_Pos /;"	d
PWR_PDCRD_PD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD4 /;"	d
PWR_PDCRD_PD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD4_Msk /;"	d
PWR_PDCRD_PD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD4_Pos /;"	d
PWR_PDCRD_PD5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD5 /;"	d
PWR_PDCRD_PD5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD5_Msk /;"	d
PWR_PDCRD_PD5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD5_Pos /;"	d
PWR_PDCRD_PD6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD6 /;"	d
PWR_PDCRD_PD6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD6_Msk /;"	d
PWR_PDCRD_PD6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD6_Pos /;"	d
PWR_PDCRD_PD8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD8 /;"	d
PWR_PDCRD_PD8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD8_Msk /;"	d
PWR_PDCRD_PD8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD8_Pos /;"	d
PWR_PDCRD_PD9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD9 /;"	d
PWR_PDCRD_PD9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD9_Msk /;"	d
PWR_PDCRD_PD9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRD_PD9_Pos /;"	d
PWR_PDCRF_PD0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD0 /;"	d
PWR_PDCRF_PD0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD0_Msk /;"	d
PWR_PDCRF_PD0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD0_Pos /;"	d
PWR_PDCRF_PD1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD1 /;"	d
PWR_PDCRF_PD1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD1_Msk /;"	d
PWR_PDCRF_PD1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD1_Pos /;"	d
PWR_PDCRF_PD2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD2 /;"	d
PWR_PDCRF_PD2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD2_Msk /;"	d
PWR_PDCRF_PD2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD2_Pos /;"	d
PWR_PDCRF_PD3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD3 /;"	d
PWR_PDCRF_PD3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD3_Msk /;"	d
PWR_PDCRF_PD3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD3_Pos /;"	d
PWR_PDCRF_PD4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD4 /;"	d
PWR_PDCRF_PD4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD4_Msk /;"	d
PWR_PDCRF_PD4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PDCRF_PD4_Pos /;"	d
PWR_PUCRA_PU0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU0 /;"	d
PWR_PUCRA_PU0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU0_Msk /;"	d
PWR_PUCRA_PU0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU0_Pos /;"	d
PWR_PUCRA_PU1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU1 /;"	d
PWR_PUCRA_PU10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU10 /;"	d
PWR_PUCRA_PU10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU10_Msk /;"	d
PWR_PUCRA_PU10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU10_Pos /;"	d
PWR_PUCRA_PU11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU11 /;"	d
PWR_PUCRA_PU11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU11_Msk /;"	d
PWR_PUCRA_PU11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU11_Pos /;"	d
PWR_PUCRA_PU12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU12 /;"	d
PWR_PUCRA_PU12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU12_Msk /;"	d
PWR_PUCRA_PU12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU12_Pos /;"	d
PWR_PUCRA_PU13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU13 /;"	d
PWR_PUCRA_PU13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU13_Msk /;"	d
PWR_PUCRA_PU13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU13_Pos /;"	d
PWR_PUCRA_PU14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU14 /;"	d
PWR_PUCRA_PU14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU14_Msk /;"	d
PWR_PUCRA_PU14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU14_Pos /;"	d
PWR_PUCRA_PU15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU15 /;"	d
PWR_PUCRA_PU15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU15_Msk /;"	d
PWR_PUCRA_PU15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU15_Pos /;"	d
PWR_PUCRA_PU1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU1_Msk /;"	d
PWR_PUCRA_PU1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU1_Pos /;"	d
PWR_PUCRA_PU2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU2 /;"	d
PWR_PUCRA_PU2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU2_Msk /;"	d
PWR_PUCRA_PU2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU2_Pos /;"	d
PWR_PUCRA_PU3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU3 /;"	d
PWR_PUCRA_PU3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU3_Msk /;"	d
PWR_PUCRA_PU3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU3_Pos /;"	d
PWR_PUCRA_PU4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU4 /;"	d
PWR_PUCRA_PU4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU4_Msk /;"	d
PWR_PUCRA_PU4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU4_Pos /;"	d
PWR_PUCRA_PU5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU5 /;"	d
PWR_PUCRA_PU5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU5_Msk /;"	d
PWR_PUCRA_PU5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU5_Pos /;"	d
PWR_PUCRA_PU6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU6 /;"	d
PWR_PUCRA_PU6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU6_Msk /;"	d
PWR_PUCRA_PU6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU6_Pos /;"	d
PWR_PUCRA_PU7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU7 /;"	d
PWR_PUCRA_PU7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU7_Msk /;"	d
PWR_PUCRA_PU7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU7_Pos /;"	d
PWR_PUCRA_PU8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU8 /;"	d
PWR_PUCRA_PU8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU8_Msk /;"	d
PWR_PUCRA_PU8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU8_Pos /;"	d
PWR_PUCRA_PU9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU9 /;"	d
PWR_PUCRA_PU9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU9_Msk /;"	d
PWR_PUCRA_PU9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRA_PU9_Pos /;"	d
PWR_PUCRB_PU0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU0 /;"	d
PWR_PUCRB_PU0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU0_Msk /;"	d
PWR_PUCRB_PU0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU0_Pos /;"	d
PWR_PUCRB_PU1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU1 /;"	d
PWR_PUCRB_PU10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU10 /;"	d
PWR_PUCRB_PU10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU10_Msk /;"	d
PWR_PUCRB_PU10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU10_Pos /;"	d
PWR_PUCRB_PU11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU11 /;"	d
PWR_PUCRB_PU11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU11_Msk /;"	d
PWR_PUCRB_PU11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU11_Pos /;"	d
PWR_PUCRB_PU12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU12 /;"	d
PWR_PUCRB_PU12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU12_Msk /;"	d
PWR_PUCRB_PU12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU12_Pos /;"	d
PWR_PUCRB_PU13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU13 /;"	d
PWR_PUCRB_PU13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU13_Msk /;"	d
PWR_PUCRB_PU13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU13_Pos /;"	d
PWR_PUCRB_PU14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU14 /;"	d
PWR_PUCRB_PU14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU14_Msk /;"	d
PWR_PUCRB_PU14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU14_Pos /;"	d
PWR_PUCRB_PU15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU15 /;"	d
PWR_PUCRB_PU15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU15_Msk /;"	d
PWR_PUCRB_PU15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU15_Pos /;"	d
PWR_PUCRB_PU1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU1_Msk /;"	d
PWR_PUCRB_PU1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU1_Pos /;"	d
PWR_PUCRB_PU2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU2 /;"	d
PWR_PUCRB_PU2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU2_Msk /;"	d
PWR_PUCRB_PU2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU2_Pos /;"	d
PWR_PUCRB_PU3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU3 /;"	d
PWR_PUCRB_PU3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU3_Msk /;"	d
PWR_PUCRB_PU3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU3_Pos /;"	d
PWR_PUCRB_PU4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU4 /;"	d
PWR_PUCRB_PU4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU4_Msk /;"	d
PWR_PUCRB_PU4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU4_Pos /;"	d
PWR_PUCRB_PU5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU5 /;"	d
PWR_PUCRB_PU5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU5_Msk /;"	d
PWR_PUCRB_PU5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU5_Pos /;"	d
PWR_PUCRB_PU6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU6 /;"	d
PWR_PUCRB_PU6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU6_Msk /;"	d
PWR_PUCRB_PU6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU6_Pos /;"	d
PWR_PUCRB_PU7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU7 /;"	d
PWR_PUCRB_PU7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU7_Msk /;"	d
PWR_PUCRB_PU7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU7_Pos /;"	d
PWR_PUCRB_PU8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU8 /;"	d
PWR_PUCRB_PU8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU8_Msk /;"	d
PWR_PUCRB_PU8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU8_Pos /;"	d
PWR_PUCRB_PU9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU9 /;"	d
PWR_PUCRB_PU9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU9_Msk /;"	d
PWR_PUCRB_PU9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRB_PU9_Pos /;"	d
PWR_PUCRC_PU0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU0 /;"	d
PWR_PUCRC_PU0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU0_Msk /;"	d
PWR_PUCRC_PU0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU0_Pos /;"	d
PWR_PUCRC_PU1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU1 /;"	d
PWR_PUCRC_PU10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU10 /;"	d
PWR_PUCRC_PU10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU10_Msk /;"	d
PWR_PUCRC_PU10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU10_Pos /;"	d
PWR_PUCRC_PU11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU11 /;"	d
PWR_PUCRC_PU11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU11_Msk /;"	d
PWR_PUCRC_PU11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU11_Pos /;"	d
PWR_PUCRC_PU12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU12 /;"	d
PWR_PUCRC_PU12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU12_Msk /;"	d
PWR_PUCRC_PU12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU12_Pos /;"	d
PWR_PUCRC_PU13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU13 /;"	d
PWR_PUCRC_PU13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU13_Msk /;"	d
PWR_PUCRC_PU13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU13_Pos /;"	d
PWR_PUCRC_PU14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU14 /;"	d
PWR_PUCRC_PU14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU14_Msk /;"	d
PWR_PUCRC_PU14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU14_Pos /;"	d
PWR_PUCRC_PU15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU15 /;"	d
PWR_PUCRC_PU15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU15_Msk /;"	d
PWR_PUCRC_PU15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU15_Pos /;"	d
PWR_PUCRC_PU1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU1_Msk /;"	d
PWR_PUCRC_PU1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU1_Pos /;"	d
PWR_PUCRC_PU2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU2 /;"	d
PWR_PUCRC_PU2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU2_Msk /;"	d
PWR_PUCRC_PU2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU2_Pos /;"	d
PWR_PUCRC_PU3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU3 /;"	d
PWR_PUCRC_PU3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU3_Msk /;"	d
PWR_PUCRC_PU3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU3_Pos /;"	d
PWR_PUCRC_PU4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU4 /;"	d
PWR_PUCRC_PU4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU4_Msk /;"	d
PWR_PUCRC_PU4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU4_Pos /;"	d
PWR_PUCRC_PU5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU5 /;"	d
PWR_PUCRC_PU5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU5_Msk /;"	d
PWR_PUCRC_PU5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU5_Pos /;"	d
PWR_PUCRC_PU6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU6 /;"	d
PWR_PUCRC_PU6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU6_Msk /;"	d
PWR_PUCRC_PU6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU6_Pos /;"	d
PWR_PUCRC_PU7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU7 /;"	d
PWR_PUCRC_PU7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU7_Msk /;"	d
PWR_PUCRC_PU7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU7_Pos /;"	d
PWR_PUCRC_PU8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU8 /;"	d
PWR_PUCRC_PU8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU8_Msk /;"	d
PWR_PUCRC_PU8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU8_Pos /;"	d
PWR_PUCRC_PU9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU9 /;"	d
PWR_PUCRC_PU9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU9_Msk /;"	d
PWR_PUCRC_PU9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRC_PU9_Pos /;"	d
PWR_PUCRD_PU0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU0 /;"	d
PWR_PUCRD_PU0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU0_Msk /;"	d
PWR_PUCRD_PU0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU0_Pos /;"	d
PWR_PUCRD_PU1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU1 /;"	d
PWR_PUCRD_PU1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU1_Msk /;"	d
PWR_PUCRD_PU1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU1_Pos /;"	d
PWR_PUCRD_PU2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU2 /;"	d
PWR_PUCRD_PU2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU2_Msk /;"	d
PWR_PUCRD_PU2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU2_Pos /;"	d
PWR_PUCRD_PU3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU3 /;"	d
PWR_PUCRD_PU3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU3_Msk /;"	d
PWR_PUCRD_PU3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU3_Pos /;"	d
PWR_PUCRD_PU4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU4 /;"	d
PWR_PUCRD_PU4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU4_Msk /;"	d
PWR_PUCRD_PU4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU4_Pos /;"	d
PWR_PUCRD_PU5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU5 /;"	d
PWR_PUCRD_PU5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU5_Msk /;"	d
PWR_PUCRD_PU5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU5_Pos /;"	d
PWR_PUCRD_PU6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU6 /;"	d
PWR_PUCRD_PU6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU6_Msk /;"	d
PWR_PUCRD_PU6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU6_Pos /;"	d
PWR_PUCRD_PU8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU8 /;"	d
PWR_PUCRD_PU8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU8_Msk /;"	d
PWR_PUCRD_PU8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU8_Pos /;"	d
PWR_PUCRD_PU9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU9 /;"	d
PWR_PUCRD_PU9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU9_Msk /;"	d
PWR_PUCRD_PU9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRD_PU9_Pos /;"	d
PWR_PUCRF_PU0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU0 /;"	d
PWR_PUCRF_PU0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU0_Msk /;"	d
PWR_PUCRF_PU0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU0_Pos /;"	d
PWR_PUCRF_PU1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU1 /;"	d
PWR_PUCRF_PU1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU1_Msk /;"	d
PWR_PUCRF_PU1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU1_Pos /;"	d
PWR_PUCRF_PU2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU2 /;"	d
PWR_PUCRF_PU2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU2_Msk /;"	d
PWR_PUCRF_PU2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU2_Pos /;"	d
PWR_PUCRF_PU3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU3 /;"	d
PWR_PUCRF_PU3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU3_Msk /;"	d
PWR_PUCRF_PU3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU3_Pos /;"	d
PWR_PUCRF_PU4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU4 /;"	d
PWR_PUCRF_PU4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU4_Msk /;"	d
PWR_PUCRF_PU4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_PUCRF_PU4_Pos /;"	d
PWR_PVDLEVEL_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_0 /;"	d
PWR_PVDLEVEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_1 /;"	d
PWR_PVDLEVEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_2 /;"	d
PWR_PVDLEVEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_3 /;"	d
PWR_PVDLEVEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_4 /;"	d
PWR_PVDLEVEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_5 /;"	d
PWR_PVDLEVEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_6 /;"	d
PWR_PVDLEVEL_7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_7 /;"	d
PWR_PVDLEVEL_FALLING_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_0 /;"	d
PWR_PVDLEVEL_FALLING_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_1 /;"	d
PWR_PVDLEVEL_FALLING_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_2 /;"	d
PWR_PVDLEVEL_FALLING_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_3 /;"	d
PWR_PVDLEVEL_FALLING_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_4 /;"	d
PWR_PVDLEVEL_FALLING_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_5 /;"	d
PWR_PVDLEVEL_FALLING_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_FALLING_6 /;"	d
PWR_PVDLEVEL_RISING_0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_0 /;"	d
PWR_PVDLEVEL_RISING_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_1 /;"	d
PWR_PVDLEVEL_RISING_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_2 /;"	d
PWR_PVDLEVEL_RISING_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_3 /;"	d
PWR_PVDLEVEL_RISING_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_4 /;"	d
PWR_PVDLEVEL_RISING_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_5 /;"	d
PWR_PVDLEVEL_RISING_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVDLEVEL_RISING_6 /;"	d
PWR_PVDTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^}PWR_PVDTypeDef;$/;"	t	typeref:struct:__anon7858c4e80208
PWR_PVD_MODE_EVENT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_EVENT_FALLING /;"	d
PWR_PVD_MODE_EVENT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_EVENT_RISING /;"	d
PWR_PVD_MODE_EVENT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_EVENT_RISING_FALLING /;"	d
PWR_PVD_MODE_IT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_IT_FALLING /;"	d
PWR_PVD_MODE_IT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_IT_RISING /;"	d
PWR_PVD_MODE_IT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_IT_RISING_FALLING /;"	d
PWR_PVD_MODE_NORMAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVD_MODE_NORMAL /;"	d
PWR_PVMTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^}PWR_PVMTypeDef;$/;"	t	typeref:struct:__anon7858c4e80108
PWR_PVM_MODE_EVENT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_EVENT_FALLING /;"	d
PWR_PVM_MODE_EVENT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_EVENT_RISING /;"	d
PWR_PVM_MODE_EVENT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_EVENT_RISING_FALLING /;"	d
PWR_PVM_MODE_IT_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_IT_FALLING /;"	d
PWR_PVM_MODE_IT_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_IT_RISING /;"	d
PWR_PVM_MODE_IT_RISING_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_IT_RISING_FALLING /;"	d
PWR_PVM_MODE_NORMAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_MODE_NORMAL /;"	d
PWR_PVM_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_PVM_USB /;"	d
PWR_REGLPF_SETTING_DELAY_6_US	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PWR_REGLPF_SETTING_DELAY_6_US /;"	d	file:
PWR_REGULATOR_VOLTAGE_SCALE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_REGULATOR_VOLTAGE_SCALE1 /;"	d
PWR_REGULATOR_VOLTAGE_SCALE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define PWR_REGULATOR_VOLTAGE_SCALE2 /;"	d
PWR_SCR_CSBF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CSBF /;"	d
PWR_SCR_CSBF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CSBF_Msk /;"	d
PWR_SCR_CSBF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CSBF_Pos /;"	d
PWR_SCR_CWUF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF /;"	d
PWR_SCR_CWUF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF1 /;"	d
PWR_SCR_CWUF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF1_Msk /;"	d
PWR_SCR_CWUF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF1_Pos /;"	d
PWR_SCR_CWUF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF2 /;"	d
PWR_SCR_CWUF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF2_Msk /;"	d
PWR_SCR_CWUF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF2_Pos /;"	d
PWR_SCR_CWUF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF4 /;"	d
PWR_SCR_CWUF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF4_Msk /;"	d
PWR_SCR_CWUF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF4_Pos /;"	d
PWR_SCR_CWUF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF5 /;"	d
PWR_SCR_CWUF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF5_Msk /;"	d
PWR_SCR_CWUF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF5_Pos /;"	d
PWR_SCR_CWUF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF6 /;"	d
PWR_SCR_CWUF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF6_Msk /;"	d
PWR_SCR_CWUF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF6_Pos /;"	d
PWR_SCR_CWUF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF_Msk /;"	d
PWR_SCR_CWUF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SCR_CWUF_Pos /;"	d
PWR_SLEEPENTRY_WFE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_SLEEPENTRY_WFE /;"	d
PWR_SLEEPENTRY_WFI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_SLEEPENTRY_WFI /;"	d
PWR_SR1_SBF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_SBF /;"	d
PWR_SR1_SBF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_SBF_Msk /;"	d
PWR_SR1_SBF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_SBF_Pos /;"	d
PWR_SR1_WUF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF /;"	d
PWR_SR1_WUF1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF1 /;"	d
PWR_SR1_WUF1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF1_Msk /;"	d
PWR_SR1_WUF1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF1_Pos /;"	d
PWR_SR1_WUF2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF2 /;"	d
PWR_SR1_WUF2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF2_Msk /;"	d
PWR_SR1_WUF2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF2_Pos /;"	d
PWR_SR1_WUF4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF4 /;"	d
PWR_SR1_WUF4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF4_Msk /;"	d
PWR_SR1_WUF4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF4_Pos /;"	d
PWR_SR1_WUF5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF5 /;"	d
PWR_SR1_WUF5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF5_Msk /;"	d
PWR_SR1_WUF5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF5_Pos /;"	d
PWR_SR1_WUF6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF6 /;"	d
PWR_SR1_WUF6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF6_Msk /;"	d
PWR_SR1_WUF6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF6_Pos /;"	d
PWR_SR1_WUFI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUFI /;"	d
PWR_SR1_WUFI_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUFI_Msk /;"	d
PWR_SR1_WUFI_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUFI_Pos /;"	d
PWR_SR1_WUF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF_Msk /;"	d
PWR_SR1_WUF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR1_WUF_Pos /;"	d
PWR_SR2_FLASH_RDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_FLASH_RDY /;"	d
PWR_SR2_FLASH_RDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_FLASH_RDY_Msk /;"	d
PWR_SR2_FLASH_RDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_FLASH_RDY_Pos /;"	d
PWR_SR2_REGLPF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPF /;"	d
PWR_SR2_REGLPF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPF_Msk /;"	d
PWR_SR2_REGLPF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPF_Pos /;"	d
PWR_SR2_REGLPS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPS /;"	d
PWR_SR2_REGLPS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPS_Msk /;"	d
PWR_SR2_REGLPS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_REGLPS_Pos /;"	d
PWR_SR2_VOSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_VOSF /;"	d
PWR_SR2_VOSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_VOSF_Msk /;"	d
PWR_SR2_VOSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define PWR_SR2_VOSF_Pos /;"	d
PWR_STOPENTRY_WFE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_STOPENTRY_WFE /;"	d
PWR_STOPENTRY_WFI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_STOPENTRY_WFI /;"	d
PWR_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51108
PWR_VOSF_SETTING_DELAY_6_US	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_pwr_ex.c	/^#define PWR_VOSF_SETTING_DELAY_6_US /;"	d	file:
PWR_WAKEUP_PIN1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN1 /;"	d
PWR_WAKEUP_PIN1_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN1_HIGH /;"	d
PWR_WAKEUP_PIN1_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN1_LOW /;"	d
PWR_WAKEUP_PIN2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN2 /;"	d
PWR_WAKEUP_PIN2_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN2_HIGH /;"	d
PWR_WAKEUP_PIN2_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN2_LOW /;"	d
PWR_WAKEUP_PIN3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN3 /;"	d
PWR_WAKEUP_PIN3_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN3_HIGH /;"	d
PWR_WAKEUP_PIN3_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN3_LOW /;"	d
PWR_WAKEUP_PIN4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN4 /;"	d
PWR_WAKEUP_PIN4_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN4_HIGH /;"	d
PWR_WAKEUP_PIN4_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN4_LOW /;"	d
PWR_WAKEUP_PIN5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN5 /;"	d
PWR_WAKEUP_PIN5_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN5_HIGH /;"	d
PWR_WAKEUP_PIN5_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN5_LOW /;"	d
PWR_WAKEUP_PIN6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN6 /;"	d
PWR_WAKEUP_PIN6_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN6_HIGH /;"	d
PWR_WAKEUP_PIN6_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WAKEUP_PIN6_LOW /;"	d
PWR_WUP_POLARITY_SHIFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define PWR_WUP_POLARITY_SHIFT /;"	d
Page	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          Page;              \/* Internal variable to define the current page which is/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
Page	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t Page;        \/*!< Initial Flash page to erase when page erase is enabled$/;"	m	struct:__anon997a70810108	typeref:typename:uint32_t
Parent	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  void   *Parent;                                                     \/*!< Parent object state /;"	m	struct:__DMA_HandleTypeDef	typeref:typename:void *
Parity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t Parity;                    \/*!< Specifies the parity mode.$/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
PendSV_Handler	Core/Src/stm32g0xx_it.c	/^void PendSV_Handler(void)$/;"	f	typeref:typename:void
PendSV_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M Pend SV Interrupt                     /;"	e	enum:__anon90f9dfd50103
Period	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
PeriodElapsedCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim);             \/*!< TIM Period/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PeriodElapsedHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);     \/*!< TIM Period/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
PeriphClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t PeriphClockSelection;   \/*!< The Extended Clock to be configured.$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
PeriphDataAlignment	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t PeriphDataAlignment;   \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
PeriphInc	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t PeriphInc;             \/*!< Specifies whether the Peripheral address register should/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
PeriphOrM2MSrcAddress	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcAddress;  \/*!< Specifies the peripheral base address for DMA transfer$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
PeriphOrM2MSrcDataSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcDataSize; \/*!< Specifies the Peripheral data size alignment or Source /;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
PeriphOrM2MSrcIncMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcIncMode;  \/*!< Specifies whether the Peripheral address or Source addr/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
PeriphRequest	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t PeriphRequest;          \/*!< Specifies the peripheral request.$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
Pin	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  uint32_t Pin;        \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon2e1226620108	typeref:typename:uint32_t
Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t Polarity;            \/*!< Specifies the polarity of the signal on which the request /;"	m	struct:__anon3bd4b8210208	typeref:typename:uint32_t
Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Polarity;              \/*!< Specifies the input polarity for the SYNC signal source.$/;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
Polarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t Polarity;       \/*!< Specifies the break input source polarity.$/;"	m	struct:__anone806fab90208	typeref:typename:uint32_t
Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Prescaler;             \/*!< Specifies the division factor of the SYNC signal.$/;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
Prescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
PreviousState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO uint32_t              PreviousState;  \/*!< I2C communication Previous state          *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO uint32_t
Priority	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t Priority;              \/*!< Specifies the software priority for the DMAy Channelx.$/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
Priority	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^  uint32_t Priority;               \/*!< Specifies the channel priority level.$/;"	m	struct:__anon98850a080108	typeref:typename:uint32_t
ProcedureOnGoing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t          ProcedureOnGoing;  \/* Internal variable to indicate which procedure is ongo/;"	m	struct:__anon997a70810308	typeref:typename:uint32_t
Pull	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  uint32_t Pull;       \/*!< Specifies the Pull-up or Pull-Down activation for the selected pins/;"	m	struct:__anon2e1226620108	typeref:typename:uint32_t
Pulse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare /;"	m	struct:__anon8defbf7d0208	typeref:typename:uint32_t
Pulse	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare /;"	m	struct:__anon8defbf7d0308	typeref:typename:uint32_t
Q	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:1
Q	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
QSPI_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define QSPI_IRQHandler /;"	d
QUERY	Core/Src/dns.c	/^#define	QUERY /;"	d	file:
RASR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon27cf01960c08	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon2d8340580d08	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Si/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RASR	Drivers/CMSIS/Include/mpu_armv7.h	/^  uint32_t RASR; \/\/!< The region attribute and size register value (RASR) \\ref MPU_RASR$/;"	m	struct:__anonaf31c3880108	typeref:typename:uint32_t
RASR_A1	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RASR_A1	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RASR_A1	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RASR_A1	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribut/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RASR_A2	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RASR_A2	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RASR_A2	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RASR_A2	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribut/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RASR_A3	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RASR_A3	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RASR_A3	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RASR_A3	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribut/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anonffb016bb0e08	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anonffb016bb1108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon27cf01960c08	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anone48692670e08	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anone48692671108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  SAU Region Base Address Reg/;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon2d8340580d08	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RBAR	Drivers/CMSIS/Include/mpu_armv7.h	/^  uint32_t RBAR; \/\/!< The region base address register value (RBAR)$/;"	m	struct:__anonaf31c3880108	typeref:typename:uint32_t
RBAR	Drivers/CMSIS/Include/mpu_armv8.h	/^  uint32_t RBAR;                   \/*!< Region Base Address Register value *\/$/;"	m	struct:__anonaf31c7c90108	typeref:typename:uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RBAR_A1	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Add/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RBAR_A2	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Add/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Region Base Address Reg/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RBAR_A3	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Add/;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RCC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC /;"	d
RCC_ADCCLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_ADCCLKSOURCE_HSI /;"	d
RCC_ADCCLKSOURCE_PLLADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_ADCCLKSOURCE_PLLADC /;"	d
RCC_ADCCLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_ADCCLKSOURCE_SYSCLK /;"	d
RCC_AHBENR_CRCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_CRCEN /;"	d
RCC_AHBENR_CRCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_CRCEN_Msk /;"	d
RCC_AHBENR_CRCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_CRCEN_Pos /;"	d
RCC_AHBENR_DMA1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_DMA1EN /;"	d
RCC_AHBENR_DMA1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_DMA1EN_Msk /;"	d
RCC_AHBENR_DMA1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_DMA1EN_Pos /;"	d
RCC_AHBENR_FLASHEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_FLASHEN /;"	d
RCC_AHBENR_FLASHEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_FLASHEN_Msk /;"	d
RCC_AHBENR_FLASHEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBENR_FLASHEN_Pos /;"	d
RCC_AHBRSTR_CRCRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_CRCRST /;"	d
RCC_AHBRSTR_CRCRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_CRCRST_Msk /;"	d
RCC_AHBRSTR_CRCRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_CRCRST_Pos /;"	d
RCC_AHBRSTR_DMA1RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_DMA1RST /;"	d
RCC_AHBRSTR_DMA1RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_DMA1RST_Msk /;"	d
RCC_AHBRSTR_DMA1RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_DMA1RST_Pos /;"	d
RCC_AHBRSTR_FLASHRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_FLASHRST /;"	d
RCC_AHBRSTR_FLASHRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_FLASHRST_Msk /;"	d
RCC_AHBRSTR_FLASHRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBRSTR_FLASHRST_Pos /;"	d
RCC_AHBSMENR_CRCSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_CRCSMEN /;"	d
RCC_AHBSMENR_CRCSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_CRCSMEN_Msk /;"	d
RCC_AHBSMENR_CRCSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_CRCSMEN_Pos /;"	d
RCC_AHBSMENR_DMA1SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_DMA1SMEN /;"	d
RCC_AHBSMENR_DMA1SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_DMA1SMEN_Msk /;"	d
RCC_AHBSMENR_DMA1SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_DMA1SMEN_Pos /;"	d
RCC_AHBSMENR_FLASHSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_FLASHSMEN /;"	d
RCC_AHBSMENR_FLASHSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_FLASHSMEN_Msk /;"	d
RCC_AHBSMENR_FLASHSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_FLASHSMEN_Pos /;"	d
RCC_AHBSMENR_SRAMSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_SRAMSMEN /;"	d
RCC_AHBSMENR_SRAMSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_SRAMSMEN_Msk /;"	d
RCC_AHBSMENR_SRAMSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_AHBSMENR_SRAMSMEN_Pos /;"	d
RCC_APBENR1_DBGEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_DBGEN /;"	d
RCC_APBENR1_DBGEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_DBGEN_Msk /;"	d
RCC_APBENR1_DBGEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_DBGEN_Pos /;"	d
RCC_APBENR1_I2C1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C1EN /;"	d
RCC_APBENR1_I2C1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C1EN_Msk /;"	d
RCC_APBENR1_I2C1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C1EN_Pos /;"	d
RCC_APBENR1_I2C2EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C2EN /;"	d
RCC_APBENR1_I2C2EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C2EN_Msk /;"	d
RCC_APBENR1_I2C2EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_I2C2EN_Pos /;"	d
RCC_APBENR1_PWREN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_PWREN /;"	d
RCC_APBENR1_PWREN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_PWREN_Msk /;"	d
RCC_APBENR1_PWREN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_PWREN_Pos /;"	d
RCC_APBENR1_RTCAPBEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_RTCAPBEN /;"	d
RCC_APBENR1_RTCAPBEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_RTCAPBEN_Msk /;"	d
RCC_APBENR1_RTCAPBEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_RTCAPBEN_Pos /;"	d
RCC_APBENR1_SPI2EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_SPI2EN /;"	d
RCC_APBENR1_SPI2EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_SPI2EN_Msk /;"	d
RCC_APBENR1_SPI2EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_SPI2EN_Pos /;"	d
RCC_APBENR1_TIM3EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM3EN /;"	d
RCC_APBENR1_TIM3EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM3EN_Msk /;"	d
RCC_APBENR1_TIM3EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM3EN_Pos /;"	d
RCC_APBENR1_TIM6EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM6EN /;"	d
RCC_APBENR1_TIM6EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM6EN_Msk /;"	d
RCC_APBENR1_TIM6EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM6EN_Pos /;"	d
RCC_APBENR1_TIM7EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM7EN /;"	d
RCC_APBENR1_TIM7EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM7EN_Msk /;"	d
RCC_APBENR1_TIM7EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_TIM7EN_Pos /;"	d
RCC_APBENR1_USART2EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART2EN /;"	d
RCC_APBENR1_USART2EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART2EN_Msk /;"	d
RCC_APBENR1_USART2EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART2EN_Pos /;"	d
RCC_APBENR1_USART3EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART3EN /;"	d
RCC_APBENR1_USART3EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART3EN_Msk /;"	d
RCC_APBENR1_USART3EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART3EN_Pos /;"	d
RCC_APBENR1_USART4EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART4EN /;"	d
RCC_APBENR1_USART4EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART4EN_Msk /;"	d
RCC_APBENR1_USART4EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_USART4EN_Pos /;"	d
RCC_APBENR1_WWDGEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_WWDGEN /;"	d
RCC_APBENR1_WWDGEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_WWDGEN_Msk /;"	d
RCC_APBENR1_WWDGEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR1_WWDGEN_Pos /;"	d
RCC_APBENR2_ADCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_ADCEN /;"	d
RCC_APBENR2_ADCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_ADCEN_Msk /;"	d
RCC_APBENR2_ADCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_ADCEN_Pos /;"	d
RCC_APBENR2_SPI1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SPI1EN /;"	d
RCC_APBENR2_SPI1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SPI1EN_Msk /;"	d
RCC_APBENR2_SPI1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SPI1EN_Pos /;"	d
RCC_APBENR2_SYSCFGEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SYSCFGEN /;"	d
RCC_APBENR2_SYSCFGEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SYSCFGEN_Msk /;"	d
RCC_APBENR2_SYSCFGEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_SYSCFGEN_Pos /;"	d
RCC_APBENR2_TIM14EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM14EN /;"	d
RCC_APBENR2_TIM14EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM14EN_Msk /;"	d
RCC_APBENR2_TIM14EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM14EN_Pos /;"	d
RCC_APBENR2_TIM15EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM15EN /;"	d
RCC_APBENR2_TIM15EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM15EN_Msk /;"	d
RCC_APBENR2_TIM15EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM15EN_Pos /;"	d
RCC_APBENR2_TIM16EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM16EN /;"	d
RCC_APBENR2_TIM16EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM16EN_Msk /;"	d
RCC_APBENR2_TIM16EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM16EN_Pos /;"	d
RCC_APBENR2_TIM17EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM17EN /;"	d
RCC_APBENR2_TIM17EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM17EN_Msk /;"	d
RCC_APBENR2_TIM17EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM17EN_Pos /;"	d
RCC_APBENR2_TIM1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM1EN /;"	d
RCC_APBENR2_TIM1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM1EN_Msk /;"	d
RCC_APBENR2_TIM1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_TIM1EN_Pos /;"	d
RCC_APBENR2_USART1EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_USART1EN /;"	d
RCC_APBENR2_USART1EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_USART1EN_Msk /;"	d
RCC_APBENR2_USART1EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBENR2_USART1EN_Pos /;"	d
RCC_APBRSTR1_DBGRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_DBGRST /;"	d
RCC_APBRSTR1_DBGRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_DBGRST_Msk /;"	d
RCC_APBRSTR1_DBGRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_DBGRST_Pos /;"	d
RCC_APBRSTR1_I2C1RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C1RST /;"	d
RCC_APBRSTR1_I2C1RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C1RST_Msk /;"	d
RCC_APBRSTR1_I2C1RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C1RST_Pos /;"	d
RCC_APBRSTR1_I2C2RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C2RST /;"	d
RCC_APBRSTR1_I2C2RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C2RST_Msk /;"	d
RCC_APBRSTR1_I2C2RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_I2C2RST_Pos /;"	d
RCC_APBRSTR1_PWRRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_PWRRST /;"	d
RCC_APBRSTR1_PWRRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_PWRRST_Msk /;"	d
RCC_APBRSTR1_PWRRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_PWRRST_Pos /;"	d
RCC_APBRSTR1_SPI2RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_SPI2RST /;"	d
RCC_APBRSTR1_SPI2RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_SPI2RST_Msk /;"	d
RCC_APBRSTR1_SPI2RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_SPI2RST_Pos /;"	d
RCC_APBRSTR1_TIM3RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM3RST /;"	d
RCC_APBRSTR1_TIM3RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM3RST_Msk /;"	d
RCC_APBRSTR1_TIM3RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM3RST_Pos /;"	d
RCC_APBRSTR1_TIM6RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM6RST /;"	d
RCC_APBRSTR1_TIM6RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM6RST_Msk /;"	d
RCC_APBRSTR1_TIM6RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM6RST_Pos /;"	d
RCC_APBRSTR1_TIM7RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM7RST /;"	d
RCC_APBRSTR1_TIM7RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM7RST_Msk /;"	d
RCC_APBRSTR1_TIM7RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_TIM7RST_Pos /;"	d
RCC_APBRSTR1_USART2RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART2RST /;"	d
RCC_APBRSTR1_USART2RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART2RST_Msk /;"	d
RCC_APBRSTR1_USART2RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART2RST_Pos /;"	d
RCC_APBRSTR1_USART3RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART3RST /;"	d
RCC_APBRSTR1_USART3RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART3RST_Msk /;"	d
RCC_APBRSTR1_USART3RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART3RST_Pos /;"	d
RCC_APBRSTR1_USART4RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART4RST /;"	d
RCC_APBRSTR1_USART4RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART4RST_Msk /;"	d
RCC_APBRSTR1_USART4RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR1_USART4RST_Pos /;"	d
RCC_APBRSTR2_ADCRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_ADCRST /;"	d
RCC_APBRSTR2_ADCRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_ADCRST_Msk /;"	d
RCC_APBRSTR2_ADCRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_ADCRST_Pos /;"	d
RCC_APBRSTR2_SPI1RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SPI1RST /;"	d
RCC_APBRSTR2_SPI1RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SPI1RST_Msk /;"	d
RCC_APBRSTR2_SPI1RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SPI1RST_Pos /;"	d
RCC_APBRSTR2_SYSCFGRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SYSCFGRST /;"	d
RCC_APBRSTR2_SYSCFGRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SYSCFGRST_Msk /;"	d
RCC_APBRSTR2_SYSCFGRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_SYSCFGRST_Pos /;"	d
RCC_APBRSTR2_TIM14RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM14RST /;"	d
RCC_APBRSTR2_TIM14RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM14RST_Msk /;"	d
RCC_APBRSTR2_TIM14RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM14RST_Pos /;"	d
RCC_APBRSTR2_TIM15RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM15RST /;"	d
RCC_APBRSTR2_TIM15RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM15RST_Msk /;"	d
RCC_APBRSTR2_TIM15RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM15RST_Pos /;"	d
RCC_APBRSTR2_TIM16RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM16RST /;"	d
RCC_APBRSTR2_TIM16RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM16RST_Msk /;"	d
RCC_APBRSTR2_TIM16RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM16RST_Pos /;"	d
RCC_APBRSTR2_TIM17RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM17RST /;"	d
RCC_APBRSTR2_TIM17RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM17RST_Msk /;"	d
RCC_APBRSTR2_TIM17RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM17RST_Pos /;"	d
RCC_APBRSTR2_TIM1RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM1RST /;"	d
RCC_APBRSTR2_TIM1RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM1RST_Msk /;"	d
RCC_APBRSTR2_TIM1RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_TIM1RST_Pos /;"	d
RCC_APBRSTR2_USART1RST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_USART1RST /;"	d
RCC_APBRSTR2_USART1RST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_USART1RST_Msk /;"	d
RCC_APBRSTR2_USART1RST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBRSTR2_USART1RST_Pos /;"	d
RCC_APBSMENR1_DBGSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_DBGSMEN /;"	d
RCC_APBSMENR1_DBGSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_DBGSMEN_Msk /;"	d
RCC_APBSMENR1_DBGSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_DBGSMEN_Pos /;"	d
RCC_APBSMENR1_I2C1SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C1SMEN /;"	d
RCC_APBSMENR1_I2C1SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C1SMEN_Msk /;"	d
RCC_APBSMENR1_I2C1SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C1SMEN_Pos /;"	d
RCC_APBSMENR1_I2C2SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C2SMEN /;"	d
RCC_APBSMENR1_I2C2SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C2SMEN_Msk /;"	d
RCC_APBSMENR1_I2C2SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_I2C2SMEN_Pos /;"	d
RCC_APBSMENR1_PWRSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_PWRSMEN /;"	d
RCC_APBSMENR1_PWRSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_PWRSMEN_Msk /;"	d
RCC_APBSMENR1_PWRSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_PWRSMEN_Pos /;"	d
RCC_APBSMENR1_RTCAPBSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_RTCAPBSMEN /;"	d
RCC_APBSMENR1_RTCAPBSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_RTCAPBSMEN_Msk /;"	d
RCC_APBSMENR1_RTCAPBSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_RTCAPBSMEN_Pos /;"	d
RCC_APBSMENR1_SPI2SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_SPI2SMEN /;"	d
RCC_APBSMENR1_SPI2SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_SPI2SMEN_Msk /;"	d
RCC_APBSMENR1_SPI2SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_SPI2SMEN_Pos /;"	d
RCC_APBSMENR1_TIM3SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM3SMEN /;"	d
RCC_APBSMENR1_TIM3SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM3SMEN_Msk /;"	d
RCC_APBSMENR1_TIM3SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM3SMEN_Pos /;"	d
RCC_APBSMENR1_TIM6SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM6SMEN /;"	d
RCC_APBSMENR1_TIM6SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM6SMEN_Msk /;"	d
RCC_APBSMENR1_TIM6SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM6SMEN_Pos /;"	d
RCC_APBSMENR1_TIM7SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM7SMEN /;"	d
RCC_APBSMENR1_TIM7SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM7SMEN_Msk /;"	d
RCC_APBSMENR1_TIM7SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_TIM7SMEN_Pos /;"	d
RCC_APBSMENR1_USART2SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART2SMEN /;"	d
RCC_APBSMENR1_USART2SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART2SMEN_Msk /;"	d
RCC_APBSMENR1_USART2SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART2SMEN_Pos /;"	d
RCC_APBSMENR1_USART3SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART3SMEN /;"	d
RCC_APBSMENR1_USART3SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART3SMEN_Msk /;"	d
RCC_APBSMENR1_USART3SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART3SMEN_Pos /;"	d
RCC_APBSMENR1_USART4SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART4SMEN /;"	d
RCC_APBSMENR1_USART4SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART4SMEN_Msk /;"	d
RCC_APBSMENR1_USART4SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_USART4SMEN_Pos /;"	d
RCC_APBSMENR1_WWDGSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_WWDGSMEN /;"	d
RCC_APBSMENR1_WWDGSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_WWDGSMEN_Msk /;"	d
RCC_APBSMENR1_WWDGSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR1_WWDGSMEN_Pos /;"	d
RCC_APBSMENR2_ADCSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_ADCSMEN /;"	d
RCC_APBSMENR2_ADCSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_ADCSMEN_Msk /;"	d
RCC_APBSMENR2_ADCSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_ADCSMEN_Pos /;"	d
RCC_APBSMENR2_SPI1SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SPI1SMEN /;"	d
RCC_APBSMENR2_SPI1SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SPI1SMEN_Msk /;"	d
RCC_APBSMENR2_SPI1SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SPI1SMEN_Pos /;"	d
RCC_APBSMENR2_SYSCFGSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SYSCFGSMEN /;"	d
RCC_APBSMENR2_SYSCFGSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SYSCFGSMEN_Msk /;"	d
RCC_APBSMENR2_SYSCFGSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_SYSCFGSMEN_Pos /;"	d
RCC_APBSMENR2_TIM14SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM14SMEN /;"	d
RCC_APBSMENR2_TIM14SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM14SMEN_Msk /;"	d
RCC_APBSMENR2_TIM14SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM14SMEN_Pos /;"	d
RCC_APBSMENR2_TIM15SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM15SMEN /;"	d
RCC_APBSMENR2_TIM15SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM15SMEN_Msk /;"	d
RCC_APBSMENR2_TIM15SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM15SMEN_Pos /;"	d
RCC_APBSMENR2_TIM16SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM16SMEN /;"	d
RCC_APBSMENR2_TIM16SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM16SMEN_Msk /;"	d
RCC_APBSMENR2_TIM16SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM16SMEN_Pos /;"	d
RCC_APBSMENR2_TIM17SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM17SMEN /;"	d
RCC_APBSMENR2_TIM17SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM17SMEN_Msk /;"	d
RCC_APBSMENR2_TIM17SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM17SMEN_Pos /;"	d
RCC_APBSMENR2_TIM1SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM1SMEN /;"	d
RCC_APBSMENR2_TIM1SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM1SMEN_Msk /;"	d
RCC_APBSMENR2_TIM1SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_TIM1SMEN_Pos /;"	d
RCC_APBSMENR2_USART1SMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_USART1SMEN /;"	d
RCC_APBSMENR2_USART1SMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_USART1SMEN_Msk /;"	d
RCC_APBSMENR2_USART1SMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_APBSMENR2_USART1SMEN_Pos /;"	d
RCC_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_BDRST /;"	d
RCC_BDCR_BDRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_BDRST_Msk /;"	d
RCC_BDCR_BDRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_BDRST_Pos /;"	d
RCC_BDCR_LSCOEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOEN /;"	d
RCC_BDCR_LSCOEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOEN_Msk /;"	d
RCC_BDCR_LSCOEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOEN_Pos /;"	d
RCC_BDCR_LSCOSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOSEL /;"	d
RCC_BDCR_LSCOSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOSEL_Msk /;"	d
RCC_BDCR_LSCOSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSCOSEL_Pos /;"	d
RCC_BDCR_LSEBYP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEBYP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEBYP_Msk /;"	d
RCC_BDCR_LSEBYP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEBYP_Pos /;"	d
RCC_BDCR_LSECSSD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSD /;"	d
RCC_BDCR_LSECSSD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSD_Msk /;"	d
RCC_BDCR_LSECSSD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSD_Pos /;"	d
RCC_BDCR_LSECSSON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSON /;"	d
RCC_BDCR_LSECSSON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSON_Msk /;"	d
RCC_BDCR_LSECSSON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSECSSON_Pos /;"	d
RCC_BDCR_LSEDRV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEDRV /;"	d
RCC_BDCR_LSEDRV_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEDRV_0 /;"	d
RCC_BDCR_LSEDRV_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEDRV_1 /;"	d
RCC_BDCR_LSEDRV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEDRV_Msk /;"	d
RCC_BDCR_LSEDRV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEDRV_Pos /;"	d
RCC_BDCR_LSEON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSEON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEON_Msk /;"	d
RCC_BDCR_LSEON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSEON_Pos /;"	d
RCC_BDCR_LSERDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSERDY /;"	d
RCC_BDCR_LSERDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSERDY_Msk /;"	d
RCC_BDCR_LSERDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_LSERDY_Pos /;"	d
RCC_BDCR_RTCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCEN_Msk /;"	d
RCC_BDCR_RTCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCEN_Pos /;"	d
RCC_BDCR_RTCSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCSEL /;"	d
RCC_BDCR_RTCSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCSEL_1 /;"	d
RCC_BDCR_RTCSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCSEL_Msk /;"	d
RCC_BDCR_RTCSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_BDCR_RTCSEL_Pos /;"	d
RCC_CCIPR_ADCSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_ADCSEL /;"	d
RCC_CCIPR_ADCSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_ADCSEL_0 /;"	d
RCC_CCIPR_ADCSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_ADCSEL_1 /;"	d
RCC_CCIPR_ADCSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_ADCSEL_Msk /;"	d
RCC_CCIPR_ADCSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_ADCSEL_Pos /;"	d
RCC_CCIPR_I2C1SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2C1SEL /;"	d
RCC_CCIPR_I2C1SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2C1SEL_0 /;"	d
RCC_CCIPR_I2C1SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2C1SEL_1 /;"	d
RCC_CCIPR_I2C1SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2C1SEL_Msk /;"	d
RCC_CCIPR_I2C1SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2C1SEL_Pos /;"	d
RCC_CCIPR_I2S1SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2S1SEL /;"	d
RCC_CCIPR_I2S1SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2S1SEL_0 /;"	d
RCC_CCIPR_I2S1SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2S1SEL_1 /;"	d
RCC_CCIPR_I2S1SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2S1SEL_Msk /;"	d
RCC_CCIPR_I2S1SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_I2S1SEL_Pos /;"	d
RCC_CCIPR_USART1SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART1SEL /;"	d
RCC_CCIPR_USART1SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART1SEL_0 /;"	d
RCC_CCIPR_USART1SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART1SEL_1 /;"	d
RCC_CCIPR_USART1SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART1SEL_Msk /;"	d
RCC_CCIPR_USART1SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART1SEL_Pos /;"	d
RCC_CCIPR_USART2SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART2SEL /;"	d
RCC_CCIPR_USART2SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART2SEL_0 /;"	d
RCC_CCIPR_USART2SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART2SEL_1 /;"	d
RCC_CCIPR_USART2SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART2SEL_Msk /;"	d
RCC_CCIPR_USART2SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CCIPR_USART2SEL_Pos /;"	d
RCC_CECCLKSOURCE_HSI_DIV488	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CECCLKSOURCE_HSI_DIV488 /;"	d
RCC_CECCLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CECCLKSOURCE_LSE /;"	d
RCC_CFGR_HPRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE /;"	d
RCC_CFGR_HPRE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_Msk /;"	d
RCC_CFGR_HPRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_HPRE_Pos /;"	d
RCC_CFGR_MCOPRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE /;"	d
RCC_CFGR_MCOPRE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE_0 /;"	d
RCC_CFGR_MCOPRE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE_1 /;"	d
RCC_CFGR_MCOPRE_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE_2 /;"	d
RCC_CFGR_MCOPRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE_Msk /;"	d
RCC_CFGR_MCOPRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOPRE_Pos /;"	d
RCC_CFGR_MCOSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL /;"	d
RCC_CFGR_MCOSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL_0 /;"	d
RCC_CFGR_MCOSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL_1 /;"	d
RCC_CFGR_MCOSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL_2 /;"	d
RCC_CFGR_MCOSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL_Msk /;"	d
RCC_CFGR_MCOSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_MCOSEL_Pos /;"	d
RCC_CFGR_PPRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE /;"	d
RCC_CFGR_PPRE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE_0 /;"	d
RCC_CFGR_PPRE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE_1 /;"	d
RCC_CFGR_PPRE_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE_2 /;"	d
RCC_CFGR_PPRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE_Msk /;"	d
RCC_CFGR_PPRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_PPRE_Pos /;"	d
RCC_CFGR_SW	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW /;"	d
RCC_CFGR_SWS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS /;"	d
RCC_CFGR_SWS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS_2 /;"	d
RCC_CFGR_SWS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS_Msk /;"	d
RCC_CFGR_SWS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SWS_Pos /;"	d
RCC_CFGR_SW_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW_2 /;"	d
RCC_CFGR_SW_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW_Msk /;"	d
RCC_CFGR_SW_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CFGR_SW_Pos /;"	d
RCC_CICR_CSSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_CSSC /;"	d
RCC_CICR_CSSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_CSSC_Msk /;"	d
RCC_CICR_CSSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_CSSC_Pos /;"	d
RCC_CICR_HSERDYC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSERDYC /;"	d
RCC_CICR_HSERDYC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSERDYC_Msk /;"	d
RCC_CICR_HSERDYC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSERDYC_Pos /;"	d
RCC_CICR_HSIRDYC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSIRDYC /;"	d
RCC_CICR_HSIRDYC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSIRDYC_Msk /;"	d
RCC_CICR_HSIRDYC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_HSIRDYC_Pos /;"	d
RCC_CICR_LSECSSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSECSSC /;"	d
RCC_CICR_LSECSSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSECSSC_Msk /;"	d
RCC_CICR_LSECSSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSECSSC_Pos /;"	d
RCC_CICR_LSERDYC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSERDYC /;"	d
RCC_CICR_LSERDYC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSERDYC_Msk /;"	d
RCC_CICR_LSERDYC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSERDYC_Pos /;"	d
RCC_CICR_LSIRDYC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSIRDYC /;"	d
RCC_CICR_LSIRDYC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSIRDYC_Msk /;"	d
RCC_CICR_LSIRDYC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_LSIRDYC_Pos /;"	d
RCC_CICR_PLLRDYC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_PLLRDYC /;"	d
RCC_CICR_PLLRDYC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_PLLRDYC_Msk /;"	d
RCC_CICR_PLLRDYC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CICR_PLLRDYC_Pos /;"	d
RCC_CIER_HSERDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSERDYIE /;"	d
RCC_CIER_HSERDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSERDYIE_Msk /;"	d
RCC_CIER_HSERDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSERDYIE_Pos /;"	d
RCC_CIER_HSIRDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSIRDYIE /;"	d
RCC_CIER_HSIRDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSIRDYIE_Msk /;"	d
RCC_CIER_HSIRDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_HSIRDYIE_Pos /;"	d
RCC_CIER_LSERDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSERDYIE /;"	d
RCC_CIER_LSERDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSERDYIE_Msk /;"	d
RCC_CIER_LSERDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSERDYIE_Pos /;"	d
RCC_CIER_LSIRDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSIRDYIE /;"	d
RCC_CIER_LSIRDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSIRDYIE_Msk /;"	d
RCC_CIER_LSIRDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_LSIRDYIE_Pos /;"	d
RCC_CIER_PLLRDYIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_PLLRDYIE /;"	d
RCC_CIER_PLLRDYIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_PLLRDYIE_Msk /;"	d
RCC_CIER_PLLRDYIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIER_PLLRDYIE_Pos /;"	d
RCC_CIFR_CSSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_CSSF /;"	d
RCC_CIFR_CSSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_CSSF_Msk /;"	d
RCC_CIFR_CSSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_CSSF_Pos /;"	d
RCC_CIFR_HSERDYF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSERDYF /;"	d
RCC_CIFR_HSERDYF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSERDYF_Msk /;"	d
RCC_CIFR_HSERDYF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSERDYF_Pos /;"	d
RCC_CIFR_HSIRDYF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSIRDYF /;"	d
RCC_CIFR_HSIRDYF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSIRDYF_Msk /;"	d
RCC_CIFR_HSIRDYF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_HSIRDYF_Pos /;"	d
RCC_CIFR_LSECSSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSECSSF /;"	d
RCC_CIFR_LSECSSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSECSSF_Msk /;"	d
RCC_CIFR_LSECSSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSECSSF_Pos /;"	d
RCC_CIFR_LSERDYF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSERDYF /;"	d
RCC_CIFR_LSERDYF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSERDYF_Msk /;"	d
RCC_CIFR_LSERDYF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSERDYF_Pos /;"	d
RCC_CIFR_LSIRDYF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSIRDYF /;"	d
RCC_CIFR_LSIRDYF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSIRDYF_Msk /;"	d
RCC_CIFR_LSIRDYF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_LSIRDYF_Pos /;"	d
RCC_CIFR_PLLRDYF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_PLLRDYF /;"	d
RCC_CIFR_PLLRDYF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_PLLRDYF_Msk /;"	d
RCC_CIFR_PLLRDYF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CIFR_PLLRDYF_Pos /;"	d
RCC_CK48CLKSOURCE_PLLI2SQ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CK48CLKSOURCE_PLLI2SQ /;"	d
RCC_CK48CLKSOURCE_PLLQ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CK48CLKSOURCE_PLLQ /;"	d
RCC_CK48CLKSOURCE_PLLSAIP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CK48CLKSOURCE_PLLSAIP /;"	d
RCC_CLOCKTYPE_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_ALL /;"	d
RCC_CLOCKTYPE_HCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_HCLK /;"	d
RCC_CLOCKTYPE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_PCLK1 /;"	d
RCC_CLOCKTYPE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_CLOCKTYPE_SYSCLK /;"	d
RCC_CR2_HSI14TRIM_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CR2_HSI14TRIM_BitNumber /;"	d
RCC_CRSInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^} RCC_CRSInitTypeDef;$/;"	t	typeref:struct:__anon2a524e270208
RCC_CRSSynchroInfoTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^} RCC_CRSSynchroInfoTypeDef;$/;"	t	typeref:struct:__anon2a524e270308
RCC_CRS_ERRORLIMIT_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_ERRORLIMIT_DEFAULT /;"	d
RCC_CRS_FLAG_ERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_ERR /;"	d
RCC_CRS_FLAG_ERROR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_ERROR_MASK /;"	d
RCC_CRS_FLAG_ESYNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_ESYNC /;"	d
RCC_CRS_FLAG_SYNCERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_SYNCERR /;"	d
RCC_CRS_FLAG_SYNCMISS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_SYNCMISS /;"	d
RCC_CRS_FLAG_SYNCOK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_SYNCOK /;"	d
RCC_CRS_FLAG_SYNCWARN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_SYNCWARN /;"	d
RCC_CRS_FLAG_TRIMOVF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FLAG_TRIMOVF /;"	d
RCC_CRS_FREQERRORDIR_DOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FREQERRORDIR_DOWN /;"	d
RCC_CRS_FREQERRORDIR_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_FREQERRORDIR_UP /;"	d
RCC_CRS_HSI48CALIBRATION_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_HSI48CALIBRATION_DEFAULT /;"	d
RCC_CRS_IT_ERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_ERR /;"	d
RCC_CRS_IT_ERROR_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define  RCC_CRS_IT_ERROR_MASK /;"	d
RCC_CRS_IT_ESYNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_ESYNC /;"	d
RCC_CRS_IT_SYNCERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_SYNCERR /;"	d
RCC_CRS_IT_SYNCMISS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_SYNCMISS /;"	d
RCC_CRS_IT_SYNCOK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_SYNCOK /;"	d
RCC_CRS_IT_SYNCWARN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_SYNCWARN /;"	d
RCC_CRS_IT_TRIMOVF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_IT_TRIMOVF /;"	d
RCC_CRS_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_NONE /;"	d
RCC_CRS_RELOADVALUE_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_RELOADVALUE_DEFAULT /;"	d
RCC_CRS_SYNCERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNCERR /;"	d
RCC_CRS_SYNCMISS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNCMISS /;"	d
RCC_CRS_SYNCOK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNCOK /;"	d
RCC_CRS_SYNCWARM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CRS_SYNCWARM /;"	d
RCC_CRS_SYNCWARN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNCWARN /;"	d
RCC_CRS_SYNC_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV1 /;"	d
RCC_CRS_SYNC_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV128 /;"	d
RCC_CRS_SYNC_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV16 /;"	d
RCC_CRS_SYNC_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV2 /;"	d
RCC_CRS_SYNC_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV32 /;"	d
RCC_CRS_SYNC_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV4 /;"	d
RCC_CRS_SYNC_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV64 /;"	d
RCC_CRS_SYNC_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_DIV8 /;"	d
RCC_CRS_SYNC_POLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_POLARITY_FALLING /;"	d
RCC_CRS_SYNC_POLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_POLARITY_RISING /;"	d
RCC_CRS_SYNC_SOURCE_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_SOURCE_GPIO /;"	d
RCC_CRS_SYNC_SOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_SOURCE_LSE /;"	d
RCC_CRS_SYNC_SOURCE_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_SYNC_SOURCE_USB /;"	d
RCC_CRS_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_TIMEOUT /;"	d
RCC_CRS_TRIMOV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_CRS_TRIMOV /;"	d
RCC_CRS_TRIMOVF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_CRS_TRIMOVF /;"	d
RCC_CR_CSSON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_CSSON /;"	d
RCC_CR_CSSON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_CSSON_Msk /;"	d
RCC_CR_CSSON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_CSSON_Pos /;"	d
RCC_CR_HSEBYP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEBYP /;"	d
RCC_CR_HSEBYP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEBYP_Msk /;"	d
RCC_CR_HSEBYP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEBYP_Pos /;"	d
RCC_CR_HSEON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEON /;"	d
RCC_CR_HSEON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEON_Msk /;"	d
RCC_CR_HSEON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSEON_Pos /;"	d
RCC_CR_HSERDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSERDY /;"	d
RCC_CR_HSERDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSERDY_Msk /;"	d
RCC_CR_HSERDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSERDY_Pos /;"	d
RCC_CR_HSIDIV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV /;"	d
RCC_CR_HSIDIV_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV_0 /;"	d
RCC_CR_HSIDIV_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV_1 /;"	d
RCC_CR_HSIDIV_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV_2 /;"	d
RCC_CR_HSIDIV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV_Msk /;"	d
RCC_CR_HSIDIV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIDIV_Pos /;"	d
RCC_CR_HSIKERON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIKERON /;"	d
RCC_CR_HSIKERON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIKERON_Msk /;"	d
RCC_CR_HSIKERON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIKERON_Pos /;"	d
RCC_CR_HSION	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSION /;"	d
RCC_CR_HSION_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSION_Msk /;"	d
RCC_CR_HSION_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSION_Pos /;"	d
RCC_CR_HSIRDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIRDY /;"	d
RCC_CR_HSIRDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIRDY_Msk /;"	d
RCC_CR_HSIRDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_HSIRDY_Pos /;"	d
RCC_CR_PLLON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLON /;"	d
RCC_CR_PLLON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLON_Msk /;"	d
RCC_CR_PLLON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLON_Pos /;"	d
RCC_CR_PLLRDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLRDY /;"	d
RCC_CR_PLLRDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLRDY_Msk /;"	d
RCC_CR_PLLRDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CR_PLLRDY_Pos /;"	d
RCC_CSR_IWDGRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_IWDGRSTF /;"	d
RCC_CSR_IWDGRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_IWDGRSTF_Msk /;"	d
RCC_CSR_IWDGRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_IWDGRSTF_Pos /;"	d
RCC_CSR_LPWRRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LPWRRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LPWRRSTF_Msk /;"	d
RCC_CSR_LPWRRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LPWRRSTF_Pos /;"	d
RCC_CSR_LSION	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSION /;"	d
RCC_CSR_LSION_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSION_Msk /;"	d
RCC_CSR_LSION_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSION_Pos /;"	d
RCC_CSR_LSIRDY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSIRDY /;"	d
RCC_CSR_LSIRDY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSIRDY_Msk /;"	d
RCC_CSR_LSIRDY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_LSIRDY_Pos /;"	d
RCC_CSR_OBLRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_OBLRSTF /;"	d
RCC_CSR_OBLRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_OBLRSTF_Msk /;"	d
RCC_CSR_OBLRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_OBLRSTF_Pos /;"	d
RCC_CSR_PINRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PINRSTF /;"	d
RCC_CSR_PINRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PINRSTF_Msk /;"	d
RCC_CSR_PINRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PINRSTF_Pos /;"	d
RCC_CSR_PWRRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PWRRSTF /;"	d
RCC_CSR_PWRRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PWRRSTF_Msk /;"	d
RCC_CSR_PWRRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_PWRRSTF_Pos /;"	d
RCC_CSR_RMVF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_RMVF /;"	d
RCC_CSR_RMVF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_RMVF_Msk /;"	d
RCC_CSR_RMVF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_RMVF_Pos /;"	d
RCC_CSR_SFTRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_SFTRSTF /;"	d
RCC_CSR_SFTRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_SFTRSTF_Msk /;"	d
RCC_CSR_SFTRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_SFTRSTF_Pos /;"	d
RCC_CSR_WWDGRSTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_WWDGRSTF /;"	d
RCC_CSR_WWDGRSTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_WWDGRSTF_Msk /;"	d
RCC_CSR_WWDGRSTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_CSR_WWDGRSTF_Pos /;"	d
RCC_ClkInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^} RCC_ClkInitTypeDef;$/;"	t	typeref:struct:__anon8dc819ab0308
RCC_DBP_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_DBP_TIMEOUT_VALUE /;"	d
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 /;"	d
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 /;"	d
RCC_DFSDM1CLKSOURCE_APB2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM1CLKSOURCE_APB2 /;"	d
RCC_DFSDM1CLKSOURCE_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM1CLKSOURCE_PCLK /;"	d
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 /;"	d
RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 /;"	d
RCC_DFSDM2CLKSOURCE_APB2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDM2CLKSOURCE_APB2 /;"	d
RCC_DFSDMCLKSOURCE_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDMCLKSOURCE_PCLK /;"	d
RCC_DFSDMCLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_DFSDMCLKSOURCE_SYSCLK /;"	d
RCC_FDCANCLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_FDCANCLKSOURCE_HSE /;"	d
RCC_FDCANCLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_FDCANCLKSOURCE_PCLK1 /;"	d
RCC_FDCANCLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_FDCANCLKSOURCE_PLL /;"	d
RCC_FLAG_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_HSERDY /;"	d
RCC_FLAG_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_HSI48RDY /;"	d
RCC_FLAG_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_HSIRDY /;"	d
RCC_FLAG_IWDGRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_IWDGRST /;"	d
RCC_FLAG_LPWRRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_LPWRRST /;"	d
RCC_FLAG_LSECSSD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_LSECSSD /;"	d
RCC_FLAG_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_LSERDY /;"	d
RCC_FLAG_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_LSIRDY /;"	d
RCC_FLAG_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_MASK /;"	d
RCC_FLAG_OBLRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_OBLRST /;"	d
RCC_FLAG_PINRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_PINRST /;"	d
RCC_FLAG_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_PLLRDY /;"	d
RCC_FLAG_PWRRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_PWRRST /;"	d
RCC_FLAG_SFTRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_SFTRST /;"	d
RCC_FLAG_WWDGRST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_FLAG_WWDGRST /;"	d
RCC_FMPI2C1CLKSOURCE_APB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_FMPI2C1CLKSOURCE_APB /;"	d
RCC_GetHCLKClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)$/;"	f	typeref:typename:uint32_t
RCC_GetPCLK1ClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)$/;"	f	typeref:typename:uint32_t
RCC_GetSystemClockFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_GetSystemClockFreq(void)$/;"	f	typeref:typename:uint32_t
RCC_HCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HCLK_DIV1 /;"	d
RCC_HCLK_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HCLK_DIV16 /;"	d
RCC_HCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HCLK_DIV2 /;"	d
RCC_HCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HCLK_DIV4 /;"	d
RCC_HCLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HCLK_DIV8 /;"	d
RCC_HSE_BYPASS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSE_BYPASS /;"	d
RCC_HSE_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSE_OFF /;"	d
RCC_HSE_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSE_ON /;"	d
RCC_HSI48_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI48_OFF /;"	d
RCC_HSI48_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI48_ON /;"	d
RCC_HSICALIBRATION_DEFAULT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSICALIBRATION_DEFAULT /;"	d
RCC_HSI_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV1 /;"	d
RCC_HSI_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV128 /;"	d
RCC_HSI_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV16 /;"	d
RCC_HSI_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV2 /;"	d
RCC_HSI_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV32 /;"	d
RCC_HSI_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV4 /;"	d
RCC_HSI_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV64 /;"	d
RCC_HSI_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_DIV8 /;"	d
RCC_HSI_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_OFF /;"	d
RCC_HSI_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_HSI_ON /;"	d
RCC_I2C1CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C1CLKSOURCE_HSI /;"	d
RCC_I2C1CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C1CLKSOURCE_PCLK1 /;"	d
RCC_I2C1CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C1CLKSOURCE_SYSCLK /;"	d
RCC_I2C2CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C2CLKSOURCE_HSI /;"	d
RCC_I2C2CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C2CLKSOURCE_PCLK1 /;"	d
RCC_I2C2CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2C2CLKSOURCE_SYSCLK /;"	d
RCC_I2S1CLKSOURCE_EXT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S1CLKSOURCE_EXT /;"	d
RCC_I2S1CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S1CLKSOURCE_HSI /;"	d
RCC_I2S1CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S1CLKSOURCE_PLL /;"	d
RCC_I2S1CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S1CLKSOURCE_SYSCLK /;"	d
RCC_I2S2CLKSOURCE_EXT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S2CLKSOURCE_EXT /;"	d
RCC_I2S2CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S2CLKSOURCE_HSI /;"	d
RCC_I2S2CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S2CLKSOURCE_PLL /;"	d
RCC_I2S2CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_I2S2CLKSOURCE_SYSCLK /;"	d
RCC_ICSCR_HSICAL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL /;"	d
RCC_ICSCR_HSICAL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_0 /;"	d
RCC_ICSCR_HSICAL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_1 /;"	d
RCC_ICSCR_HSICAL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_2 /;"	d
RCC_ICSCR_HSICAL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_3 /;"	d
RCC_ICSCR_HSICAL_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_4 /;"	d
RCC_ICSCR_HSICAL_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_5 /;"	d
RCC_ICSCR_HSICAL_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_6 /;"	d
RCC_ICSCR_HSICAL_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_7 /;"	d
RCC_ICSCR_HSICAL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_Msk /;"	d
RCC_ICSCR_HSICAL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSICAL_Pos /;"	d
RCC_ICSCR_HSITRIM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM /;"	d
RCC_ICSCR_HSITRIM_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_0 /;"	d
RCC_ICSCR_HSITRIM_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_1 /;"	d
RCC_ICSCR_HSITRIM_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_2 /;"	d
RCC_ICSCR_HSITRIM_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_3 /;"	d
RCC_ICSCR_HSITRIM_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_4 /;"	d
RCC_ICSCR_HSITRIM_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_5 /;"	d
RCC_ICSCR_HSITRIM_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_6 /;"	d
RCC_ICSCR_HSITRIM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_Msk /;"	d
RCC_ICSCR_HSITRIM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_ICSCR_HSITRIM_Pos /;"	d
RCC_IOPENR_GPIOAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOAEN /;"	d
RCC_IOPENR_GPIOAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOAEN_Msk /;"	d
RCC_IOPENR_GPIOAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOAEN_Pos /;"	d
RCC_IOPENR_GPIOBEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOBEN /;"	d
RCC_IOPENR_GPIOBEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOBEN_Msk /;"	d
RCC_IOPENR_GPIOBEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOBEN_Pos /;"	d
RCC_IOPENR_GPIOCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOCEN /;"	d
RCC_IOPENR_GPIOCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOCEN_Msk /;"	d
RCC_IOPENR_GPIOCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOCEN_Pos /;"	d
RCC_IOPENR_GPIODEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIODEN /;"	d
RCC_IOPENR_GPIODEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIODEN_Msk /;"	d
RCC_IOPENR_GPIODEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIODEN_Pos /;"	d
RCC_IOPENR_GPIOFEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOFEN /;"	d
RCC_IOPENR_GPIOFEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOFEN_Msk /;"	d
RCC_IOPENR_GPIOFEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPENR_GPIOFEN_Pos /;"	d
RCC_IOPRSTR_GPIOARST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOARST /;"	d
RCC_IOPRSTR_GPIOARST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOARST_Msk /;"	d
RCC_IOPRSTR_GPIOARST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOARST_Pos /;"	d
RCC_IOPRSTR_GPIOBRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOBRST /;"	d
RCC_IOPRSTR_GPIOBRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOBRST_Msk /;"	d
RCC_IOPRSTR_GPIOBRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOBRST_Pos /;"	d
RCC_IOPRSTR_GPIOCRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOCRST /;"	d
RCC_IOPRSTR_GPIOCRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOCRST_Msk /;"	d
RCC_IOPRSTR_GPIOCRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOCRST_Pos /;"	d
RCC_IOPRSTR_GPIODRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIODRST /;"	d
RCC_IOPRSTR_GPIODRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIODRST_Msk /;"	d
RCC_IOPRSTR_GPIODRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIODRST_Pos /;"	d
RCC_IOPRSTR_GPIOFRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOFRST /;"	d
RCC_IOPRSTR_GPIOFRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOFRST_Msk /;"	d
RCC_IOPRSTR_GPIOFRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPRSTR_GPIOFRST_Pos /;"	d
RCC_IOPSMENR_GPIOASMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOASMEN /;"	d
RCC_IOPSMENR_GPIOASMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOASMEN_Msk /;"	d
RCC_IOPSMENR_GPIOASMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOASMEN_Pos /;"	d
RCC_IOPSMENR_GPIOBSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOBSMEN /;"	d
RCC_IOPSMENR_GPIOBSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOBSMEN_Msk /;"	d
RCC_IOPSMENR_GPIOBSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOBSMEN_Pos /;"	d
RCC_IOPSMENR_GPIOCSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOCSMEN /;"	d
RCC_IOPSMENR_GPIOCSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOCSMEN_Msk /;"	d
RCC_IOPSMENR_GPIOCSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOCSMEN_Pos /;"	d
RCC_IOPSMENR_GPIODSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIODSMEN /;"	d
RCC_IOPSMENR_GPIODSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIODSMEN_Msk /;"	d
RCC_IOPSMENR_GPIODSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIODSMEN_Pos /;"	d
RCC_IOPSMENR_GPIOFSMEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOFSMEN /;"	d
RCC_IOPSMENR_GPIOFSMEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOFSMEN_Msk /;"	d
RCC_IOPSMENR_GPIOFSMEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_IOPSMENR_GPIOFSMEN_Pos /;"	d
RCC_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  RCC_IRQn                    = 4,      \/*!< RCC global Interrupt                              /;"	e	enum:__anon90f9dfd50103
RCC_IT_CSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_CSS /;"	d
RCC_IT_CSSHSE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_IT_CSSHSE /;"	d
RCC_IT_CSSLSE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_IT_CSSLSE /;"	d
RCC_IT_HSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_HSERDY /;"	d
RCC_IT_HSI14	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_IT_HSI14 /;"	d
RCC_IT_HSI48RDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_HSI48RDY /;"	d
RCC_IT_HSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_HSIRDY /;"	d
RCC_IT_LSECSS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_LSECSS /;"	d
RCC_IT_LSERDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_LSERDY /;"	d
RCC_IT_LSIRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_LSIRDY /;"	d
RCC_IT_PLLRDY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_IT_PLLRDY /;"	d
RCC_LPTIM1CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM1CLKSOURCE_HSI /;"	d
RCC_LPTIM1CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM1CLKSOURCE_LSE /;"	d
RCC_LPTIM1CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM1CLKSOURCE_LSI /;"	d
RCC_LPTIM1CLKSOURCE_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_LPTIM1CLKSOURCE_PCLK /;"	d
RCC_LPTIM1CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM1CLKSOURCE_PCLK1 /;"	d
RCC_LPTIM2CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM2CLKSOURCE_HSI /;"	d
RCC_LPTIM2CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM2CLKSOURCE_LSE /;"	d
RCC_LPTIM2CLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM2CLKSOURCE_LSI /;"	d
RCC_LPTIM2CLKSOURCE_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_LPTIM2CLKSOURCE_PCLK /;"	d
RCC_LPTIM2CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPTIM2CLKSOURCE_PCLK1 /;"	d
RCC_LPUART1CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART1CLKSOURCE_HSI /;"	d
RCC_LPUART1CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART1CLKSOURCE_LSE /;"	d
RCC_LPUART1CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART1CLKSOURCE_PCLK1 /;"	d
RCC_LPUART1CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART1CLKSOURCE_SYSCLK /;"	d
RCC_LPUART2CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART2CLKSOURCE_HSI /;"	d
RCC_LPUART2CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART2CLKSOURCE_LSE /;"	d
RCC_LPUART2CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART2CLKSOURCE_PCLK1 /;"	d
RCC_LPUART2CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LPUART2CLKSOURCE_SYSCLK /;"	d
RCC_LSCOSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LSCOSOURCE_LSE /;"	d
RCC_LSCOSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_LSCOSOURCE_LSI /;"	d
RCC_LSEDRIVE_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSEDRIVE_HIGH /;"	d
RCC_LSEDRIVE_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSEDRIVE_LOW /;"	d
RCC_LSEDRIVE_MEDIUMHIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSEDRIVE_MEDIUMHIGH /;"	d
RCC_LSEDRIVE_MEDIUMLOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSEDRIVE_MEDIUMLOW /;"	d
RCC_LSE_BYPASS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSE_BYPASS /;"	d
RCC_LSE_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSE_OFF /;"	d
RCC_LSE_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSE_ON /;"	d
RCC_LSE_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSE_TIMEOUT_VALUE /;"	d
RCC_LSI_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSI_OFF /;"	d
RCC_LSI_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_LSI_ON /;"	d
RCC_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO /;"	d
RCC_MCO1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1 /;"	d
RCC_MCO1SOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_HSE /;"	d
RCC_MCO1SOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_HSI /;"	d
RCC_MCO1SOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_HSI48 /;"	d
RCC_MCO1SOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_LSE /;"	d
RCC_MCO1SOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_LSI /;"	d
RCC_MCO1SOURCE_NOCLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_NOCLOCK /;"	d
RCC_MCO1SOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_PLLCLK /;"	d
RCC_MCO1SOURCE_PLLPCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_PLLPCLK /;"	d
RCC_MCO1SOURCE_PLLQCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_PLLQCLK /;"	d
RCC_MCO1SOURCE_RTCCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_RTCCLK /;"	d
RCC_MCO1SOURCE_RTC_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_RTC_WKUP /;"	d
RCC_MCO1SOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO1SOURCE_SYSCLK /;"	d
RCC_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2 /;"	d
RCC_MCO2DIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_1 /;"	d
RCC_MCO2DIV_1024	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_1024 /;"	d
RCC_MCO2DIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_128 /;"	d
RCC_MCO2DIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_16 /;"	d
RCC_MCO2DIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_2 /;"	d
RCC_MCO2DIV_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_256 /;"	d
RCC_MCO2DIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_32 /;"	d
RCC_MCO2DIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_4 /;"	d
RCC_MCO2DIV_512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_512 /;"	d
RCC_MCO2DIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_64 /;"	d
RCC_MCO2DIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2DIV_8 /;"	d
RCC_MCO2SOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_HSE /;"	d
RCC_MCO2SOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_HSI /;"	d
RCC_MCO2SOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_HSI48 /;"	d
RCC_MCO2SOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_LSE /;"	d
RCC_MCO2SOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_LSI /;"	d
RCC_MCO2SOURCE_NOCLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_NOCLOCK /;"	d
RCC_MCO2SOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_PLLCLK /;"	d
RCC_MCO2SOURCE_PLLPCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_PLLPCLK /;"	d
RCC_MCO2SOURCE_PLLQCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_PLLQCLK /;"	d
RCC_MCO2SOURCE_RTCCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_RTCCLK /;"	d
RCC_MCO2SOURCE_RTC_WKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_RTC_WKUP /;"	d
RCC_MCO2SOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCO2SOURCE_SYSCLK /;"	d
RCC_MCODIV_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_1 /;"	d
RCC_MCODIV_1024	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_1024 /;"	d
RCC_MCODIV_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_128 /;"	d
RCC_MCODIV_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_16 /;"	d
RCC_MCODIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_2 /;"	d
RCC_MCODIV_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_256 /;"	d
RCC_MCODIV_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_32 /;"	d
RCC_MCODIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_4 /;"	d
RCC_MCODIV_512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_512 /;"	d
RCC_MCODIV_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_64 /;"	d
RCC_MCODIV_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_MCODIV_8 /;"	d
RCC_MCOSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_HSE /;"	d
RCC_MCOSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_HSI /;"	d
RCC_MCOSOURCE_HSI14	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_HSI14 /;"	d
RCC_MCOSOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_HSI48 /;"	d
RCC_MCOSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_LSE /;"	d
RCC_MCOSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_LSI /;"	d
RCC_MCOSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_NONE /;"	d
RCC_MCOSOURCE_PLLCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_PLLCLK_DIV1 /;"	d
RCC_MCOSOURCE_PLLCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_PLLCLK_DIV2 /;"	d
RCC_MCOSOURCE_PLLCLK_NODIV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_PLLCLK_NODIV /;"	d
RCC_MCOSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCOSOURCE_SYSCLK /;"	d
RCC_MCO_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV1 /;"	d
RCC_MCO_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV128 /;"	d
RCC_MCO_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV16 /;"	d
RCC_MCO_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV2 /;"	d
RCC_MCO_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV32 /;"	d
RCC_MCO_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV4 /;"	d
RCC_MCO_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV64 /;"	d
RCC_MCO_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_DIV8 /;"	d
RCC_MCO_NODIV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_MCO_NODIV /;"	d
RCC_OSCILLATORTYPE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_HSE /;"	d
RCC_OSCILLATORTYPE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_HSI /;"	d
RCC_OSCILLATORTYPE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_HSI48 /;"	d
RCC_OSCILLATORTYPE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_LSE /;"	d
RCC_OSCILLATORTYPE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_LSI /;"	d
RCC_OSCILLATORTYPE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_OSCILLATORTYPE_NONE /;"	d
RCC_OscInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^} RCC_OscInitTypeDef;$/;"	t	typeref:struct:__anon8dc819ab0208
RCC_PERIPHCLK_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_ADC /;"	d
RCC_PERIPHCLK_CEC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_CEC /;"	d
RCC_PERIPHCLK_CK48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PERIPHCLK_CK48 /;"	d
RCC_PERIPHCLK_DFSDM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PERIPHCLK_DFSDM /;"	d
RCC_PERIPHCLK_FDCAN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_FDCAN /;"	d
RCC_PERIPHCLK_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2C1 /;"	d
RCC_PERIPHCLK_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2C2 /;"	d
RCC_PERIPHCLK_I2S1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2S1 /;"	d
RCC_PERIPHCLK_I2S2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_I2S2 /;"	d
RCC_PERIPHCLK_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_LPTIM1 /;"	d
RCC_PERIPHCLK_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_LPTIM2 /;"	d
RCC_PERIPHCLK_LPUART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_LPUART1 /;"	d
RCC_PERIPHCLK_LPUART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_LPUART2 /;"	d
RCC_PERIPHCLK_RNG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_RNG /;"	d
RCC_PERIPHCLK_RTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_RTC /;"	d
RCC_PERIPHCLK_SDIO	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PERIPHCLK_SDIO /;"	d
RCC_PERIPHCLK_SDMMC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PERIPHCLK_SDMMC1 /;"	d
RCC_PERIPHCLK_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_TIM1 /;"	d
RCC_PERIPHCLK_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_TIM15 /;"	d
RCC_PERIPHCLK_USART1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_USART1 /;"	d
RCC_PERIPHCLK_USART2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_USART2 /;"	d
RCC_PERIPHCLK_USART3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_USART3 /;"	d
RCC_PERIPHCLK_USB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_PERIPHCLK_USB /;"	d
RCC_PLLCFGR_PLLM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM /;"	d
RCC_PLLCFGR_PLLM_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM_0 /;"	d
RCC_PLLCFGR_PLLM_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM_1 /;"	d
RCC_PLLCFGR_PLLM_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM_2 /;"	d
RCC_PLLCFGR_PLLM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM_Msk /;"	d
RCC_PLLCFGR_PLLM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLM_Pos /;"	d
RCC_PLLCFGR_PLLN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN /;"	d
RCC_PLLCFGR_PLLN_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_0 /;"	d
RCC_PLLCFGR_PLLN_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_1 /;"	d
RCC_PLLCFGR_PLLN_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_2 /;"	d
RCC_PLLCFGR_PLLN_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_3 /;"	d
RCC_PLLCFGR_PLLN_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_4 /;"	d
RCC_PLLCFGR_PLLN_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_5 /;"	d
RCC_PLLCFGR_PLLN_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_6 /;"	d
RCC_PLLCFGR_PLLN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_Msk /;"	d
RCC_PLLCFGR_PLLN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLN_Pos /;"	d
RCC_PLLCFGR_PLLP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP /;"	d
RCC_PLLCFGR_PLLPEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLPEN /;"	d
RCC_PLLCFGR_PLLPEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLPEN_Msk /;"	d
RCC_PLLCFGR_PLLPEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLPEN_Pos /;"	d
RCC_PLLCFGR_PLLP_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_0 /;"	d
RCC_PLLCFGR_PLLP_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_1 /;"	d
RCC_PLLCFGR_PLLP_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_2 /;"	d
RCC_PLLCFGR_PLLP_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_3 /;"	d
RCC_PLLCFGR_PLLP_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_4 /;"	d
RCC_PLLCFGR_PLLP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_Msk /;"	d
RCC_PLLCFGR_PLLP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLP_Pos /;"	d
RCC_PLLCFGR_PLLR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR /;"	d
RCC_PLLCFGR_PLLREN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLREN /;"	d
RCC_PLLCFGR_PLLREN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLREN_Msk /;"	d
RCC_PLLCFGR_PLLREN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLREN_Pos /;"	d
RCC_PLLCFGR_PLLR_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR_0 /;"	d
RCC_PLLCFGR_PLLR_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR_1 /;"	d
RCC_PLLCFGR_PLLR_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR_2 /;"	d
RCC_PLLCFGR_PLLR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR_Msk /;"	d
RCC_PLLCFGR_PLLR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLR_Pos /;"	d
RCC_PLLCFGR_PLLSRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC /;"	d
RCC_PLLCFGR_PLLSRC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_0 /;"	d
RCC_PLLCFGR_PLLSRC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_1 /;"	d
RCC_PLLCFGR_PLLSRC_HSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSE /;"	d
RCC_PLLCFGR_PLLSRC_HSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSE_Msk /;"	d
RCC_PLLCFGR_PLLSRC_HSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSE_Pos /;"	d
RCC_PLLCFGR_PLLSRC_HSI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSI /;"	d
RCC_PLLCFGR_PLLSRC_HSI_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSI_Msk /;"	d
RCC_PLLCFGR_PLLSRC_HSI_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_HSI_Pos /;"	d
RCC_PLLCFGR_PLLSRC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_Msk /;"	d
RCC_PLLCFGR_PLLSRC_NONE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_NONE /;"	d
RCC_PLLCFGR_PLLSRC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RCC_PLLCFGR_PLLSRC_Pos /;"	d
RCC_PLLDIV_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLDIV_2 /;"	d
RCC_PLLDIV_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLDIV_3 /;"	d
RCC_PLLDIV_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLDIV_4 /;"	d
RCC_PLLInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^} RCC_PLLInitTypeDef;$/;"	t	typeref:struct:__anon8dc819ab0108
RCC_PLLMUL_12	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_12 /;"	d
RCC_PLLMUL_16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_16 /;"	d
RCC_PLLMUL_24	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_24 /;"	d
RCC_PLLMUL_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_3 /;"	d
RCC_PLLMUL_32	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_32 /;"	d
RCC_PLLMUL_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_4 /;"	d
RCC_PLLMUL_48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_48 /;"	d
RCC_PLLMUL_6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_6 /;"	d
RCC_PLLMUL_8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_PLLMUL_8 /;"	d
RCC_PLLM_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV1 /;"	d
RCC_PLLM_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV2 /;"	d
RCC_PLLM_DIV3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV3 /;"	d
RCC_PLLM_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV4 /;"	d
RCC_PLLM_DIV5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV5 /;"	d
RCC_PLLM_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV6 /;"	d
RCC_PLLM_DIV7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV7 /;"	d
RCC_PLLM_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLM_DIV8 /;"	d
RCC_PLLPCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLPCLK /;"	d
RCC_PLLP_DIV10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV10 /;"	d
RCC_PLLP_DIV11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV11 /;"	d
RCC_PLLP_DIV12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV12 /;"	d
RCC_PLLP_DIV13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV13 /;"	d
RCC_PLLP_DIV14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV14 /;"	d
RCC_PLLP_DIV15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV15 /;"	d
RCC_PLLP_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV16 /;"	d
RCC_PLLP_DIV17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV17 /;"	d
RCC_PLLP_DIV18	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV18 /;"	d
RCC_PLLP_DIV19	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV19 /;"	d
RCC_PLLP_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV2 /;"	d
RCC_PLLP_DIV20	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV20 /;"	d
RCC_PLLP_DIV21	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV21 /;"	d
RCC_PLLP_DIV22	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV22 /;"	d
RCC_PLLP_DIV23	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV23 /;"	d
RCC_PLLP_DIV24	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV24 /;"	d
RCC_PLLP_DIV25	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV25 /;"	d
RCC_PLLP_DIV26	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV26 /;"	d
RCC_PLLP_DIV27	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV27 /;"	d
RCC_PLLP_DIV28	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV28 /;"	d
RCC_PLLP_DIV29	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV29 /;"	d
RCC_PLLP_DIV3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV3 /;"	d
RCC_PLLP_DIV30	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV30 /;"	d
RCC_PLLP_DIV31	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV31 /;"	d
RCC_PLLP_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV32 /;"	d
RCC_PLLP_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV4 /;"	d
RCC_PLLP_DIV5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV5 /;"	d
RCC_PLLP_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV6 /;"	d
RCC_PLLP_DIV7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV7 /;"	d
RCC_PLLP_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV8 /;"	d
RCC_PLLP_DIV9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLP_DIV9 /;"	d
RCC_PLLQCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQCLK /;"	d
RCC_PLLQ_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV2 /;"	d
RCC_PLLQ_DIV3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV3 /;"	d
RCC_PLLQ_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV4 /;"	d
RCC_PLLQ_DIV5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV5 /;"	d
RCC_PLLQ_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV6 /;"	d
RCC_PLLQ_DIV7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV7 /;"	d
RCC_PLLQ_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLQ_DIV8 /;"	d
RCC_PLLRCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLRCLK /;"	d
RCC_PLLR_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV2 /;"	d
RCC_PLLR_DIV3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV3 /;"	d
RCC_PLLR_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV4 /;"	d
RCC_PLLR_DIV5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV5 /;"	d
RCC_PLLR_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV6 /;"	d
RCC_PLLR_DIV7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV7 /;"	d
RCC_PLLR_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLR_DIV8 /;"	d
RCC_PLLSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLSOURCE_HSE /;"	d
RCC_PLLSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLSOURCE_HSI /;"	d
RCC_PLLSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLLSOURCE_NONE /;"	d
RCC_PLL_GetFreqDomain_ADC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_ADC(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_FDCAN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_FDCAN(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_I2S1	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_I2S1(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_I2S2	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_I2S2(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_RNG	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_RNG(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_SYS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_SYS(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_TIM1	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_TIM1(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_TIM15	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_TIM15(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_GetFreqDomain_USB	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_USB(void)$/;"	f	typeref:typename:uint32_t
RCC_PLL_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLL_NONE /;"	d
RCC_PLL_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLL_OFF /;"	d
RCC_PLL_ON	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_PLL_ON /;"	d
RCC_PLL_OSCSOURCE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc.c	/^#define RCC_PLL_OSCSOURCE_CONFIG(/;"	d	file:
RCC_PeriphCLKInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^} RCC_PeriphCLKInitTypeDef;$/;"	t	typeref:struct:__anon2a524e270108
RCC_RNGCLKSOURCE_HSI_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLKSOURCE_HSI_DIV8 /;"	d
RCC_RNGCLKSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLKSOURCE_NONE /;"	d
RCC_RNGCLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLKSOURCE_PLL /;"	d
RCC_RNGCLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLKSOURCE_SYSCLK /;"	d
RCC_RNGCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLK_DIV1 /;"	d
RCC_RNGCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLK_DIV2 /;"	d
RCC_RNGCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLK_DIV4 /;"	d
RCC_RNGCLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_RNGCLK_DIV8 /;"	d
RCC_RTCCLKSOURCE_HSE_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_HSE_DIV32 /;"	d
RCC_RTCCLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_LSE /;"	d
RCC_RTCCLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_LSI /;"	d
RCC_RTCCLKSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_RTCCLKSOURCE_NONE /;"	d
RCC_RTCCLKSOURCE_NO_CLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_RTCCLKSOURCE_NO_CLK /;"	d
RCC_SDIOCLKSOURCE_CK48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SDIOCLKSOURCE_CK48 /;"	d
RCC_SDIOCLKSOURCE_CLK48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SDIOCLKSOURCE_CLK48 /;"	d
RCC_SDIOCLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SDIOCLKSOURCE_SYSCLK /;"	d
RCC_SDMMC1CLKSOURCE_CLK48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SDMMC1CLKSOURCE_CLK48 /;"	d
RCC_SDMMC1CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SDMMC1CLKSOURCE_SYSCLK /;"	d
RCC_SWPMI1CLKSOURCE_PCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_SWPMI1CLKSOURCE_PCLK /;"	d
RCC_SYSCLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_HSE /;"	d
RCC_SYSCLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_HSI /;"	d
RCC_SYSCLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_LSE /;"	d
RCC_SYSCLKSOURCE_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_LSI /;"	d
RCC_SYSCLKSOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_PLLCLK /;"	d
RCC_SYSCLKSOURCE_STATUS_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_HSE /;"	d
RCC_SYSCLKSOURCE_STATUS_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_HSI /;"	d
RCC_SYSCLKSOURCE_STATUS_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_LSE /;"	d
RCC_SYSCLKSOURCE_STATUS_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_LSI /;"	d
RCC_SYSCLKSOURCE_STATUS_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLKSOURCE_STATUS_PLLCLK /;"	d
RCC_SYSCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV1 /;"	d
RCC_SYSCLK_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV128 /;"	d
RCC_SYSCLK_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV16 /;"	d
RCC_SYSCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV2 /;"	d
RCC_SYSCLK_DIV256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV256 /;"	d
RCC_SYSCLK_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV4 /;"	d
RCC_SYSCLK_DIV512	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV512 /;"	d
RCC_SYSCLK_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV64 /;"	d
RCC_SYSCLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define RCC_SYSCLK_DIV8 /;"	d
RCC_StopWakeUpClock_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_StopWakeUpClock_HSI /;"	d
RCC_StopWakeUpClock_MSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_StopWakeUpClock_MSI /;"	d
RCC_TIM15CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_TIM15CLKSOURCE_PCLK1 /;"	d
RCC_TIM15CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_TIM15CLKSOURCE_PLL /;"	d
RCC_TIM1CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_TIM1CLKSOURCE_PCLK1 /;"	d
RCC_TIM1CLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_TIM1CLKSOURCE_PLL /;"	d
RCC_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51208
RCC_USART1CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART1CLKSOURCE_HSI /;"	d
RCC_USART1CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART1CLKSOURCE_LSE /;"	d
RCC_USART1CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART1CLKSOURCE_PCLK1 /;"	d
RCC_USART1CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART1CLKSOURCE_SYSCLK /;"	d
RCC_USART2CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART2CLKSOURCE_HSI /;"	d
RCC_USART2CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART2CLKSOURCE_LSE /;"	d
RCC_USART2CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART2CLKSOURCE_PCLK1 /;"	d
RCC_USART2CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART2CLKSOURCE_SYSCLK /;"	d
RCC_USART3CLKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART3CLKSOURCE_HSI /;"	d
RCC_USART3CLKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART3CLKSOURCE_LSE /;"	d
RCC_USART3CLKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART3CLKSOURCE_PCLK1 /;"	d
RCC_USART3CLKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USART3CLKSOURCE_SYSCLK /;"	d
RCC_USBCLKSOURCE_HSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USBCLKSOURCE_HSE /;"	d
RCC_USBCLKSOURCE_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USBCLKSOURCE_HSI48 /;"	d
RCC_USBCLKSOURCE_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define RCC_USBCLKSOURCE_PLL /;"	d
RCC_USBCLKSOURCE_PLLCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBCLKSOURCE_PLLCLK /;"	d
RCC_USBCLK_MSI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBCLK_MSI /;"	d
RCC_USBCLK_PLL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBCLK_PLL /;"	d
RCC_USBCLK_PLLSAI1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBCLK_PLLSAI1 /;"	d
RCC_USBPLLCLK_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBPLLCLK_DIV1 /;"	d
RCC_USBPLLCLK_DIV1_5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBPLLCLK_DIV1_5 /;"	d
RCC_USBPLLCLK_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBPLLCLK_DIV2 /;"	d
RCC_USBPLLCLK_DIV3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RCC_USBPLLCLK_DIV3 /;"	d
RCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RCR;         \/*!< TIM repetition counter register,          Address offset: 0x3/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
RDPLevel	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t RDPLevel;          \/*!< Set the read protection level (used for OPTIONBYTE_RDP).$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
RDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RDR;         \/*!< USART Receive Data register,              Address offset: 0x2/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
READ_BIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define READ_BIT(/;"	d
READ_REG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define READ_REG(/;"	d
REFUSED	Core/Src/dns.c	/^#define	REFUSED /;"	d	file:
REGULAR_CHANNELS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define REGULAR_CHANNELS /;"	d
REGULAR_GROUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define REGULAR_GROUP /;"	d
REGULAR_INJECTED_GROUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define REGULAR_INJECTED_GROUP /;"	d
RESERVED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED0;      \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51408	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED0;    \/*!< Reserved,                                         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED0;   \/*!< Reserved                                                   Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED0[5];   \/*!< Reserved,                                                 /;"	m	struct:__anon90f9dfd51608	typeref:typename:uint32_t[5]
RESERVED0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RESERVED0;   \/*!< Reserved,                                                    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon6a8602f70b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon6a8602f71508	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon6a8602f71108	typeref:typename:uint32_t[1]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[3];$/;"	m	struct:__anon6a8602f71408	typeref:typename:uint32_t[3]
RESERVED0	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anonffb016bb0a08	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anonffb016bb0d08	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED0[6U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[6U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED0[7U];$/;"	m	struct:__anonffb016bb0e08	typeref:typename:uint32_t[7U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anonffb61ee60b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anonffb61ee61508	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anonffb61ee61108	typeref:typename:uint32_t[1]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anonffb61ee61008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[3];$/;"	m	struct:__anonffb61ee61408	typeref:typename:uint32_t[3]
RESERVED0	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon06ecc5320a08	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon06ecc5320908	typeref:typename:uint32_t[31U]
RESERVED0	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon27cf01960a08	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon27cf01960908	typeref:typename:uint32_t[31U]
RESERVED0	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon06ecc9730a08	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon06ecc9730b08	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon06ecc9730908	typeref:typename:uint32_t[31U]
RESERVED0	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anone48692670a08	typeref:typename:uint32_t
RESERVED0	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED0[6U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[6U]
RESERVED0	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED0[7U];$/;"	m	struct:__anone48692670e08	typeref:typename:uint32_t[7U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ecd1f50b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[24U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon06ecd1f50a08	typeref:typename:uint32_t[5U]
RESERVED0	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anone4871ec80b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anone4871ec81508	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anone4871ec81108	typeref:typename:uint32_t[1]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[3];$/;"	m	struct:__anone4871ec81408	typeref:typename:uint32_t[3]
RESERVED0	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon756d223a0b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon756d223a1508	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[1];$/;"	m	struct:__anon756d223a1108	typeref:typename:uint32_t[1]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[3];$/;"	m	struct:__anon756d223a1408	typeref:typename:uint32_t[3]
RESERVED0	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ecd6360b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ecd6360f08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ecd6361208	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[24U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon06ecd6360a08	typeref:typename:uint32_t[5U]
RESERVED0	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ece2f90b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ece2f90f08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon06ece2f91208	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[24U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[864U]
RESERVED0	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon2d8340580a08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon2d8340580b08	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon2d8340580908	typeref:typename:uint32_t[31U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon2db989db0b08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon2db989db0f08	typeref:typename:uint32_t[1U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[24U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[2U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon2db989db0a08	typeref:typename:uint32_t[5U]
RESERVED0	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[864U]
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1;      \/*!< Reserved,                                                 /;"	m	struct:__anon90f9dfd50408	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                                   /;"	m	struct:__anon90f9dfd50208	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1;    \/*!< Reserved1,                                         Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1;   \/*!< Reserved                                                   Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1[25];  \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51608	typeref:typename:uint32_t[25]
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1[3];   \/*!< Reserved 1,                                               /;"	m	struct:__anon90f9dfd50c08	typeref:typename:uint32_t[3]
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED1[7];   \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51408	typeref:typename:uint32_t[7]
RESERVED1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RESERVED1;   \/*!< Reserved,                                                    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
RESERVED1	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anonffb016bb0a08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anonffb016bb0d08	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anonffb61ee61008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon06ecc5320a08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED1[31U];$/;"	m	struct:__anon06ecc5320908	typeref:typename:uint32_t[31U]
RESERVED1	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon27cf01960a08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED1[31U];$/;"	m	struct:__anon27cf01960908	typeref:typename:uint32_t[31U]
RESERVED1	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon06ecc9730a08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anone48692670a08	typeref:typename:uint32_t
RESERVED1	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon06ecd1f50b08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED1[24U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[24U]
RESERVED1	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon06ecd6360f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED1[24U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[24U]
RESERVED1	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon06ece2f90f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED1[24U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[24U]
RESERVED1	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[55U]
RESERVED1	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED1[154U];$/;"	m	struct:__anon2d8340580a08	typeref:typename:uint32_t[154U]
RESERVED1	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED1[129U];$/;"	m	struct:__anon2db989db0a08	typeref:typename:uint32_t[129U]
RESERVED1	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[15U]
RESERVED1	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon2db989db0f08	typeref:typename:uint32_t[1U]
RESERVED1	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED1[24U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[24U]
RESERVED1	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[55U]
RESERVED10	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED10	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED10	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED10	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED10	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED10	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED10[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED11	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED11[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED12	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED12[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED13	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED13[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED14	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED14[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED15	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED15[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED16	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED16[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED17	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED17[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED18	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED18[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED19	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED19[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2;      \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51408	typeref:typename:uint32_t
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2;    \/*!< Reserved,                                                   /;"	m	struct:__anon90f9dfd50208	typeref:typename:uint32_t
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2;    \/*!< Reserved,                                         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:uint32_t
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2;    \/*!< Reserved2,                                         Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:uint32_t
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2;   \/*!< Reserved                                                   Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:uint32_t
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED2[5];   \/*!< Reserved 2,                                               /;"	m	struct:__anon90f9dfd50c08	typeref:typename:uint32_t[5]
RESERVED2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RESERVED2;   \/*!< Reserved,                                                    /;"	m	struct:__anon90f9dfd51208	typeref:typename:__IO uint32_t
RESERVED2	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anonffb016bb0d08	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anonffb61ee61008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon06ecc5320908	typeref:typename:uint32_t[31U]
RESERVED2	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon27cf01960908	typeref:typename:uint32_t[31U]
RESERVED2	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon06ecc9730908	typeref:typename:uint32_t[31U]
RESERVED2	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[24U]
RESERVED2	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED2[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RESERVED2	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon06ecd6360f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[24U]
RESERVED2	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon06ece2f90f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[24U]
RESERVED2	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon2d8340580908	typeref:typename:uint32_t[31U]
RESERVED2	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[131U]
RESERVED2	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[15U]
RESERVED2	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon2db989db0f08	typeref:typename:uint32_t[1U]
RESERVED2	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[24U]
RESERVED20	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED20	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED20	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED20	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED20	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED20	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED20[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED21	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED21[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED22	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED22[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED23	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED23[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED24	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED24[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED25	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED25[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED26	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED26[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED27	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED27[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED28	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED28[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED29	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED29[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3;    \/*!< Reserved,                                         Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:uint32_t
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3;   \/*!< Reserved                                                   Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:uint32_t
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3[11];  \/*!< Reserved 3,                                               /;"	m	struct:__anon90f9dfd50c08	typeref:typename:uint32_t[11]
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3[2]; \/*!< Reserved3,                                         Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:uint32_t[2]
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3[48];  \/*!< Reserved                                                  /;"	m	struct:__anon90f9dfd51408	typeref:typename:uint32_t[48]
RESERVED3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED3[4]; \/*!< Reserved,                                               0x30/;"	m	struct:__anon90f9dfd50208	typeref:typename:uint32_t[4]
RESERVED3	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED3[29U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[29U]
RESERVED3	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED3[92U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[92U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED3[809U];$/;"	m	struct:__anonffb016bb0d08	typeref:typename:uint32_t[809U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED3[809U];$/;"	m	struct:__anonffb61ee61008	typeref:typename:uint32_t[809U]
RESERVED3	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED3[92U];$/;"	m	struct:__anonffb61ee60a08	typeref:typename:uint32_t[92U]
RESERVED3	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon06ecc5320908	typeref:typename:uint32_t[31U]
RESERVED3	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon27cf01960908	typeref:typename:uint32_t[31U]
RESERVED3	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon06ecc9730908	typeref:typename:uint32_t[31U]
RESERVED3	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[24U]
RESERVED3	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED3[92U];$/;"	m	struct:__anone4871ec80a08	typeref:typename:uint32_t[92U]
RESERVED3	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED3[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RESERVED3	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED3[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED3	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED3[92U];$/;"	m	struct:__anon756d223a0a08	typeref:typename:uint32_t[92U]
RESERVED3	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[24U]
RESERVED3	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[24U]
RESERVED3	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[759U]
RESERVED3	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED3[93U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[93U]
RESERVED3	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED3[981U];$/;"	m	struct:__anon06ece2f90f08	typeref:typename:uint32_t[981U]
RESERVED3	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon2d8340580908	typeref:typename:uint32_t[31U]
RESERVED3	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[24U]
RESERVED3	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED3[32U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[32U]
RESERVED3	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[759U]
RESERVED30	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED30	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED30	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED30	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED30	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED30	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED30[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED31	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED31[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED32	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED32[934U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[934U]
RESERVED32	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED32[934U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[934U]
RESERVED32	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED32[934U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[934U]
RESERVED32	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED32[934U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[934U]
RESERVED33	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED33[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED33	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED33[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED33	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED33[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED33	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED33[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED4[23];\/*!< Reserved,                                               0x44/;"	m	struct:__anon90f9dfd50208	typeref:typename:uint32_t[23]
RESERVED4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED4[2]; \/*!< Reserved4,                                         Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:uint32_t[2]
RESERVED4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED4[4];   \/*!< Reserved 4,                                               /;"	m	struct:__anon90f9dfd50c08	typeref:typename:uint32_t[4]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[15U]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon6a8602f71608	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anonffb016bb1208	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED4[4U];$/;"	m	struct:__anonffb016bb0d08	typeref:typename:uint32_t[4U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anonffb61ee60a08	typeref:typename:uint32_t[15U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anonffb61ee61608	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED4[4U];$/;"	m	struct:__anonffb61ee61008	typeref:typename:uint32_t[4U]
RESERVED4	Drivers/CMSIS/Include/core_cm0.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon06ecc5320908	typeref:typename:uint32_t[64U]
RESERVED4	Drivers/CMSIS/Include/core_cm0plus.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon27cf01960908	typeref:typename:uint32_t[64U]
RESERVED4	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon06ecc9730908	typeref:typename:uint32_t[64U]
RESERVED4	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone48692671208	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[56U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anone4871ec80a08	typeref:typename:uint32_t[15U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anone4871ec81608	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anon756d223a0a08	typeref:typename:uint32_t[15U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon756d223a1608	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[56U]
RESERVED4	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[15U]
RESERVED4	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[56U]
RESERVED4	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon2d8340580908	typeref:typename:uint32_t[64U]
RESERVED4	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[1U]
RESERVED4	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[43U]
RESERVED4	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[56U]
RESERVED5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^       uint32_t RESERVED5[3]; \/*!< Reserved,                                               0xA8/;"	m	struct:__anon90f9dfd50208	typeref:typename:uint32_t[3]
RESERVED5	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anonffb61ee60a08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon06ecd1f50908	typeref:typename:uint32_t[644U]
RESERVED5	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon06ecd1f50d08	typeref:typename:uint32_t[6U]
RESERVED5	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anone4871ec80a08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED5[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RESERVED5	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon756d223a0a08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon06ecd6360908	typeref:typename:uint32_t[644U]
RESERVED5	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon06ecd6360d08	typeref:typename:uint32_t[6U]
RESERVED5	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[1U]
RESERVED5	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon06ece2f90908	typeref:typename:uint32_t[644U]
RESERVED5	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon06ece2f90d08	typeref:typename:uint32_t[6U]
RESERVED5	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[39U]
RESERVED5	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon2db989db0908	typeref:typename:uint32_t[644U]
RESERVED5	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon2db989db0d08	typeref:typename:uint32_t[6U]
RESERVED6	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED6[4U];$/;"	m	struct:__anon6a8602f70d08	typeref:typename:uint32_t[4U]
RESERVED6	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED6[580U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[580U]
RESERVED6	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anonffb61ee60a08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED6[4U];$/;"	m	struct:__anonffb61ee60d08	typeref:typename:uint32_t[4U]
RESERVED6	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED6[580U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[580U]
RESERVED6	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anone4871ec80a08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED6[4U];$/;"	m	struct:__anone4871ec80d08	typeref:typename:uint32_t[4U]
RESERVED6	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED6[580U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[580U]
RESERVED6	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon756d223a0a08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED6	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED6[4U];$/;"	m	struct:__anon756d223a0d08	typeref:typename:uint32_t[4U]
RESERVED6	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED6[580U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[580U]
RESERVED6	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED7[6U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[6U]
RESERVED7	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon6a8602f71008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anone48692670d08	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_cm3.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon06ecd1f51008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anone4871ec81008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED7[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED7	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon756d223a1008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_cm4.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon06ecd6361008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED7[6U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[6U]
RESERVED7	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon06ece2f91008	typeref:typename:uint32_t[8U]
RESERVED7	Drivers/CMSIS/Include/core_sc300.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon2db989db1008	typeref:typename:uint32_t[8U]
RESERVED8	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anon6a8602f70a08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESERVED8	Drivers/CMSIS/Include/core_cm7.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anon06ece2f90a08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anon6a8602f70f08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anonffb016bb0c08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anonffb61ee60f08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anone48692670c08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anone4871ec80f08	typeref:typename:uint32_t[1U]
RESERVED9	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RESERVED9[1U];$/;"	m	struct:__anon756d223a0f08	typeref:typename:uint32_t[1U]
RESET	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  RESET = 0,$/;"	e	enum:__anon998c3b0e0103
RESPONSE	Core/Src/dns.c	/^#define	RESPONSE /;"	d	file:
RES_CGIHEAD_OK	Core/Inc/httpParser.h	/^#define RES_CGIHEAD_OK	/;"	d
RES_CSSHEAD_OK	Core/Inc/httpParser.h	/^#define RES_CSSHEAD_OK	/;"	d
RES_EOTHEAD_OK	Core/Inc/httpParser.h	/^#define RES_EOTHEAD_OK	/;"	d
RES_FLASHHEAD_OK	Core/Inc/httpParser.h	/^#define RES_FLASHHEAD_OK /;"	d
RES_GIFHEAD_OK	Core/Inc/httpParser.h	/^#define RES_GIFHEAD_OK	/;"	d
RES_HTMLHEAD_OK	Core/Inc/httpParser.h	/^#define RES_HTMLHEAD_OK	/;"	d
RES_ICOHEAD_OK	Core/Inc/httpParser.h	/^#define RES_ICOHEAD_OK	/;"	d
RES_JPEGHEAD_OK	Core/Inc/httpParser.h	/^#define RES_JPEGHEAD_OK	/;"	d
RES_JSHEAD_OK	Core/Inc/httpParser.h	/^#define RES_JSHEAD_OK	/;"	d
RES_JSONHEAD_OK	Core/Inc/httpParser.h	/^#define RES_JSONHEAD_OK	/;"	d
RES_OTFHEAD_OK	Core/Inc/httpParser.h	/^#define RES_OTFHEAD_OK	/;"	d
RES_PNGHEAD_OK	Core/Inc/httpParser.h	/^#define RES_PNGHEAD_OK	/;"	d
RES_SVGHEAD_OK	Core/Inc/httpParser.h	/^#define RES_SVGHEAD_OK	/;"	d
RES_TEXTHEAD_OK	Core/Inc/httpParser.h	/^#define RES_TEXTHEAD_OK	/;"	d
RES_TTFHEAD_OK	Core/Inc/httpParser.h	/^#define RES_TTFHEAD_OK	/;"	d
RES_WOFFHEAD_OK	Core/Inc/httpParser.h	/^#define RES_WOFFHEAD_OK	/;"	d
RES_XMLHEAD_OK	Core/Inc/httpParser.h	/^#define RES_XMLHEAD_OK /;"	d
RGCFR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   RGCFR;       \/*!< DMA Request Generator Clear Flag Register    Address offset/;"	m	struct:__anon90f9dfd50b08	typeref:typename:__IO uint32_t
RGCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   RGCR;        \/*!< DMA Request Generator x Control Register     Address offset/;"	m	struct:__anon90f9dfd50a08	typeref:typename:__IO uint32_t
RGSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t   RGSR;        \/*!< DMA Request Generator Status Register        Address offset/;"	m	struct:__anon90f9dfd50b08	typeref:typename:__IO uint32_t
RIP_MSG	Core/Src/dhcp.c	/^} RIP_MSG;$/;"	t	typeref:struct:__anonc91f1c840208	file:
RIP_MSG_SIZE	Core/Src/dhcp.c	/^#define RIP_MSG_SIZE /;"	d	file:
RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_gpio.c	/^#define RISING_EDGE /;"	d	file:
RLAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anonffb016bb0e08	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anonffb016bb1108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anone48692670e08	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anone48692671108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RLAR;                   \/*!< Offset: 0x010 (R\/W)  SAU Region Limit Address Re/;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
RLAR	Drivers/CMSIS/Include/mpu_armv8.h	/^  uint32_t RLAR;                   \/*!< Region Limit Address Register value *\/$/;"	m	struct:__anonaf31c7c90108	typeref:typename:uint32_t
RLAR_A1	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RLAR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RLAR_A1	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RLAR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RLAR_A1	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RLAR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RLAR_A1	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RLAR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RLAR_A2	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RLAR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RLAR_A2	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RLAR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RLAR_A2	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RLAR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RLAR_A2	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RLAR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RLAR_A3	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RLAR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RLAR_A3	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RLAR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RLAR_A3	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RLAR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RLAR_A3	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RLAR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Region Limit Address Re/;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RLR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RLR;         \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon90f9dfd51008	typeref:typename:__IO uint32_t
RM	Debug/makefile	/^RM := rm -rf$/;"	m
RMVF_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RMVF_BITNUMBER /;"	d
RMVF_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RMVF_BitNumber /;"	d
RNR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anon6a8602f71108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anonffb016bb0e08	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anonffb016bb1108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anonffb61ee61108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon27cf01960c08	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anone48692670e08	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anone48692671108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon06ecd1f51108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anone4871ec81108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region Number Register /;"	m	struct:__anon756d223a1108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  SAU Region Number Register /;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon06ecd6361108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon06ece2f91108	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon2d8340580d08	typeref:typename:__IOM uint32_t
RNR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register /;"	m	struct:__anon2db989db1108	typeref:typename:__IOM uint32_t
RPR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RPR1;           \/*!< EXTI Rising Pending Register 1,                  Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
RQR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RQR;         \/*!< USART Request register,                   Address offset: 0x1/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
RSERVED1	Drivers/CMSIS/Include/core_armv81mml.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anon6a8602f70908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_armv8mbl.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anonffb016bb0908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_armv8mml.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anonffb61ee60908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_cm1.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon06ecc9730908	typeref:typename:uint32_t[31U]
RSERVED1	Drivers/CMSIS/Include/core_cm23.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anone48692670908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_cm33.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anone4871ec80908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_cm35p.h	/^        uint32_t RSERVED1[16U];$/;"	m	struct:__anon756d223a0908	typeref:typename:uint32_t[16U]
RSERVED1	Drivers/CMSIS/Include/core_sc000.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon2d8340580908	typeref:typename:uint32_t[31U]
RTC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC /;"	d
RTCClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t RTCClockSelection;      \/*!< Specifies RTC clock source.$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
RTCEN_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTCEN_BITNUMBER /;"	d
RTCEN_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTCEN_BitNumber /;"	d
RTCRST_BITNUMBER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTCRST_BITNUMBER /;"	d
RTC_ALARMSUBSECONDMASK_None	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_ALARMSUBSECONDMASK_None /;"	d
RTC_ALL_TAMPER_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_ALL_TAMPER_INTERRUPT /;"	d
RTC_ALRMAR_DT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DT /;"	d
RTC_ALRMAR_DT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DT_0 /;"	d
RTC_ALRMAR_DT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DT_1 /;"	d
RTC_ALRMAR_DT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DT_Msk /;"	d
RTC_ALRMAR_DT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DT_Pos /;"	d
RTC_ALRMAR_DU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU /;"	d
RTC_ALRMAR_DU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_0 /;"	d
RTC_ALRMAR_DU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_1 /;"	d
RTC_ALRMAR_DU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_2 /;"	d
RTC_ALRMAR_DU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_3 /;"	d
RTC_ALRMAR_DU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_Msk /;"	d
RTC_ALRMAR_DU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_DU_Pos /;"	d
RTC_ALRMAR_HT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HT /;"	d
RTC_ALRMAR_HT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HT_0 /;"	d
RTC_ALRMAR_HT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HT_1 /;"	d
RTC_ALRMAR_HT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HT_Msk /;"	d
RTC_ALRMAR_HT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HT_Pos /;"	d
RTC_ALRMAR_HU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU /;"	d
RTC_ALRMAR_HU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_0 /;"	d
RTC_ALRMAR_HU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_1 /;"	d
RTC_ALRMAR_HU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_2 /;"	d
RTC_ALRMAR_HU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_3 /;"	d
RTC_ALRMAR_HU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_Msk /;"	d
RTC_ALRMAR_HU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_HU_Pos /;"	d
RTC_ALRMAR_MNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT /;"	d
RTC_ALRMAR_MNT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT_0 /;"	d
RTC_ALRMAR_MNT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT_1 /;"	d
RTC_ALRMAR_MNT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT_2 /;"	d
RTC_ALRMAR_MNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT_Msk /;"	d
RTC_ALRMAR_MNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNT_Pos /;"	d
RTC_ALRMAR_MNU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU /;"	d
RTC_ALRMAR_MNU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_0 /;"	d
RTC_ALRMAR_MNU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_1 /;"	d
RTC_ALRMAR_MNU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_2 /;"	d
RTC_ALRMAR_MNU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_3 /;"	d
RTC_ALRMAR_MNU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_Msk /;"	d
RTC_ALRMAR_MNU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MNU_Pos /;"	d
RTC_ALRMAR_MSK1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK1 /;"	d
RTC_ALRMAR_MSK1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK1_Msk /;"	d
RTC_ALRMAR_MSK1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK1_Pos /;"	d
RTC_ALRMAR_MSK2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK2 /;"	d
RTC_ALRMAR_MSK2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK2_Msk /;"	d
RTC_ALRMAR_MSK2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK2_Pos /;"	d
RTC_ALRMAR_MSK3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK3 /;"	d
RTC_ALRMAR_MSK3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK3_Msk /;"	d
RTC_ALRMAR_MSK3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK3_Pos /;"	d
RTC_ALRMAR_MSK4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK4 /;"	d
RTC_ALRMAR_MSK4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK4_Msk /;"	d
RTC_ALRMAR_MSK4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_MSK4_Pos /;"	d
RTC_ALRMAR_PM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_PM /;"	d
RTC_ALRMAR_PM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_PM_Msk /;"	d
RTC_ALRMAR_PM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_PM_Pos /;"	d
RTC_ALRMAR_ST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST /;"	d
RTC_ALRMAR_ST_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST_0 /;"	d
RTC_ALRMAR_ST_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST_1 /;"	d
RTC_ALRMAR_ST_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST_2 /;"	d
RTC_ALRMAR_ST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST_Msk /;"	d
RTC_ALRMAR_ST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_ST_Pos /;"	d
RTC_ALRMAR_SU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU /;"	d
RTC_ALRMAR_SU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_0 /;"	d
RTC_ALRMAR_SU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_1 /;"	d
RTC_ALRMAR_SU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_2 /;"	d
RTC_ALRMAR_SU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_3 /;"	d
RTC_ALRMAR_SU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_Msk /;"	d
RTC_ALRMAR_SU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_SU_Pos /;"	d
RTC_ALRMAR_WDSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_WDSEL /;"	d
RTC_ALRMAR_WDSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_WDSEL_Msk /;"	d
RTC_ALRMAR_WDSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMAR_WDSEL_Pos /;"	d
RTC_ALRMASSR_MASKSS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS /;"	d
RTC_ALRMASSR_MASKSS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_0 /;"	d
RTC_ALRMASSR_MASKSS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_1 /;"	d
RTC_ALRMASSR_MASKSS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_2 /;"	d
RTC_ALRMASSR_MASKSS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_3 /;"	d
RTC_ALRMASSR_MASKSS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_Msk /;"	d
RTC_ALRMASSR_MASKSS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_MASKSS_Pos /;"	d
RTC_ALRMASSR_SS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_SS /;"	d
RTC_ALRMASSR_SS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_SS_Msk /;"	d
RTC_ALRMASSR_SS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMASSR_SS_Pos /;"	d
RTC_ALRMBR_DT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DT /;"	d
RTC_ALRMBR_DT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DT_0 /;"	d
RTC_ALRMBR_DT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DT_1 /;"	d
RTC_ALRMBR_DT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DT_Msk /;"	d
RTC_ALRMBR_DT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DT_Pos /;"	d
RTC_ALRMBR_DU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU /;"	d
RTC_ALRMBR_DU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_0 /;"	d
RTC_ALRMBR_DU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_1 /;"	d
RTC_ALRMBR_DU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_2 /;"	d
RTC_ALRMBR_DU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_3 /;"	d
RTC_ALRMBR_DU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_Msk /;"	d
RTC_ALRMBR_DU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_DU_Pos /;"	d
RTC_ALRMBR_HT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HT /;"	d
RTC_ALRMBR_HT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HT_0 /;"	d
RTC_ALRMBR_HT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HT_1 /;"	d
RTC_ALRMBR_HT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HT_Msk /;"	d
RTC_ALRMBR_HT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HT_Pos /;"	d
RTC_ALRMBR_HU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU /;"	d
RTC_ALRMBR_HU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_0 /;"	d
RTC_ALRMBR_HU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_1 /;"	d
RTC_ALRMBR_HU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_2 /;"	d
RTC_ALRMBR_HU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_3 /;"	d
RTC_ALRMBR_HU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_Msk /;"	d
RTC_ALRMBR_HU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_HU_Pos /;"	d
RTC_ALRMBR_MNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT /;"	d
RTC_ALRMBR_MNT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT_0 /;"	d
RTC_ALRMBR_MNT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT_1 /;"	d
RTC_ALRMBR_MNT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT_2 /;"	d
RTC_ALRMBR_MNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT_Msk /;"	d
RTC_ALRMBR_MNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNT_Pos /;"	d
RTC_ALRMBR_MNU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU /;"	d
RTC_ALRMBR_MNU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_0 /;"	d
RTC_ALRMBR_MNU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_1 /;"	d
RTC_ALRMBR_MNU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_2 /;"	d
RTC_ALRMBR_MNU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_3 /;"	d
RTC_ALRMBR_MNU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_Msk /;"	d
RTC_ALRMBR_MNU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MNU_Pos /;"	d
RTC_ALRMBR_MSK1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK1 /;"	d
RTC_ALRMBR_MSK1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK1_Msk /;"	d
RTC_ALRMBR_MSK1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK1_Pos /;"	d
RTC_ALRMBR_MSK2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK2 /;"	d
RTC_ALRMBR_MSK2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK2_Msk /;"	d
RTC_ALRMBR_MSK2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK2_Pos /;"	d
RTC_ALRMBR_MSK3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK3 /;"	d
RTC_ALRMBR_MSK3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK3_Msk /;"	d
RTC_ALRMBR_MSK3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK3_Pos /;"	d
RTC_ALRMBR_MSK4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK4 /;"	d
RTC_ALRMBR_MSK4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK4_Msk /;"	d
RTC_ALRMBR_MSK4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_MSK4_Pos /;"	d
RTC_ALRMBR_PM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_PM /;"	d
RTC_ALRMBR_PM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_PM_Msk /;"	d
RTC_ALRMBR_PM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_PM_Pos /;"	d
RTC_ALRMBR_ST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST /;"	d
RTC_ALRMBR_ST_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST_0 /;"	d
RTC_ALRMBR_ST_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST_1 /;"	d
RTC_ALRMBR_ST_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST_2 /;"	d
RTC_ALRMBR_ST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST_Msk /;"	d
RTC_ALRMBR_ST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_ST_Pos /;"	d
RTC_ALRMBR_SU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU /;"	d
RTC_ALRMBR_SU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_0 /;"	d
RTC_ALRMBR_SU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_1 /;"	d
RTC_ALRMBR_SU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_2 /;"	d
RTC_ALRMBR_SU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_3 /;"	d
RTC_ALRMBR_SU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_Msk /;"	d
RTC_ALRMBR_SU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_SU_Pos /;"	d
RTC_ALRMBR_WDSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_WDSEL /;"	d
RTC_ALRMBR_WDSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_WDSEL_Msk /;"	d
RTC_ALRMBR_WDSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBR_WDSEL_Pos /;"	d
RTC_ALRMBSSR_MASKSS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS /;"	d
RTC_ALRMBSSR_MASKSS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_0 /;"	d
RTC_ALRMBSSR_MASKSS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_1 /;"	d
RTC_ALRMBSSR_MASKSS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_2 /;"	d
RTC_ALRMBSSR_MASKSS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_3 /;"	d
RTC_ALRMBSSR_MASKSS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_Msk /;"	d
RTC_ALRMBSSR_MASKSS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_MASKSS_Pos /;"	d
RTC_ALRMBSSR_SS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_SS /;"	d
RTC_ALRMBSSR_SS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_SS_Msk /;"	d
RTC_ALRMBSSR_SS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ALRMBSSR_SS_Pos /;"	d
RTC_BACKUP_SUPPORT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_BACKUP_SUPPORT$/;"	d
RTC_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_BASE /;"	d
RTC_CALR_CALM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM /;"	d
RTC_CALR_CALM_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_0 /;"	d
RTC_CALR_CALM_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_1 /;"	d
RTC_CALR_CALM_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_2 /;"	d
RTC_CALR_CALM_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_3 /;"	d
RTC_CALR_CALM_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_4 /;"	d
RTC_CALR_CALM_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_5 /;"	d
RTC_CALR_CALM_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_6 /;"	d
RTC_CALR_CALM_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_7 /;"	d
RTC_CALR_CALM_8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_8 /;"	d
RTC_CALR_CALM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_Msk /;"	d
RTC_CALR_CALM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALM_Pos /;"	d
RTC_CALR_CALP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALP /;"	d
RTC_CALR_CALP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALP_Msk /;"	d
RTC_CALR_CALP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALP_Pos /;"	d
RTC_CALR_CALW16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW16 /;"	d
RTC_CALR_CALW16_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW16_Msk /;"	d
RTC_CALR_CALW16_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW16_Pos /;"	d
RTC_CALR_CALW8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW8 /;"	d
RTC_CALR_CALW8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW8_Msk /;"	d
RTC_CALR_CALW8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CALR_CALW8_Pos /;"	d
RTC_CR_ADD1H	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ADD1H /;"	d
RTC_CR_ADD1H_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ADD1H_Msk /;"	d
RTC_CR_ADD1H_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ADD1H_Pos /;"	d
RTC_CR_ALRAE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAE /;"	d
RTC_CR_ALRAE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAE_Msk /;"	d
RTC_CR_ALRAE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAE_Pos /;"	d
RTC_CR_ALRAIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAIE /;"	d
RTC_CR_ALRAIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAIE_Msk /;"	d
RTC_CR_ALRAIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRAIE_Pos /;"	d
RTC_CR_ALRBE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBE /;"	d
RTC_CR_ALRBE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBE_Msk /;"	d
RTC_CR_ALRBE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBE_Pos /;"	d
RTC_CR_ALRBIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBIE /;"	d
RTC_CR_ALRBIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBIE_Msk /;"	d
RTC_CR_ALRBIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ALRBIE_Pos /;"	d
RTC_CR_BKP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BKP /;"	d
RTC_CR_BKP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BKP_Msk /;"	d
RTC_CR_BKP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BKP_Pos /;"	d
RTC_CR_BYPSHAD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BYPSHAD /;"	d
RTC_CR_BYPSHAD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BYPSHAD_Msk /;"	d
RTC_CR_BYPSHAD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_BYPSHAD_Pos /;"	d
RTC_CR_COE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COE /;"	d
RTC_CR_COE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COE_Msk /;"	d
RTC_CR_COE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COE_Pos /;"	d
RTC_CR_COSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COSEL /;"	d
RTC_CR_COSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COSEL_Msk /;"	d
RTC_CR_COSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_COSEL_Pos /;"	d
RTC_CR_FMT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_FMT /;"	d
RTC_CR_FMT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_FMT_Msk /;"	d
RTC_CR_FMT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_FMT_Pos /;"	d
RTC_CR_ITSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ITSE /;"	d
RTC_CR_ITSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ITSE_Msk /;"	d
RTC_CR_ITSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_ITSE_Pos /;"	d
RTC_CR_OSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OSEL /;"	d
RTC_CR_OSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OSEL_0 /;"	d
RTC_CR_OSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OSEL_1 /;"	d
RTC_CR_OSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OSEL_Msk /;"	d
RTC_CR_OSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OSEL_Pos /;"	d
RTC_CR_OUT2EN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OUT2EN /;"	d
RTC_CR_OUT2EN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OUT2EN_Msk /;"	d
RTC_CR_OUT2EN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_OUT2EN_Pos /;"	d
RTC_CR_POL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_POL /;"	d
RTC_CR_POL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_POL_Msk /;"	d
RTC_CR_POL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_POL_Pos /;"	d
RTC_CR_REFCKON	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_REFCKON /;"	d
RTC_CR_REFCKON_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_REFCKON_Msk /;"	d
RTC_CR_REFCKON_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_REFCKON_Pos /;"	d
RTC_CR_SUB1H	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_SUB1H /;"	d
RTC_CR_SUB1H_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_SUB1H_Msk /;"	d
RTC_CR_SUB1H_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_SUB1H_Pos /;"	d
RTC_CR_TAMPALRM_PU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_PU /;"	d
RTC_CR_TAMPALRM_PU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_PU_Msk /;"	d
RTC_CR_TAMPALRM_PU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_PU_Pos /;"	d
RTC_CR_TAMPALRM_TYPE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_TYPE /;"	d
RTC_CR_TAMPALRM_TYPE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_TYPE_Msk /;"	d
RTC_CR_TAMPALRM_TYPE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPALRM_TYPE_Pos /;"	d
RTC_CR_TAMPOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPOE /;"	d
RTC_CR_TAMPOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPOE_Msk /;"	d
RTC_CR_TAMPOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPOE_Pos /;"	d
RTC_CR_TAMPTS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPTS /;"	d
RTC_CR_TAMPTS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPTS_Msk /;"	d
RTC_CR_TAMPTS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TAMPTS_Pos /;"	d
RTC_CR_TSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSE /;"	d
RTC_CR_TSEDGE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSEDGE /;"	d
RTC_CR_TSEDGE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSEDGE_Msk /;"	d
RTC_CR_TSEDGE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSEDGE_Pos /;"	d
RTC_CR_TSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSE_Msk /;"	d
RTC_CR_TSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSE_Pos /;"	d
RTC_CR_TSIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSIE /;"	d
RTC_CR_TSIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSIE_Msk /;"	d
RTC_CR_TSIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_TSIE_Pos /;"	d
RTC_CR_WUCKSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL /;"	d
RTC_CR_WUCKSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL_0 /;"	d
RTC_CR_WUCKSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL_1 /;"	d
RTC_CR_WUCKSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL_2 /;"	d
RTC_CR_WUCKSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL_Msk /;"	d
RTC_CR_WUCKSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUCKSEL_Pos /;"	d
RTC_CR_WUTE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTE /;"	d
RTC_CR_WUTE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTE_Msk /;"	d
RTC_CR_WUTE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTE_Pos /;"	d
RTC_CR_WUTIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTIE /;"	d
RTC_CR_WUTIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTIE_Msk /;"	d
RTC_CR_WUTIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_CR_WUTIE_Pos /;"	d
RTC_DR_DT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DT /;"	d
RTC_DR_DT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DT_0 /;"	d
RTC_DR_DT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DT_1 /;"	d
RTC_DR_DT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DT_Msk /;"	d
RTC_DR_DT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DT_Pos /;"	d
RTC_DR_DU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU /;"	d
RTC_DR_DU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_0 /;"	d
RTC_DR_DU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_1 /;"	d
RTC_DR_DU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_2 /;"	d
RTC_DR_DU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_3 /;"	d
RTC_DR_DU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_Msk /;"	d
RTC_DR_DU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_DU_Pos /;"	d
RTC_DR_MT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MT /;"	d
RTC_DR_MT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MT_Msk /;"	d
RTC_DR_MT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MT_Pos /;"	d
RTC_DR_MU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU /;"	d
RTC_DR_MU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_0 /;"	d
RTC_DR_MU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_1 /;"	d
RTC_DR_MU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_2 /;"	d
RTC_DR_MU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_3 /;"	d
RTC_DR_MU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_Msk /;"	d
RTC_DR_MU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_MU_Pos /;"	d
RTC_DR_WDU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU /;"	d
RTC_DR_WDU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU_0 /;"	d
RTC_DR_WDU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU_1 /;"	d
RTC_DR_WDU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU_2 /;"	d
RTC_DR_WDU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU_Msk /;"	d
RTC_DR_WDU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_WDU_Pos /;"	d
RTC_DR_YT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT /;"	d
RTC_DR_YT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_0 /;"	d
RTC_DR_YT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_1 /;"	d
RTC_DR_YT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_2 /;"	d
RTC_DR_YT_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_3 /;"	d
RTC_DR_YT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_Msk /;"	d
RTC_DR_YT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YT_Pos /;"	d
RTC_DR_YU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU /;"	d
RTC_DR_YU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_0 /;"	d
RTC_DR_YU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_1 /;"	d
RTC_DR_YU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_2 /;"	d
RTC_DR_YU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_3 /;"	d
RTC_DR_YU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_Msk /;"	d
RTC_DR_YU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_DR_YU_Pos /;"	d
RTC_ICSR_ALRAWF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRAWF /;"	d
RTC_ICSR_ALRAWF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRAWF_Msk /;"	d
RTC_ICSR_ALRAWF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRAWF_Pos /;"	d
RTC_ICSR_ALRBWF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRBWF /;"	d
RTC_ICSR_ALRBWF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRBWF_Msk /;"	d
RTC_ICSR_ALRBWF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_ALRBWF_Pos /;"	d
RTC_ICSR_INIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INIT /;"	d
RTC_ICSR_INITF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITF /;"	d
RTC_ICSR_INITF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITF_Msk /;"	d
RTC_ICSR_INITF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITF_Pos /;"	d
RTC_ICSR_INITS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITS /;"	d
RTC_ICSR_INITS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITS_Msk /;"	d
RTC_ICSR_INITS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INITS_Pos /;"	d
RTC_ICSR_INIT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INIT_Msk /;"	d
RTC_ICSR_INIT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_INIT_Pos /;"	d
RTC_ICSR_RECALPF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RECALPF /;"	d
RTC_ICSR_RECALPF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RECALPF_Msk /;"	d
RTC_ICSR_RECALPF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RECALPF_Pos /;"	d
RTC_ICSR_RSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RSF /;"	d
RTC_ICSR_RSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RSF_Msk /;"	d
RTC_ICSR_RSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_RSF_Pos /;"	d
RTC_ICSR_SHPF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_SHPF /;"	d
RTC_ICSR_SHPF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_SHPF_Msk /;"	d
RTC_ICSR_SHPF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_SHPF_Pos /;"	d
RTC_ICSR_WUTWF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_WUTWF /;"	d
RTC_ICSR_WUTWF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_WUTWF_Msk /;"	d
RTC_ICSR_WUTWF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_ICSR_WUTWF_Pos /;"	d
RTC_MASKTAMPERFLAG_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_MASKTAMPERFLAG_DISABLED /;"	d
RTC_MASKTAMPERFLAG_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_MASKTAMPERFLAG_ENABLED /;"	d
RTC_MISR_ALRAMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRAMF /;"	d
RTC_MISR_ALRAMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRAMF_Msk /;"	d
RTC_MISR_ALRAMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRAMF_Pos /;"	d
RTC_MISR_ALRBMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRBMF /;"	d
RTC_MISR_ALRBMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRBMF_Msk /;"	d
RTC_MISR_ALRBMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ALRBMF_Pos /;"	d
RTC_MISR_ITSMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ITSMF /;"	d
RTC_MISR_ITSMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ITSMF_Msk /;"	d
RTC_MISR_ITSMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_ITSMF_Pos /;"	d
RTC_MISR_TSMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSMF /;"	d
RTC_MISR_TSMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSMF_Msk /;"	d
RTC_MISR_TSMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSMF_Pos /;"	d
RTC_MISR_TSOVMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSOVMF /;"	d
RTC_MISR_TSOVMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSOVMF_Msk /;"	d
RTC_MISR_TSOVMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_TSOVMF_Pos /;"	d
RTC_MISR_WUTMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_WUTMF /;"	d
RTC_MISR_WUTMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_WUTMF_Msk /;"	d
RTC_MISR_WUTMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_MISR_WUTMF_Pos /;"	d
RTC_OUTPUT_REMAP_PB14	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_OUTPUT_REMAP_PB14 /;"	d
RTC_OUTPUT_REMAP_PB2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_OUTPUT_REMAP_PB2 /;"	d
RTC_OUTPUT_REMAP_PC13	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_OUTPUT_REMAP_PC13 /;"	d
RTC_PRER_PREDIV_A	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_A /;"	d
RTC_PRER_PREDIV_A_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_A_Msk /;"	d
RTC_PRER_PREDIV_A_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_A_Pos /;"	d
RTC_PRER_PREDIV_S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_S /;"	d
RTC_PRER_PREDIV_S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_S_Msk /;"	d
RTC_PRER_PREDIV_S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_PRER_PREDIV_S_Pos /;"	d
RTC_SCR_CALRAF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRAF /;"	d
RTC_SCR_CALRAF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRAF_Msk /;"	d
RTC_SCR_CALRAF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRAF_Pos /;"	d
RTC_SCR_CALRBF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRBF /;"	d
RTC_SCR_CALRBF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRBF_Msk /;"	d
RTC_SCR_CALRBF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CALRBF_Pos /;"	d
RTC_SCR_CITSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CITSF /;"	d
RTC_SCR_CITSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CITSF_Msk /;"	d
RTC_SCR_CITSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CITSF_Pos /;"	d
RTC_SCR_CTSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSF /;"	d
RTC_SCR_CTSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSF_Msk /;"	d
RTC_SCR_CTSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSF_Pos /;"	d
RTC_SCR_CTSOVF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSOVF /;"	d
RTC_SCR_CTSOVF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSOVF_Msk /;"	d
RTC_SCR_CTSOVF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CTSOVF_Pos /;"	d
RTC_SCR_CWUTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CWUTF /;"	d
RTC_SCR_CWUTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CWUTF_Msk /;"	d
RTC_SCR_CWUTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SCR_CWUTF_Pos /;"	d
RTC_SHIFTR_ADD1S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_ADD1S /;"	d
RTC_SHIFTR_ADD1S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_ADD1S_Msk /;"	d
RTC_SHIFTR_ADD1S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_ADD1S_Pos /;"	d
RTC_SHIFTR_SUBFS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_SUBFS /;"	d
RTC_SHIFTR_SUBFS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_SUBFS_Msk /;"	d
RTC_SHIFTR_SUBFS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SHIFTR_SUBFS_Pos /;"	d
RTC_SR_ALRAF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRAF /;"	d
RTC_SR_ALRAF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRAF_Msk /;"	d
RTC_SR_ALRAF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRAF_Pos /;"	d
RTC_SR_ALRBF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRBF /;"	d
RTC_SR_ALRBF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRBF_Msk /;"	d
RTC_SR_ALRBF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ALRBF_Pos /;"	d
RTC_SR_ITSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ITSF /;"	d
RTC_SR_ITSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ITSF_Msk /;"	d
RTC_SR_ITSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_ITSF_Pos /;"	d
RTC_SR_TSF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSF /;"	d
RTC_SR_TSF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSF_Msk /;"	d
RTC_SR_TSF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSF_Pos /;"	d
RTC_SR_TSOVF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSOVF /;"	d
RTC_SR_TSOVF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSOVF_Msk /;"	d
RTC_SR_TSOVF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_TSOVF_Pos /;"	d
RTC_SR_WUTF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_WUTF /;"	d
RTC_SR_WUTF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_WUTF_Msk /;"	d
RTC_SR_WUTF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SR_WUTF_Pos /;"	d
RTC_SSR_SS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SSR_SS /;"	d
RTC_SSR_SS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SSR_SS_Msk /;"	d
RTC_SSR_SS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_SSR_SS_Pos /;"	d
RTC_TAMPCR_TAMPXE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPCR_TAMPXE /;"	d
RTC_TAMPCR_TAMPXIE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPCR_TAMPXIE /;"	d
RTC_TAMPER1_2_3_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPER1_2_3_INTERRUPT /;"	d
RTC_TAMPER1_2_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPER1_2_INTERRUPT /;"	d
RTC_TAMPER1_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPER1_INTERRUPT /;"	d
RTC_TAMPER2_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPER2_INTERRUPT /;"	d
RTC_TAMPER3_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPER3_INTERRUPT /;"	d
RTC_TAMPERERASEBACKUP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERERASEBACKUP_DISABLED /;"	d
RTC_TAMPERERASEBACKUP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERERASEBACKUP_ENABLED /;"	d
RTC_TAMPERMASK_FLAG_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERMASK_FLAG_DISABLED /;"	d
RTC_TAMPERMASK_FLAG_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERMASK_FLAG_ENABLED /;"	d
RTC_TAMPERPIN_PA0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERPIN_PA0 /;"	d
RTC_TAMPERPIN_PC13	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERPIN_PC13 /;"	d
RTC_TAMPERPIN_PI8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TAMPERPIN_PI8 /;"	d
RTC_TAMP_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  RTC_TAMP_IRQn               = 2,      \/*!< RTC interrupt through the EXTI line 19 & 21       /;"	e	enum:__anon90f9dfd50103
RTC_TIMESTAMPPIN_PA0	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TIMESTAMPPIN_PA0 /;"	d
RTC_TIMESTAMPPIN_PC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TIMESTAMPPIN_PC1 /;"	d
RTC_TIMESTAMPPIN_PC13	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TIMESTAMPPIN_PC13 /;"	d
RTC_TIMESTAMPPIN_PI8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define RTC_TIMESTAMPPIN_PI8 /;"	d
RTC_TR_HT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HT /;"	d
RTC_TR_HT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HT_0 /;"	d
RTC_TR_HT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HT_1 /;"	d
RTC_TR_HT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HT_Msk /;"	d
RTC_TR_HT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HT_Pos /;"	d
RTC_TR_HU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU /;"	d
RTC_TR_HU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_0 /;"	d
RTC_TR_HU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_1 /;"	d
RTC_TR_HU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_2 /;"	d
RTC_TR_HU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_3 /;"	d
RTC_TR_HU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_Msk /;"	d
RTC_TR_HU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_HU_Pos /;"	d
RTC_TR_MNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT /;"	d
RTC_TR_MNT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT_0 /;"	d
RTC_TR_MNT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT_1 /;"	d
RTC_TR_MNT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT_2 /;"	d
RTC_TR_MNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT_Msk /;"	d
RTC_TR_MNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNT_Pos /;"	d
RTC_TR_MNU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU /;"	d
RTC_TR_MNU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_0 /;"	d
RTC_TR_MNU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_1 /;"	d
RTC_TR_MNU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_2 /;"	d
RTC_TR_MNU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_3 /;"	d
RTC_TR_MNU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_Msk /;"	d
RTC_TR_MNU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_MNU_Pos /;"	d
RTC_TR_PM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_PM /;"	d
RTC_TR_PM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_PM_Msk /;"	d
RTC_TR_PM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_PM_Pos /;"	d
RTC_TR_ST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST /;"	d
RTC_TR_ST_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST_0 /;"	d
RTC_TR_ST_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST_1 /;"	d
RTC_TR_ST_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST_2 /;"	d
RTC_TR_ST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST_Msk /;"	d
RTC_TR_ST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_ST_Pos /;"	d
RTC_TR_SU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU /;"	d
RTC_TR_SU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_0 /;"	d
RTC_TR_SU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_1 /;"	d
RTC_TR_SU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_2 /;"	d
RTC_TR_SU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_3 /;"	d
RTC_TR_SU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_Msk /;"	d
RTC_TR_SU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TR_SU_Pos /;"	d
RTC_TSDR_DT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DT /;"	d
RTC_TSDR_DT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DT_0 /;"	d
RTC_TSDR_DT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DT_1 /;"	d
RTC_TSDR_DT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DT_Msk /;"	d
RTC_TSDR_DT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DT_Pos /;"	d
RTC_TSDR_DU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU /;"	d
RTC_TSDR_DU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_0 /;"	d
RTC_TSDR_DU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_1 /;"	d
RTC_TSDR_DU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_2 /;"	d
RTC_TSDR_DU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_3 /;"	d
RTC_TSDR_DU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_Msk /;"	d
RTC_TSDR_DU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_DU_Pos /;"	d
RTC_TSDR_MT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MT /;"	d
RTC_TSDR_MT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MT_Msk /;"	d
RTC_TSDR_MT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MT_Pos /;"	d
RTC_TSDR_MU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU /;"	d
RTC_TSDR_MU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_0 /;"	d
RTC_TSDR_MU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_1 /;"	d
RTC_TSDR_MU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_2 /;"	d
RTC_TSDR_MU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_3 /;"	d
RTC_TSDR_MU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_Msk /;"	d
RTC_TSDR_MU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_MU_Pos /;"	d
RTC_TSDR_WDU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU /;"	d
RTC_TSDR_WDU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU_0 /;"	d
RTC_TSDR_WDU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU_1 /;"	d
RTC_TSDR_WDU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU_2 /;"	d
RTC_TSDR_WDU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU_Msk /;"	d
RTC_TSDR_WDU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSDR_WDU_Pos /;"	d
RTC_TSSSR_SS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSSSR_SS /;"	d
RTC_TSSSR_SS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSSSR_SS_Msk /;"	d
RTC_TSSSR_SS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSSSR_SS_Pos /;"	d
RTC_TSTR_HT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HT /;"	d
RTC_TSTR_HT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HT_0 /;"	d
RTC_TSTR_HT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HT_1 /;"	d
RTC_TSTR_HT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HT_Msk /;"	d
RTC_TSTR_HT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HT_Pos /;"	d
RTC_TSTR_HU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU /;"	d
RTC_TSTR_HU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_0 /;"	d
RTC_TSTR_HU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_1 /;"	d
RTC_TSTR_HU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_2 /;"	d
RTC_TSTR_HU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_3 /;"	d
RTC_TSTR_HU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_Msk /;"	d
RTC_TSTR_HU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_HU_Pos /;"	d
RTC_TSTR_MNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT /;"	d
RTC_TSTR_MNT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT_0 /;"	d
RTC_TSTR_MNT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT_1 /;"	d
RTC_TSTR_MNT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT_2 /;"	d
RTC_TSTR_MNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT_Msk /;"	d
RTC_TSTR_MNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNT_Pos /;"	d
RTC_TSTR_MNU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU /;"	d
RTC_TSTR_MNU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_0 /;"	d
RTC_TSTR_MNU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_1 /;"	d
RTC_TSTR_MNU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_2 /;"	d
RTC_TSTR_MNU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_3 /;"	d
RTC_TSTR_MNU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_Msk /;"	d
RTC_TSTR_MNU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_MNU_Pos /;"	d
RTC_TSTR_PM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_PM /;"	d
RTC_TSTR_PM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_PM_Msk /;"	d
RTC_TSTR_PM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_PM_Pos /;"	d
RTC_TSTR_ST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST /;"	d
RTC_TSTR_ST_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST_0 /;"	d
RTC_TSTR_ST_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST_1 /;"	d
RTC_TSTR_ST_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST_2 /;"	d
RTC_TSTR_ST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST_Msk /;"	d
RTC_TSTR_ST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_ST_Pos /;"	d
RTC_TSTR_SU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU /;"	d
RTC_TSTR_SU_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_0 /;"	d
RTC_TSTR_SU_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_1 /;"	d
RTC_TSTR_SU_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_2 /;"	d
RTC_TSTR_SU_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_3 /;"	d
RTC_TSTR_SU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_Msk /;"	d
RTC_TSTR_SU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_TSTR_SU_Pos /;"	d
RTC_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51308
RTC_WAKEUP_SUPPORT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WAKEUP_SUPPORT$/;"	d
RTC_WPR_KEY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WPR_KEY /;"	d
RTC_WPR_KEY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WPR_KEY_Msk /;"	d
RTC_WPR_KEY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WPR_KEY_Pos /;"	d
RTC_WUTR_WUT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WUTR_WUT /;"	d
RTC_WUTR_WUT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WUTR_WUT_Msk /;"	d
RTC_WUTR_WUT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define RTC_WUTR_WUT_Pos /;"	d
RTOR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RTOR;        \/*!< USART Receiver Time Out register,         Address offset: 0x1/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
RTSR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RTSR1;          \/*!< EXTI Rising Trigger Selection Register 1,        Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
RXCRCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RXCRCR;   \/*!< SPI Rx CRC register (not used in I2S mode),          Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
RXDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t RXDR;        \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
RX_FIFO_DEPTH	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^#define RX_FIFO_DEPTH /;"	d	file:
Rank	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Rank;                   \/*!< Add or remove the channel from ADC regular group sequen/;"	m	struct:__anon8c95057b0308	typeref:typename:uint32_t
Ratio	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Ratio;                         \/*!< Configures the oversampling ratio.$/;"	m	struct:__anon8c95057b0108	typeref:typename:uint32_t
ReceptionType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO HAL_UART_RxTypeTypeDef ReceptionType;         \/*!< Type of ongoing reception          *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO HAL_UART_RxTypeTypeDef
ReloadValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t ReloadValue;           \/*!< Specifies the value loaded in the Counter reload value.$/;"	m	struct:__anon2a524e270308	typeref:typename:uint32_t
ReloadValue	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t ReloadValue;           \/*!< Specifies the value to be loaded in the frequency error /;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
RepetitionCounter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR d/;"	m	struct:__anon8defbf7d0108	typeref:typename:uint32_t
Request	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  uint32_t Request;               \/*!< Specifies the request selected for the specified channel/;"	m	struct:__anon8cd035e50108	typeref:typename:uint32_t
RequestNumber	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t RequestNumber;       \/*!< Specifies the number of DMA request that will be authorize/;"	m	struct:__anon3bd4b8210108	typeref:typename:uint32_t
RequestNumber	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t RequestNumber;       \/*!< Specifies the number of DMA request that will be generated/;"	m	struct:__anon3bd4b8210208	typeref:typename:uint32_t
Resolution	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t Resolution;            \/*!< Configure the ADC resolution.$/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
Resolution	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t Resolution;                  \/*!< Set ADC resolution.$/;"	m	struct:__anon9849d99e0208	typeref:typename:uint32_t
RightBitShift	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t RightBitShift;                 \/*!< Configures the division coefficient for the Over/;"	m	struct:__anon8c95057b0108	typeref:typename:uint32_t
RisingCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  void (* RisingCallback)(void);    \/*!<  Exti rising callback *\/$/;"	m	struct:__anon29fe87cd0208	typeref:typename:void (*)(void)
RngClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t RngClockSelection;      \/*!< Specifies RNG clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
RxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* RxCpltCallback)(struct __SPI_HandleTypeDef *hspi);             \/*!< SPI Rx Completed /;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
RxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* RxCpltCallback)(struct __UART_HandleTypeDef *huart);            \/*!< UART Rx Complete/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
RxEventCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* RxEventCallback)(struct __UART_HandleTypeDef *huart, uint16_t Pos); \/*!< UART Recepti/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart,uint16_t Pos)
RxFifoFullCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* RxFifoFullCallback)(struct __UART_HandleTypeDef *huart);        \/*!< UART Rx Fifo Ful/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
RxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* RxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);         \/*!< SPI Rx Half Compl/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
RxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* RxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        \/*!< UART Rx Half Com/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
RxISR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (*RxISR)(struct __SPI_HandleTypeDef *hspi);   \/*!< function pointer on Rx ISR       *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
RxISR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (*RxISR)(struct __UART_HandleTypeDef *huart); \/*!< Function pointer on Rx IRQ handler *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
RxPinLevelInvert	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t RxPinLevelInvert;      \/*!< Specifies whether the RX pin active level is inverted.$/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
RxState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO HAL_UART_StateTypeDef    RxState;             \/*!< UART state information related to Rx /;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO HAL_UART_StateTypeDef
RxXferCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  __IO uint16_t              RxXferCount;    \/*!< SPI Rx Transfer Counter                  *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:__IO uint16_t
RxXferCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO uint16_t            RxXferCount;              \/*!< UART Rx Transfer Counter           *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO uint16_t
RxXferSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint16_t                   RxXferSize;     \/*!< SPI Rx Transfer size                     *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:uint16_t
RxXferSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint16_t                 RxXferSize;               \/*!< UART Rx Transfer size              *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint16_t
SAI_FIFOStatus_1QuarterFull	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_1QuarterFull /;"	d
SAI_FIFOStatus_3QuartersFull	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_3QuartersFull /;"	d
SAI_FIFOStatus_Empty	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Empty /;"	d
SAI_FIFOStatus_Full	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Full /;"	d
SAI_FIFOStatus_HalfFull	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_HalfFull /;"	d
SAI_FIFOStatus_Less1QuarterFull	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_FIFOStatus_Less1QuarterFull /;"	d
SAI_MASTERDIVIDER_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_MASTERDIVIDER_DISABLED /;"	d
SAI_MASTERDIVIDER_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_MASTERDIVIDER_ENABLED /;"	d
SAI_OUTPUTDRIVE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_OUTPUTDRIVE_DISABLED /;"	d
SAI_OUTPUTDRIVE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_OUTPUTDRIVE_ENABLED /;"	d
SAI_STREOMODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_STREOMODE /;"	d
SAI_SYNCEXT_IN_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_SYNCEXT_IN_ENABLE /;"	d
SAI_SYNCHRONOUS_EXT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SAI_SYNCHRONOUS_EXT /;"	d
SAU	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define SAU /;"	d
SAU	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define SAU /;"	d
SAU	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define SAU /;"	d
SAU	Drivers/CMSIS/Include/core_cm23.h	/^    #define SAU /;"	d
SAU	Drivers/CMSIS/Include/core_cm33.h	/^    #define SAU /;"	d
SAU	Drivers/CMSIS/Include/core_cm35p.h	/^    #define SAU /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define SAU_BASE /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define SAU_BASE /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define SAU_BASE /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_cm23.h	/^    #define SAU_BASE /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_cm33.h	/^    #define SAU_BASE /;"	d
SAU_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^    #define SAU_BASE /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_CTRL_ALLNS_Msk /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ALLNS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_CTRL_ALLNS_Pos /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_CTRL_ENABLE_Msk /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_CTRL_ENABLE_Pos /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RBAR_BADDR_Msk /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RBAR_BADDR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RBAR_BADDR_Pos /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_ENABLE_Msk /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_ENABLE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_ENABLE_Pos /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_LADDR_Msk /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_LADDR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_LADDR_Pos /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_NSC_Msk /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RLAR_NSC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RLAR_NSC_Pos /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RNR_REGION_Msk /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_RNR_REGION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_RNR_REGION_Pos /;"	d
SAU_SFSR_AUVIOL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_AUVIOL_Msk /;"	d
SAU_SFSR_AUVIOL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_AUVIOL_Msk /;"	d
SAU_SFSR_AUVIOL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_AUVIOL_Msk /;"	d
SAU_SFSR_AUVIOL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_AUVIOL_Msk /;"	d
SAU_SFSR_AUVIOL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_AUVIOL_Pos /;"	d
SAU_SFSR_AUVIOL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_AUVIOL_Pos /;"	d
SAU_SFSR_AUVIOL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_AUVIOL_Pos /;"	d
SAU_SFSR_AUVIOL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_AUVIOL_Pos /;"	d
SAU_SFSR_INVEP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVEP_Msk /;"	d
SAU_SFSR_INVEP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVEP_Msk /;"	d
SAU_SFSR_INVEP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVEP_Msk /;"	d
SAU_SFSR_INVEP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVEP_Msk /;"	d
SAU_SFSR_INVEP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVEP_Pos /;"	d
SAU_SFSR_INVEP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVEP_Pos /;"	d
SAU_SFSR_INVEP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVEP_Pos /;"	d
SAU_SFSR_INVEP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVEP_Pos /;"	d
SAU_SFSR_INVER_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVER_Msk /;"	d
SAU_SFSR_INVER_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVER_Msk /;"	d
SAU_SFSR_INVER_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVER_Msk /;"	d
SAU_SFSR_INVER_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVER_Msk /;"	d
SAU_SFSR_INVER_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVER_Pos /;"	d
SAU_SFSR_INVER_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVER_Pos /;"	d
SAU_SFSR_INVER_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVER_Pos /;"	d
SAU_SFSR_INVER_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVER_Pos /;"	d
SAU_SFSR_INVIS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVIS_Msk /;"	d
SAU_SFSR_INVIS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVIS_Msk /;"	d
SAU_SFSR_INVIS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVIS_Msk /;"	d
SAU_SFSR_INVIS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVIS_Msk /;"	d
SAU_SFSR_INVIS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVIS_Pos /;"	d
SAU_SFSR_INVIS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVIS_Pos /;"	d
SAU_SFSR_INVIS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVIS_Pos /;"	d
SAU_SFSR_INVIS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVIS_Pos /;"	d
SAU_SFSR_INVTRAN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVTRAN_Msk /;"	d
SAU_SFSR_INVTRAN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVTRAN_Msk /;"	d
SAU_SFSR_INVTRAN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVTRAN_Msk /;"	d
SAU_SFSR_INVTRAN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVTRAN_Msk /;"	d
SAU_SFSR_INVTRAN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_INVTRAN_Pos /;"	d
SAU_SFSR_INVTRAN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_INVTRAN_Pos /;"	d
SAU_SFSR_INVTRAN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_INVTRAN_Pos /;"	d
SAU_SFSR_INVTRAN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_INVTRAN_Pos /;"	d
SAU_SFSR_LSERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_LSERR_Msk /;"	d
SAU_SFSR_LSERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_LSERR_Msk /;"	d
SAU_SFSR_LSERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_LSERR_Msk /;"	d
SAU_SFSR_LSERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_LSERR_Msk /;"	d
SAU_SFSR_LSERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_LSERR_Pos /;"	d
SAU_SFSR_LSERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_LSERR_Pos /;"	d
SAU_SFSR_LSERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_LSERR_Pos /;"	d
SAU_SFSR_LSERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_LSERR_Pos /;"	d
SAU_SFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_LSPERR_Msk /;"	d
SAU_SFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_LSPERR_Msk /;"	d
SAU_SFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_LSPERR_Msk /;"	d
SAU_SFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_LSPERR_Msk /;"	d
SAU_SFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_LSPERR_Pos /;"	d
SAU_SFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_LSPERR_Pos /;"	d
SAU_SFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_LSPERR_Pos /;"	d
SAU_SFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_LSPERR_Pos /;"	d
SAU_SFSR_SFARVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_SFARVALID_Msk /;"	d
SAU_SFSR_SFARVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_SFARVALID_Msk /;"	d
SAU_SFSR_SFARVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_SFARVALID_Msk /;"	d
SAU_SFSR_SFARVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_SFARVALID_Msk /;"	d
SAU_SFSR_SFARVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_SFSR_SFARVALID_Pos /;"	d
SAU_SFSR_SFARVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_SFSR_SFARVALID_Pos /;"	d
SAU_SFSR_SFARVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_SFSR_SFARVALID_Pos /;"	d
SAU_SFSR_SFARVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_SFSR_SFARVALID_Pos /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_TYPE_SREGION_Msk /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_TYPE_SREGION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SAU_TYPE_SREGION_Pos /;"	d
SAU_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} SAU_Type;$/;"	t	typeref:struct:__anon6a8602f71408
SAU_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} SAU_Type;$/;"	t	typeref:struct:__anonffb016bb1108
SAU_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} SAU_Type;$/;"	t	typeref:struct:__anonffb61ee61408
SAU_Type	Drivers/CMSIS/Include/core_cm23.h	/^} SAU_Type;$/;"	t	typeref:struct:__anone48692671108
SAU_Type	Drivers/CMSIS/Include/core_cm33.h	/^} SAU_Type;$/;"	t	typeref:struct:__anone4871ec81408
SAU_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} SAU_Type;$/;"	t	typeref:struct:__anon756d223a1408
SCB	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB /;"	d
SCB	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB /;"	d
SCB_ABFSR_AHBP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AHBP_Msk /;"	d
SCB_ABFSR_AHBP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AHBP_Msk /;"	d
SCB_ABFSR_AHBP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AHBP_Pos /;"	d
SCB_ABFSR_AHBP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AHBP_Pos /;"	d
SCB_ABFSR_AXIMTYPE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AXIMTYPE_Msk /;"	d
SCB_ABFSR_AXIMTYPE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AXIMTYPE_Msk /;"	d
SCB_ABFSR_AXIMTYPE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AXIMTYPE_Pos /;"	d
SCB_ABFSR_AXIMTYPE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AXIMTYPE_Pos /;"	d
SCB_ABFSR_AXIM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AXIM_Msk /;"	d
SCB_ABFSR_AXIM_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AXIM_Msk /;"	d
SCB_ABFSR_AXIM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_AXIM_Pos /;"	d
SCB_ABFSR_AXIM_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_AXIM_Pos /;"	d
SCB_ABFSR_DTCM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_DTCM_Msk /;"	d
SCB_ABFSR_DTCM_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_DTCM_Msk /;"	d
SCB_ABFSR_DTCM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_DTCM_Pos /;"	d
SCB_ABFSR_DTCM_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_DTCM_Pos /;"	d
SCB_ABFSR_EPPB_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_EPPB_Msk /;"	d
SCB_ABFSR_EPPB_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_EPPB_Msk /;"	d
SCB_ABFSR_EPPB_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_EPPB_Pos /;"	d
SCB_ABFSR_EPPB_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_EPPB_Pos /;"	d
SCB_ABFSR_ITCM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_ITCM_Msk /;"	d
SCB_ABFSR_ITCM_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_ITCM_Msk /;"	d
SCB_ABFSR_ITCM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ABFSR_ITCM_Pos /;"	d
SCB_ABFSR_ITCM_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ABFSR_ITCM_Pos /;"	d
SCB_AHBPCR_EN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBPCR_EN_Msk /;"	d
SCB_AHBPCR_EN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBPCR_EN_Msk /;"	d
SCB_AHBPCR_EN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBPCR_EN_Pos /;"	d
SCB_AHBPCR_EN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBPCR_EN_Pos /;"	d
SCB_AHBPCR_SZ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBPCR_SZ_Msk /;"	d
SCB_AHBPCR_SZ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBPCR_SZ_Msk /;"	d
SCB_AHBPCR_SZ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBPCR_SZ_Pos /;"	d
SCB_AHBPCR_SZ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBPCR_SZ_Pos /;"	d
SCB_AHBSCR_CTL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_CTL_Msk /;"	d
SCB_AHBSCR_CTL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_CTL_Msk /;"	d
SCB_AHBSCR_CTL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_CTL_Pos /;"	d
SCB_AHBSCR_CTL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_CTL_Pos /;"	d
SCB_AHBSCR_INITCOUNT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_INITCOUNT_Msk /;"	d
SCB_AHBSCR_INITCOUNT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_INITCOUNT_Msk /;"	d
SCB_AHBSCR_INITCOUNT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_INITCOUNT_Pos /;"	d
SCB_AHBSCR_INITCOUNT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_INITCOUNT_Pos /;"	d
SCB_AHBSCR_TPRI_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_TPRI_Msk /;"	d
SCB_AHBSCR_TPRI_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_TPRI_Msk /;"	d
SCB_AHBSCR_TPRI_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AHBSCR_TPRI_Pos /;"	d
SCB_AHBSCR_TPRI_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AHBSCR_TPRI_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_BFHFNMINS_Msk /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_BFHFNMINS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_BFHFNMINS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_ENDIANESS_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_PRIGROUP_Msk /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIGROUP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_PRIGROUP_Pos /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_PRIS_Msk /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_PRIS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_PRIS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_SYSRESETREQS_Msk /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_SYSRESETREQS_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTKEY_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_AIRCR_VECTRESET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTRESET_Msk /;"	d
SCB_AIRCR_VECTRESET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_AIRCR_VECTRESET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_AIRCR_VECTRESET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_AIRCR_VECTRESET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_AIRCR_VECTRESET_Pos /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_BASE /;"	d
SCB_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_BASE /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCB_BASE_NS /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCB_BASE_NS /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCB_BASE_NS /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCB_BASE_NS /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCB_BASE_NS /;"	d
SCB_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCB_BASE_NS /;"	d
SCB_CACR_ECCEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_ECCEN_Msk /;"	d
SCB_CACR_ECCEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_ECCEN_Msk /;"	d
SCB_CACR_ECCEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_ECCEN_Pos /;"	d
SCB_CACR_ECCEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_ECCEN_Pos /;"	d
SCB_CACR_FORCEWT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_FORCEWT_Msk /;"	d
SCB_CACR_FORCEWT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_FORCEWT_Msk /;"	d
SCB_CACR_FORCEWT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_FORCEWT_Pos /;"	d
SCB_CACR_FORCEWT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_FORCEWT_Pos /;"	d
SCB_CACR_SIWT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_SIWT_Msk /;"	d
SCB_CACR_SIWT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_SIWT_Msk /;"	d
SCB_CACR_SIWT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CACR_SIWT_Pos /;"	d
SCB_CACR_SIWT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CACR_SIWT_Pos /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_BFHFNMIGN_Msk /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BFHFNMIGN_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_BFHFNMIGN_Pos /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_BP_Msk /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_BP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_BP_Pos /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_DC_Msk /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_DC_Pos /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_DIV_0_TRP_Msk /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_DIV_0_TRP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_DIV_0_TRP_Pos /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_IC_Msk /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_IC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_IC_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_NONBASETHRDENA_Msk /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_NONBASETHRDENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_NONBASETHRDENA_Pos /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKALIGN_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_STKOFHFNMIGN_Msk /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_STKOFHFNMIGN_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_STKOFHFNMIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_USERSETMPEND_Msk /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCR_USERSETMPEND_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CCR_USERSETMPEND_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Msk /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_ASSOCIATIVITY_Pos /;"	d
SCB_CCSIDR_LINESIZE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_LINESIZE_Msk /;"	d
SCB_CCSIDR_LINESIZE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_LINESIZE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_LINESIZE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_LINESIZE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_LINESIZE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_LINESIZE_Pos /;"	d
SCB_CCSIDR_NUMSETS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_NUMSETS_Msk /;"	d
SCB_CCSIDR_NUMSETS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_NUMSETS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_NUMSETS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_NUMSETS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_NUMSETS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_NUMSETS_Pos /;"	d
SCB_CCSIDR_RA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_RA_Msk /;"	d
SCB_CCSIDR_RA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_RA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_RA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_RA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_RA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_RA_Pos /;"	d
SCB_CCSIDR_WA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WA_Msk /;"	d
SCB_CCSIDR_WA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WA_Pos /;"	d
SCB_CCSIDR_WB_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WB_Msk /;"	d
SCB_CCSIDR_WB_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WB_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WB_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WB_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WB_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WB_Pos /;"	d
SCB_CCSIDR_WT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WT_Msk /;"	d
SCB_CCSIDR_WT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CCSIDR_WT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CCSIDR_WT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CCSIDR_WT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CCSIDR_WT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CCSIDR_WT_Pos /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_BFARVALID_Msk /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BFARVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_BFARVALID_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_BUSFAULTSR_Msk /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_BUSFAULTSR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_BUSFAULTSR_Pos /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_DACCVIOL_Msk /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DACCVIOL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_DACCVIOL_Pos /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_DIVBYZERO_Msk /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_DIVBYZERO_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_DIVBYZERO_Pos /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IACCVIOL_Msk /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IACCVIOL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IACCVIOL_Pos /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IBUSERR_Msk /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IBUSERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IBUSERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IMPRECISERR_Msk /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_IMPRECISERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_IMPRECISERR_Pos /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_INVPC_Msk /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVPC_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_INVPC_Pos /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_INVSTATE_Msk /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_INVSTATE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_INVSTATE_Pos /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_LSPERR_Msk /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_LSPERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_LSPERR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MEMFAULTSR_Msk /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MEMFAULTSR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MEMFAULTSR_Pos /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MLSPERR_Msk /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MLSPERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MLSPERR_Pos /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MMARVALID_Msk /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MMARVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MMARVALID_Pos /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MSTKERR_Msk /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MSTKERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MUNSTKERR_Msk /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_MUNSTKERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_MUNSTKERR_Pos /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_NOCP_Msk /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_NOCP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_NOCP_Pos /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_PRECISERR_Msk /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_PRECISERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_PRECISERR_Pos /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_STKERR_Msk /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_STKERR_Pos /;"	d
SCB_CFSR_STKOF_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_STKOF_Msk /;"	d
SCB_CFSR_STKOF_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_STKOF_Msk /;"	d
SCB_CFSR_STKOF_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_STKOF_Msk /;"	d
SCB_CFSR_STKOF_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_STKOF_Msk /;"	d
SCB_CFSR_STKOF_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_STKOF_Pos /;"	d
SCB_CFSR_STKOF_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_STKOF_Pos /;"	d
SCB_CFSR_STKOF_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_STKOF_Pos /;"	d
SCB_CFSR_STKOF_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_STKOF_Pos /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNALIGNED_Msk /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNALIGNED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNALIGNED_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNDEFINSTR_Msk /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNDEFINSTR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNDEFINSTR_Pos /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNSTKERR_Msk /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_UNSTKERR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_UNSTKERR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_USGFAULTSR_Msk /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CFSR_USGFAULTSR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CFSR_USGFAULTSR_Pos /;"	d
SCB_CLIDR_LOC_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CLIDR_LOC_Msk /;"	d
SCB_CLIDR_LOC_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOC_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOC_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOC_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CLIDR_LOC_Pos /;"	d
SCB_CLIDR_LOUU_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CLIDR_LOUU_Msk /;"	d
SCB_CLIDR_LOUU_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CLIDR_LOUU_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CLIDR_LOUU_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CLIDR_LOUU_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CLIDR_LOUU_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CLIDR_LOUU_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_PARTNO_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_REVISION_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CPUID_VARIANT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_CSSELR_IND_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CSSELR_IND_Msk /;"	d
SCB_CSSELR_IND_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_IND_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_IND_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_IND_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_IND_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CSSELR_IND_Pos /;"	d
SCB_CSSELR_LEVEL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CSSELR_LEVEL_Msk /;"	d
SCB_CSSELR_LEVEL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CSSELR_LEVEL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CSSELR_LEVEL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CSSELR_LEVEL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CSSELR_LEVEL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CSSELR_LEVEL_Pos /;"	d
SCB_CTR_CWG_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_CWG_Msk /;"	d
SCB_CTR_CWG_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_CWG_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_CWG_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_CWG_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_CWG_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_CWG_Pos /;"	d
SCB_CTR_DMINLINE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_DMINLINE_Msk /;"	d
SCB_CTR_DMINLINE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_DMINLINE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_DMINLINE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_DMINLINE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_DMINLINE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_DMINLINE_Pos /;"	d
SCB_CTR_ERG_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_ERG_Msk /;"	d
SCB_CTR_ERG_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_ERG_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_ERG_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_ERG_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_ERG_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_ERG_Pos /;"	d
SCB_CTR_FORMAT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_FORMAT_Msk /;"	d
SCB_CTR_FORMAT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_FORMAT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_FORMAT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_FORMAT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_FORMAT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_FORMAT_Pos /;"	d
SCB_CTR_IMINLINE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_IMINLINE_Msk /;"	d
SCB_CTR_IMINLINE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CTR_IMINLINE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CTR_IMINLINE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CTR_IMINLINE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CTR_IMINLINE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_CTR_IMINLINE_Pos /;"	d
SCB_CleanDCache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_CleanDCache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_CleanDCache_by_Addr	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_CleanInvalidateDCache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_CleanInvalidateDCache_by_Addr	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_DCCISW_SET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCISW_SET_Msk /;"	d
SCB_DCCISW_SET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCISW_SET_Msk /;"	d
SCB_DCCISW_SET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCISW_SET_Msk /;"	d
SCB_DCCISW_SET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCISW_SET_Msk /;"	d
SCB_DCCISW_SET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCISW_SET_Msk /;"	d
SCB_DCCISW_SET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCISW_SET_Pos /;"	d
SCB_DCCISW_SET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCISW_SET_Pos /;"	d
SCB_DCCISW_SET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCISW_SET_Pos /;"	d
SCB_DCCISW_SET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCISW_SET_Pos /;"	d
SCB_DCCISW_SET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCISW_SET_Pos /;"	d
SCB_DCCISW_WAY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCISW_WAY_Msk /;"	d
SCB_DCCISW_WAY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCISW_WAY_Msk /;"	d
SCB_DCCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCISW_WAY_Msk /;"	d
SCB_DCCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCISW_WAY_Msk /;"	d
SCB_DCCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCISW_WAY_Msk /;"	d
SCB_DCCISW_WAY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCISW_WAY_Pos /;"	d
SCB_DCCISW_WAY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCISW_WAY_Pos /;"	d
SCB_DCCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCISW_WAY_Pos /;"	d
SCB_DCCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCISW_WAY_Pos /;"	d
SCB_DCCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCISW_WAY_Pos /;"	d
SCB_DCCSW_SET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCSW_SET_Msk /;"	d
SCB_DCCSW_SET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCSW_SET_Msk /;"	d
SCB_DCCSW_SET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCSW_SET_Msk /;"	d
SCB_DCCSW_SET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCSW_SET_Msk /;"	d
SCB_DCCSW_SET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCSW_SET_Msk /;"	d
SCB_DCCSW_SET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCSW_SET_Pos /;"	d
SCB_DCCSW_SET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCSW_SET_Pos /;"	d
SCB_DCCSW_SET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCSW_SET_Pos /;"	d
SCB_DCCSW_SET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCSW_SET_Pos /;"	d
SCB_DCCSW_SET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCSW_SET_Pos /;"	d
SCB_DCCSW_WAY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCSW_WAY_Msk /;"	d
SCB_DCCSW_WAY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCSW_WAY_Msk /;"	d
SCB_DCCSW_WAY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCSW_WAY_Msk /;"	d
SCB_DCCSW_WAY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCSW_WAY_Msk /;"	d
SCB_DCCSW_WAY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCSW_WAY_Msk /;"	d
SCB_DCCSW_WAY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCCSW_WAY_Pos /;"	d
SCB_DCCSW_WAY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCCSW_WAY_Pos /;"	d
SCB_DCCSW_WAY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCCSW_WAY_Pos /;"	d
SCB_DCCSW_WAY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCCSW_WAY_Pos /;"	d
SCB_DCCSW_WAY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCCSW_WAY_Pos /;"	d
SCB_DCISW_SET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCISW_SET_Msk /;"	d
SCB_DCISW_SET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCISW_SET_Msk /;"	d
SCB_DCISW_SET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCISW_SET_Msk /;"	d
SCB_DCISW_SET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCISW_SET_Msk /;"	d
SCB_DCISW_SET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCISW_SET_Msk /;"	d
SCB_DCISW_SET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCISW_SET_Pos /;"	d
SCB_DCISW_SET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCISW_SET_Pos /;"	d
SCB_DCISW_SET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCISW_SET_Pos /;"	d
SCB_DCISW_SET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCISW_SET_Pos /;"	d
SCB_DCISW_SET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCISW_SET_Pos /;"	d
SCB_DCISW_WAY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCISW_WAY_Msk /;"	d
SCB_DCISW_WAY_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCISW_WAY_Msk /;"	d
SCB_DCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCISW_WAY_Msk /;"	d
SCB_DCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCISW_WAY_Msk /;"	d
SCB_DCISW_WAY_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCISW_WAY_Msk /;"	d
SCB_DCISW_WAY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DCISW_WAY_Pos /;"	d
SCB_DCISW_WAY_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DCISW_WAY_Pos /;"	d
SCB_DCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DCISW_WAY_Pos /;"	d
SCB_DCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DCISW_WAY_Pos /;"	d
SCB_DCISW_WAY_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DCISW_WAY_Pos /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_BKPT_Msk /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_BKPT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_BKPT_Pos /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_DWTTRAP_Msk /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_DWTTRAP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_DWTTRAP_Pos /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_EXTERNAL_Msk /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_EXTERNAL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_EXTERNAL_Pos /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_HALTED_Msk /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_HALTED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_HALTED_Pos /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_VCATCH_Msk /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DFSR_VCATCH_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_DFSR_VCATCH_Pos /;"	d
SCB_DTCMCR_EN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_EN_Msk /;"	d
SCB_DTCMCR_EN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_EN_Msk /;"	d
SCB_DTCMCR_EN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_EN_Pos /;"	d
SCB_DTCMCR_EN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_EN_Pos /;"	d
SCB_DTCMCR_RETEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_RETEN_Msk /;"	d
SCB_DTCMCR_RETEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_RETEN_Msk /;"	d
SCB_DTCMCR_RETEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_RETEN_Pos /;"	d
SCB_DTCMCR_RETEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_RETEN_Pos /;"	d
SCB_DTCMCR_RMW_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_RMW_Msk /;"	d
SCB_DTCMCR_RMW_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_RMW_Msk /;"	d
SCB_DTCMCR_RMW_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_RMW_Pos /;"	d
SCB_DTCMCR_RMW_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_RMW_Pos /;"	d
SCB_DTCMCR_SZ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_SZ_Msk /;"	d
SCB_DTCMCR_SZ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_SZ_Msk /;"	d
SCB_DTCMCR_SZ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_DTCMCR_SZ_Pos /;"	d
SCB_DTCMCR_SZ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_DTCMCR_SZ_Pos /;"	d
SCB_DisableDCache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_DisableDCache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_DisableICache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_DisableICache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_EnableDCache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_EnableDCache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_EnableICache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_EnableICache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_GetFPUType	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_GetFPUType	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_DEBUGEVT_Msk /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_DEBUGEVT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_DEBUGEVT_Pos /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_FORCED_Msk /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_FORCED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_FORCED_Pos /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_VECTTBL_Msk /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_HFSR_VECTTBL_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_HFSR_VECTTBL_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPENDING_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_NMIPENDSET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDNMICLR_Msk /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMICLR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDNMICLR_Pos /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDNMISET_Msk /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDNMISET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDNMISET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTCLR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSTSET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVCLR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_PENDSVSET_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_RETTOBASE_Msk /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_RETTOBASE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_RETTOBASE_Pos /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_STTNS_Msk /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_STTNS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_STTNS_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTACTIVE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ICSR_VECTPENDING_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_ITCMCR_EN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_EN_Msk /;"	d
SCB_ITCMCR_EN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_EN_Msk /;"	d
SCB_ITCMCR_EN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_EN_Pos /;"	d
SCB_ITCMCR_EN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_EN_Pos /;"	d
SCB_ITCMCR_RETEN_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_RETEN_Msk /;"	d
SCB_ITCMCR_RETEN_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_RETEN_Msk /;"	d
SCB_ITCMCR_RETEN_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_RETEN_Pos /;"	d
SCB_ITCMCR_RETEN_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_RETEN_Pos /;"	d
SCB_ITCMCR_RMW_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_RMW_Msk /;"	d
SCB_ITCMCR_RMW_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_RMW_Msk /;"	d
SCB_ITCMCR_RMW_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_RMW_Pos /;"	d
SCB_ITCMCR_RMW_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_RMW_Pos /;"	d
SCB_ITCMCR_SZ_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_SZ_Msk /;"	d
SCB_ITCMCR_SZ_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_SZ_Msk /;"	d
SCB_ITCMCR_SZ_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_ITCMCR_SZ_Pos /;"	d
SCB_ITCMCR_SZ_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_ITCMCR_SZ_Pos /;"	d
SCB_InvalidateDCache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_InvalidateDCache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_InvalidateDCache_by_Addr	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_InvalidateICache	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_InvalidateICache (void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_InvalidateICache_by_Addr	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
SCB_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCB_NS /;"	d
SCB_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCB_NS /;"	d
SCB_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCB_NS /;"	d
SCB_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCB_NS /;"	d
SCB_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCB_NS /;"	d
SCB_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCB_NS /;"	d
SCB_NSACR_CP10_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CP10_Msk /;"	d
SCB_NSACR_CP10_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CP10_Msk /;"	d
SCB_NSACR_CP10_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CP10_Msk /;"	d
SCB_NSACR_CP10_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CP10_Msk /;"	d
SCB_NSACR_CP10_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CP10_Pos /;"	d
SCB_NSACR_CP10_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CP10_Pos /;"	d
SCB_NSACR_CP10_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CP10_Pos /;"	d
SCB_NSACR_CP10_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CP10_Pos /;"	d
SCB_NSACR_CP11_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CP11_Msk /;"	d
SCB_NSACR_CP11_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CP11_Msk /;"	d
SCB_NSACR_CP11_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CP11_Msk /;"	d
SCB_NSACR_CP11_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CP11_Msk /;"	d
SCB_NSACR_CP11_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CP11_Pos /;"	d
SCB_NSACR_CP11_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CP11_Pos /;"	d
SCB_NSACR_CP11_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CP11_Pos /;"	d
SCB_NSACR_CP11_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CP11_Pos /;"	d
SCB_NSACR_CPn_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CPn_Msk /;"	d
SCB_NSACR_CPn_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CPn_Msk /;"	d
SCB_NSACR_CPn_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CPn_Msk /;"	d
SCB_NSACR_CPn_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CPn_Msk /;"	d
SCB_NSACR_CPn_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_NSACR_CPn_Pos /;"	d
SCB_NSACR_CPn_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_NSACR_CPn_Pos /;"	d
SCB_NSACR_CPn_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_NSACR_CPn_Pos /;"	d
SCB_NSACR_CPn_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_NSACR_CPn_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SEVONPEND_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPDEEPS_Msk /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEPS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPDEEPS_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPDEEP_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_HARDFAULTACT_Msk /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_HARDFAULTACT_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Msk /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_HARDFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_HARDFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MONITORACT_Msk /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_MONITORACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_MONITORACT_Pos /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_NMIACT_Msk /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_NMIACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_NMIACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_PENDSVACT_Msk /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_PENDSVACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_PENDSVACT_Pos /;"	d
SCB_SHCSR_SECUREFAULTACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTACT_Msk /;"	d
SCB_SHCSR_SECUREFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTACT_Msk /;"	d
SCB_SHCSR_SECUREFAULTACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTACT_Msk /;"	d
SCB_SHCSR_SECUREFAULTACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTACT_Msk /;"	d
SCB_SHCSR_SECUREFAULTACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTACT_Pos /;"	d
SCB_SHCSR_SECUREFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTACT_Pos /;"	d
SCB_SHCSR_SECUREFAULTACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTACT_Pos /;"	d
SCB_SHCSR_SECUREFAULTACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTACT_Pos /;"	d
SCB_SHCSR_SECUREFAULTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTENA_Msk /;"	d
SCB_SHCSR_SECUREFAULTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTENA_Msk /;"	d
SCB_SHCSR_SECUREFAULTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTENA_Msk /;"	d
SCB_SHCSR_SECUREFAULTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTENA_Msk /;"	d
SCB_SHCSR_SECUREFAULTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTENA_Pos /;"	d
SCB_SHCSR_SECUREFAULTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTENA_Pos /;"	d
SCB_SHCSR_SECUREFAULTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTENA_Pos /;"	d
SCB_SHCSR_SECUREFAULTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTENA_Pos /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Msk /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Msk /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Msk /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Msk /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Pos /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Pos /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Pos /;"	d
SCB_SHCSR_SECUREFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SECUREFAULTPENDED_Pos /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SVCALLACT_Msk /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SVCALLACT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SYSTICKACT_Msk /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_SYSTICKACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_SYSTICKACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTACT_Msk /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTACT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTACT_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTENA_Msk /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTENA_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTENA_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos /;"	d
SCB_STIR_INTID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_STIR_INTID_Msk /;"	d
SCB_STIR_INTID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_STIR_INTID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_STIR_INTID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_STIR_INTID_Pos /;"	d
SCB_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon6a8602f70a08
SCB_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} SCB_Type;$/;"	t	typeref:struct:__anonffb016bb0a08
SCB_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} SCB_Type;$/;"	t	typeref:struct:__anonffb61ee60a08
SCB_Type	Drivers/CMSIS/Include/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon06ecc5320a08
SCB_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon27cf01960a08
SCB_Type	Drivers/CMSIS/Include/core_cm1.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon06ecc9730a08
SCB_Type	Drivers/CMSIS/Include/core_cm23.h	/^} SCB_Type;$/;"	t	typeref:struct:__anone48692670a08
SCB_Type	Drivers/CMSIS/Include/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon06ecd1f50a08
SCB_Type	Drivers/CMSIS/Include/core_cm33.h	/^} SCB_Type;$/;"	t	typeref:struct:__anone4871ec80a08
SCB_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon756d223a0a08
SCB_Type	Drivers/CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon06ecd6360a08
SCB_Type	Drivers/CMSIS/Include/core_cm7.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon06ece2f90a08
SCB_Type	Drivers/CMSIS/Include/core_sc000.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon2d8340580a08
SCB_Type	Drivers/CMSIS/Include/core_sc300.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon2db989db0a08
SCB_VTOR_TBLBASE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLBASE_Msk /;"	d
SCB_VTOR_TBLBASE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_VTOR_TBLBASE_Msk /;"	d
SCB_VTOR_TBLBASE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLBASE_Pos /;"	d
SCB_VTOR_TBLBASE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_VTOR_TBLBASE_Pos /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_VTOR_TBLOFF_Msk /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCB_VTOR_TBLOFF_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCB_VTOR_TBLOFF_Pos /;"	d
SCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SCR;            \/*!< TAMP Status clear register,                               /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
SCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SCR;          \/*!< PWR Power Status Clear Register,                  Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
SCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SCR;         \/*!< RTC Status Clear register,                                 Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
SCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
SCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
SCS_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm0.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm1.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_sc000.h	/^#define SCS_BASE /;"	d
SCS_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define SCS_BASE /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCS_BASE_NS /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SCS_BASE_NS /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCS_BASE_NS /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define SCS_BASE_NS /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCS_BASE_NS /;"	d
SCS_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCS_BASE_NS /;"	d
SCnSCB	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm1.h	/^#define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_sc000.h	/^#define SCnSCB /;"	d
SCnSCB	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB /;"	d
SCnSCB_ACTLR_DISBTACALLOC_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISBTACALLOC_Msk /;"	d
SCnSCB_ACTLR_DISBTACALLOC_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISBTACALLOC_Pos /;"	d
SCnSCB_ACTLR_DISBTACREAD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISBTACREAD_Msk /;"	d
SCnSCB_ACTLR_DISBTACREAD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISBTACREAD_Pos /;"	d
SCnSCB_ACTLR_DISCRITAXIRUR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk /;"	d
SCnSCB_ACTLR_DISCRITAXIRUR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos /;"	d
SCnSCB_ACTLR_DISDI_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISDI_Msk /;"	d
SCnSCB_ACTLR_DISDI_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISDI_Pos /;"	d
SCnSCB_ACTLR_DISDYNADD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISDYNADD_Msk /;"	d
SCnSCB_ACTLR_DISDYNADD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISDYNADD_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFOLD_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos /;"	d
SCnSCB_ACTLR_DISFPCA_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk /;"	d
SCnSCB_ACTLR_DISFPCA_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk /;"	d
SCnSCB_ACTLR_DISFPCA_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos /;"	d
SCnSCB_ACTLR_DISFPCA_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos /;"	d
SCnSCB_ACTLR_DISISSCH1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISISSCH1_Msk /;"	d
SCnSCB_ACTLR_DISISSCH1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISISSCH1_Pos /;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk /;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos /;"	d
SCnSCB_ACTLR_DISOOFP_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk /;"	d
SCnSCB_ACTLR_DISOOFP_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk /;"	d
SCnSCB_ACTLR_DISOOFP_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos /;"	d
SCnSCB_ACTLR_DISOOFP_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos /;"	d
SCnSCB_ACTLR_DISRAMODE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISRAMODE_Msk /;"	d
SCnSCB_ACTLR_DISRAMODE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_DISRAMODE_Pos /;"	d
SCnSCB_ACTLR_FPEXCODIS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_FPEXCODIS_Msk /;"	d
SCnSCB_ACTLR_FPEXCODIS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ACTLR_FPEXCODIS_Pos /;"	d
SCnSCB_ACTLR_ITCMLAEN_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCnSCB_ACTLR_ITCMLAEN_Msk /;"	d
SCnSCB_ACTLR_ITCMLAEN_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCnSCB_ACTLR_ITCMLAEN_Pos /;"	d
SCnSCB_ACTLR_ITCMUAEN_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SCnSCB_ACTLR_ITCMUAEN_Msk /;"	d
SCnSCB_ACTLR_ITCMUAEN_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SCnSCB_ACTLR_ITCMUAEN_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos /;"	d
SCnSCB_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SCnSCB_NS /;"	d
SCnSCB_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SCnSCB_NS /;"	d
SCnSCB_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SCnSCB_NS /;"	d
SCnSCB_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SCnSCB_NS /;"	d
SCnSCB_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon6a8602f70b08
SCnSCB_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anonffb61ee60b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm1.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon06ecc9730b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon06ecd1f50b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm33.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anone4871ec80b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon756d223a0b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon06ecd6360b08
SCnSCB_Type	Drivers/CMSIS/Include/core_cm7.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon06ece2f90b08
SCnSCB_Type	Drivers/CMSIS/Include/core_sc000.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon2d8340580b08
SCnSCB_Type	Drivers/CMSIS/Include/core_sc300.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon2db989db0b08
SDCARD	Core/Inc/httpServer.h	/^   SDCARD,    	\/\/\/< SD card$/;"	e	enum:__anon07a8c4330103
SDIO_CMD0TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDIO_CMD0TIMEOUT /;"	d
SDIO_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDIO_IRQHandler /;"	d
SDIO_IRQn	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDIO_IRQn /;"	d
SDIO_STATIC_FLAGS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDIO_STATIC_FLAGS /;"	d
SDMMC1_IRQHandler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDMMC1_IRQHandler /;"	d
SDMMC1_IRQn	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDMMC1_IRQn /;"	d
SDMMC_CMD0TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDMMC_CMD0TIMEOUT /;"	d
SDMMC_STATIC_FLAGS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SDMMC_STATIC_FLAGS /;"	d
SD_CMD_SDIO_RW_DIRECT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDIO_RW_DIRECT /;"	d
SD_CMD_SDIO_RW_EXTENDED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDIO_RW_EXTENDED /;"	d
SD_CMD_SDIO_SEN_OP_COND	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDIO_SEN_OP_COND /;"	d
SD_CMD_SDMMC_RW_DIRECT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDMMC_RW_DIRECT /;"	d
SD_CMD_SDMMC_RW_EXTENDED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDMMC_RW_EXTENDED /;"	d
SD_CMD_SDMMC_SEN_OP_COND	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_CMD_SDMMC_SEN_OP_COND /;"	d
SD_CMD_SD_APP_STAUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SD_CMD_SD_APP_STAUS /;"	d
SD_OCR_CID_CSD_OVERWRIETE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SD_OCR_CID_CSD_OVERWRIETE /;"	d
SD_SDIO_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDIO_DISABLED /;"	d
SD_SDIO_FUNCTION_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDIO_FUNCTION_BUSY /;"	d
SD_SDIO_FUNCTION_FAILED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDIO_FUNCTION_FAILED /;"	d
SD_SDIO_SEND_IF_COND	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDIO_SEND_IF_COND /;"	d
SD_SDIO_UNKNOWN_FUNCTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDIO_UNKNOWN_FUNCTION /;"	d
SD_SDMMC_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDMMC_DISABLED /;"	d
SD_SDMMC_FUNCTION_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDMMC_FUNCTION_BUSY /;"	d
SD_SDMMC_FUNCTION_FAILED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDMMC_FUNCTION_FAILED /;"	d
SD_SDMMC_SEND_IF_COND	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDMMC_SEND_IF_COND /;"	d
SD_SDMMC_UNKNOWN_FUNCTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  SD_SDMMC_UNKNOWN_FUNCTION /;"	d
SERVER_FAIL	Core/Src/dns.c	/^#define	SERVER_FAIL /;"	d	file:
SET	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  SET = !RESET$/;"	e	enum:__anon998c3b0e0103
SET_BIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define SET_BIT(/;"	d
SFAR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SFAR;                   \/*!< Offset: 0x018 (R\/W)  Secure Fault Address Regist/;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
SFAR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SFAR;                   \/*!< Offset: 0x018 (R\/W)  Secure Fault Address Regist/;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
SFAR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SFAR;                   \/*!< Offset: 0x018 (R\/W)  Secure Fault Address Regist/;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
SFAR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SFAR;                   \/*!< Offset: 0x018 (R\/W)  Secure Fault Address Regist/;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
SFCR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t SFCR;                   \/*!< Offset: 0x290 (R\/W)  Security Features Control R/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
SFCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t SFCR;                   \/*!< Offset: 0x290 (R\/W)  Security Features Control R/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
SFPA	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t SFPA:1;                     \/*!< bit:      3  Secure floating-point active *\/$/;"	m	struct:__anon6a8602f7070a::__anon6a8602f70808	typeref:typename:uint32_t:1
SFPA	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t SFPA:1;                     \/*!< bit:      3  Secure floating-point active *\/$/;"	m	struct:__anonffb61ee6070a::__anonffb61ee60808	typeref:typename:uint32_t:1
SFPA	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t SFPA:1;                     \/*!< bit:      3  Secure floating-point active *\/$/;"	m	struct:__anone4871ec8070a::__anone4871ec80808	typeref:typename:uint32_t:1
SFPA	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t SFPA:1;                     \/*!< bit:      3  Secure floating-point active *\/$/;"	m	struct:__anon756d223a070a::__anon756d223a0808	typeref:typename:uint32_t:1
SFSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SFSR;                   \/*!< Offset: 0x014 (R\/W)  Secure Fault Status Registe/;"	m	struct:__anon6a8602f71408	typeref:typename:__IOM uint32_t
SFSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SFSR;                   \/*!< Offset: 0x014 (R\/W)  Secure Fault Status Registe/;"	m	struct:__anonffb61ee61408	typeref:typename:__IOM uint32_t
SFSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SFSR;                   \/*!< Offset: 0x014 (R\/W)  Secure Fault Status Registe/;"	m	struct:__anone4871ec81408	typeref:typename:__IOM uint32_t
SFSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SFSR;                   \/*!< Offset: 0x014 (R\/W)  Secure Fault Status Registe/;"	m	struct:__anon756d223a1408	typeref:typename:__IOM uint32_t
SF_BROAD_BLOCK	Core/Inc/socket.h	/^   #define SF_BROAD_BLOCK /;"	d
SF_ETHER_OWN	Core/Inc/socket.h	/^#define SF_ETHER_OWN /;"	d
SF_IGMP_VER2	Core/Inc/socket.h	/^#define SF_IGMP_VER2 /;"	d
SF_IO_NONBLOCK	Core/Inc/socket.h	/^#define SF_IO_NONBLOCK /;"	d
SF_IPv6_BLOCK	Core/Inc/socket.h	/^   #define SF_IPv6_BLOCK /;"	d
SF_MULTI_BLOCK	Core/Inc/socket.h	/^   #define SF_MULTI_BLOCK /;"	d
SF_MULTI_ENABLE	Core/Inc/socket.h	/^#define SF_MULTI_ENABLE /;"	d
SF_TCP_ALIGN	Core/Inc/socket.h	/^   #define SF_TCP_ALIGN	/;"	d
SF_TCP_NODELAY	Core/Inc/socket.h	/^#define SF_TCP_NODELAY /;"	d
SF_UNI_BLOCK	Core/Inc/socket.h	/^   #define SF_UNI_BLOCK /;"	d
SHAR	Core/Inc/w5500.h	/^#define SHAR /;"	d
SHCSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
SHCSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and /;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
SHIFTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SHIFTR;      \/*!< RTC shift control register,                                Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
SHP	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anon06ecc5320a08	typeref:typename:__IOM uint32_t[2U]
SHP	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t[2U]
SHP	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anon06ecc9730a08	typeref:typename:__IOM uint32_t[2U]
SHP	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint8_t[12U]
SHP	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint8_t[12U]
SHP	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t[2U]
SHP	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint8_t[12U]
SHPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint8_t[12U]
SHPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t SHPR[2U];               \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t[2U]
SHPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint8_t[12U]
SHPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t SHPR[2U];               \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Re/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t[2U]
SHPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint8_t[12U]
SHPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint8_t[12U]
SHPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Re/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint8_t[12U]
SIK_ALL	Core/Inc/socket.h	/^   SIK_ALL           = 0x1F         \/\/\/< all interrupt$/;"	e	enum:__anon80daf2250103
SIK_CONNECTED	Core/Inc/socket.h	/^   SIK_CONNECTED     = (1 << 0),    \/\/\/< connected$/;"	e	enum:__anon80daf2250103
SIK_DISCONNECTED	Core/Inc/socket.h	/^   SIK_DISCONNECTED  = (1 << 1),    \/\/\/< disconnected$/;"	e	enum:__anon80daf2250103
SIK_RECEIVED	Core/Inc/socket.h	/^   SIK_RECEIVED      = (1 << 2),    \/\/\/< data received$/;"	e	enum:__anon80daf2250103
SIK_SENT	Core/Inc/socket.h	/^   SIK_SENT          = (1 << 4),    \/\/\/< send ok$/;"	e	enum:__anon80daf2250103
SIK_TIMEOUT	Core/Inc/socket.h	/^   SIK_TIMEOUT       = (1 << 3),    \/\/\/< timeout occurred$/;"	e	enum:__anon80daf2250103
SIMR	Core/Inc/w5500.h	/^#define SIMR /;"	d
SIPR	Core/Inc/w5500.h	/^#define SIPR /;"	d
SIR	Core/Inc/w5500.h	/^#define SIR /;"	d
SIZE_OUTPUT	Debug/sources.mk	/^SIZE_OUTPUT := $/;"	m
SLAK_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SLAK_TIMEOUT /;"	d
SLEEPCNT	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon6a8602f70f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anonffb61ee60f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon06ecd1f50f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anone4871ec80f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon756d223a0f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon06ecd6360f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon06ece2f90f08	typeref:typename:__IOM uint32_t
SLEEPCNT	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon2db989db0f08	typeref:typename:__IOM uint32_t
SMARTCARD_LASTBIT_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_LASTBIT_DISABLED /;"	d
SMARTCARD_LASTBIT_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_LASTBIT_ENABLED /;"	d
SMARTCARD_NACK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_NACK_DISABLED /;"	d
SMARTCARD_NACK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_NACK_ENABLED /;"	d
SMARTCARD_ONEBIT_SAMPLING_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_DISABLE /;"	d
SMARTCARD_ONEBIT_SAMPLING_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_DISABLED /;"	d
SMARTCARD_ONEBIT_SAMPLING_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_ENABLE /;"	d
SMARTCARD_ONEBIT_SAMPLING_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_ONEBIT_SAMPLING_ENABLED /;"	d
SMARTCARD_TIMEOUT_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_TIMEOUT_DISABLED /;"	d
SMARTCARD_TIMEOUT_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMARTCARD_TIMEOUT_ENABLED /;"	d
SMBUS_ANALOGFILTER_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_ANALOGFILTER_DISABLED /;"	d
SMBUS_ANALOGFILTER_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_ANALOGFILTER_ENABLED /;"	d
SMBUS_DUALADDRESS_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_DUALADDRESS_DISABLED /;"	d
SMBUS_DUALADDRESS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_DUALADDRESS_ENABLED /;"	d
SMBUS_GENERALCALL_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_GENERALCALL_DISABLED /;"	d
SMBUS_GENERALCALL_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_GENERALCALL_ENABLED /;"	d
SMBUS_NOSTRETCH_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_NOSTRETCH_DISABLED /;"	d
SMBUS_NOSTRETCH_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_NOSTRETCH_ENABLED /;"	d
SMBUS_PEC_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_PEC_DISABLED /;"	d
SMBUS_PEC_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SMBUS_PEC_ENABLED /;"	d
SMCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SMCR;        \/*!< TIM slave mode control register,          Address offset: 0x0/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
SMPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SMPR;         \/*!< ADC sampling time register,                    Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
SOCKERR_ARG	Core/Inc/socket.h	/^#define SOCKERR_ARG /;"	d
SOCKERR_BUFFER	Core/Inc/socket.h	/^#define SOCKERR_BUFFER /;"	d
SOCKERR_DATALEN	Core/Inc/socket.h	/^#define SOCKERR_DATALEN /;"	d
SOCKERR_IPINVALID	Core/Inc/socket.h	/^#define SOCKERR_IPINVALID /;"	d
SOCKERR_PORTZERO	Core/Inc/socket.h	/^#define SOCKERR_PORTZERO /;"	d
SOCKERR_SOCKCLOSED	Core/Inc/socket.h	/^#define SOCKERR_SOCKCLOSED /;"	d
SOCKERR_SOCKFLAG	Core/Inc/socket.h	/^#define SOCKERR_SOCKFLAG /;"	d
SOCKERR_SOCKINIT	Core/Inc/socket.h	/^#define SOCKERR_SOCKINIT /;"	d
SOCKERR_SOCKMODE	Core/Inc/socket.h	/^#define SOCKERR_SOCKMODE /;"	d
SOCKERR_SOCKNUM	Core/Inc/socket.h	/^#define SOCKERR_SOCKNUM /;"	d
SOCKERR_SOCKOPT	Core/Inc/socket.h	/^#define SOCKERR_SOCKOPT /;"	d
SOCKERR_SOCKSTATUS	Core/Inc/socket.h	/^#define SOCKERR_SOCKSTATUS /;"	d
SOCKERR_TIMEOUT	Core/Inc/socket.h	/^#define SOCKERR_TIMEOUT /;"	d
SOCKET	Core/Inc/socket.h	/^#define SOCKET /;"	d
SOCKFATAL_PACKLEN	Core/Inc/socket.h	/^#define SOCKFATAL_PACKLEN /;"	d
SOCK_ANY_PORT_NUM	Core/Src/socket.c	/^#define SOCK_ANY_PORT_NUM /;"	d	file:
SOCK_BUSY	Core/Inc/socket.h	/^#define SOCK_BUSY /;"	d
SOCK_CLOSED	Core/Inc/w5500.h	/^#define SOCK_CLOSED /;"	d
SOCK_CLOSE_WAIT	Core/Inc/w5500.h	/^#define SOCK_CLOSE_WAIT /;"	d
SOCK_CLOSING	Core/Inc/w5500.h	/^#define SOCK_CLOSING /;"	d
SOCK_DGRAM	Core/Inc/w5500.h	/^#define SOCK_DGRAM /;"	d
SOCK_ERROR	Core/Inc/socket.h	/^#define SOCK_ERROR /;"	d
SOCK_ESTABLISHED	Core/Inc/w5500.h	/^#define SOCK_ESTABLISHED /;"	d
SOCK_FATAL	Core/Inc/socket.h	/^#define SOCK_FATAL /;"	d
SOCK_FIN_WAIT	Core/Inc/w5500.h	/^#define SOCK_FIN_WAIT /;"	d
SOCK_INIT	Core/Inc/w5500.h	/^#define SOCK_INIT /;"	d
SOCK_IO_BLOCK	Core/Inc/socket.h	/^#define SOCK_IO_BLOCK /;"	d
SOCK_IO_NONBLOCK	Core/Inc/socket.h	/^#define SOCK_IO_NONBLOCK /;"	d
SOCK_IPRAW	Core/Inc/w5500.h	/^#define SOCK_IPRAW /;"	d
SOCK_LAST_ACK	Core/Inc/w5500.h	/^#define SOCK_LAST_ACK /;"	d
SOCK_LISTEN	Core/Inc/w5500.h	/^#define SOCK_LISTEN /;"	d
SOCK_MACRAW	Core/Inc/w5500.h	/^#define SOCK_MACRAW /;"	d
SOCK_OK	Core/Inc/socket.h	/^#define SOCK_OK /;"	d
SOCK_STREAM	Core/Inc/w5500.h	/^#define SOCK_STREAM /;"	d
SOCK_SYNRECV	Core/Inc/w5500.h	/^#define SOCK_SYNRECV /;"	d
SOCK_SYNSENT	Core/Inc/w5500.h	/^#define SOCK_SYNSENT /;"	d
SOCK_TIME_WAIT	Core/Inc/w5500.h	/^#define SOCK_TIME_WAIT /;"	d
SOCK_UDP	Core/Inc/w5500.h	/^#define SOCK_UDP /;"	d
SO_DESTIP	Core/Inc/socket.h	/^   SO_DESTIP,           \/\/\/< Set the destination IP address. @ref Sn_DIPR ( @ref setSn_DIPR()/;"	e	enum:__anon80daf2250303
SO_DESTPORT	Core/Inc/socket.h	/^   SO_DESTPORT,         \/\/\/< Set the destination Port number. @ref Sn_DPORT ( @ref setSn_DPOR/;"	e	enum:__anon80daf2250303
SO_FLAG	Core/Inc/socket.h	/^   SO_FLAG,           \/\/\/< Valid only in getsockopt(), For set flag of socket refer to <I>fla/;"	e	enum:__anon80daf2250303
SO_KEEPALIVEAUTO	Core/Inc/socket.h	/^      SO_KEEPALIVEAUTO, \/\/\/< Set\/Get keep-alive auto transmission timer in TCP mode, Not sup/;"	e	enum:__anon80daf2250303
SO_KEEPALIVESEND	Core/Inc/socket.h	/^   SO_KEEPALIVESEND,    \/\/\/< Valid only in setsockopt. Manually send keep-alive packet in TCP/;"	e	enum:__anon80daf2250303
SO_MSS	Core/Inc/socket.h	/^   SO_MSS,              \/\/\/< Set MSS. @ref Sn_MSSR ( @ref setSn_MSSR(), @ref getSn_MSSR() )$/;"	e	enum:__anon80daf2250303
SO_PACKINFO	Core/Inc/socket.h	/^   SO_PACKINFO          \/\/\/< Valid only in getsockopt. Get the packet information as @ref PAC/;"	e	enum:__anon80daf2250303
SO_RECVBUF	Core/Inc/socket.h	/^   SO_RECVBUF,          \/\/\/< Valid only in getsockopt. Get the received data size in socket R/;"	e	enum:__anon80daf2250303
SO_REMAINSIZE	Core/Inc/socket.h	/^   SO_REMAINSIZE,       \/\/\/< Valid only in getsockopt. Get the remained packet size in other /;"	e	enum:__anon80daf2250303
SO_SENDBUF	Core/Inc/socket.h	/^   SO_SENDBUF,          \/\/\/< Valid only in getsockopt. Get the free data size of Socekt TX bu/;"	e	enum:__anon80daf2250303
SO_STATUS	Core/Inc/socket.h	/^   SO_STATUS,           \/\/\/< Valid only in getsockopt. Get the socket status. @ref Sn_SR, @re/;"	e	enum:__anon80daf2250303
SO_TOS	Core/Inc/socket.h	/^   SO_TOS,              \/\/\/< Set TOS. @ref Sn_TOS  ( @ref setSn_TOS(), @ref getSn_TOS() )$/;"	e	enum:__anon80daf2250303
SO_TTL	Core/Inc/socket.h	/^   SO_TTL,              \/\/\/< Set TTL. @ref Sn_TTL  ( @ref setSn_TTL(), @ref getSn_TTL() )$/;"	e	enum:__anon80daf2250303
SPI	Core/Inc/wizchip_conf.h	/^      }SPI;$/;"	m	union:__WIZCHIP::_IF	typeref:struct:__WIZCHIP::_IF::__anon63aa98bf0208
SPI1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI1 /;"	d
SPI1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI1_BASE /;"	d
SPI1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  SPI1_IRQn                   = 25,     \/*!< SPI1\/I2S1 Interrupt                              /;"	e	enum:__anon90f9dfd50103
SPI2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI2 /;"	d
SPI2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI2_BASE /;"	d
SPI2_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  SPI2_IRQn                   = 26,     \/*!< SPI2 Interrupt                                    /;"	e	enum:__anon90f9dfd50103
SPI_1LINE_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_1LINE_RX(/;"	d
SPI_1LINE_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_1LINE_TX(/;"	d
SPI_2linesRxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_2linesRxISR_16BITCRC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_2linesRxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_2linesRxISR_8BITCRC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_2linesTxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_2linesTxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_AbortRx_ISR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_AbortTx_ISR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_BAUDRATEPRESCALER_128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_128 /;"	d
SPI_BAUDRATEPRESCALER_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_16 /;"	d
SPI_BAUDRATEPRESCALER_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_2 /;"	d
SPI_BAUDRATEPRESCALER_256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_256 /;"	d
SPI_BAUDRATEPRESCALER_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_32 /;"	d
SPI_BAUDRATEPRESCALER_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_4 /;"	d
SPI_BAUDRATEPRESCALER_64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_64 /;"	d
SPI_BAUDRATEPRESCALER_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_BAUDRATEPRESCALER_8 /;"	d
SPI_CHECK_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CHECK_FLAG(/;"	d
SPI_CHECK_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CHECK_IT_SOURCE(/;"	d
SPI_CR1_BIDIMODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIMODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIMODE_Msk /;"	d
SPI_CR1_BIDIMODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIMODE_Pos /;"	d
SPI_CR1_BIDIOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIOE /;"	d
SPI_CR1_BIDIOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIOE_Msk /;"	d
SPI_CR1_BIDIOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BIDIOE_Pos /;"	d
SPI_CR1_BR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR /;"	d
SPI_CR1_BR_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR_2 /;"	d
SPI_CR1_BR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR_Msk /;"	d
SPI_CR1_BR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_BR_Pos /;"	d
SPI_CR1_CPHA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPHA /;"	d
SPI_CR1_CPHA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPHA_Msk /;"	d
SPI_CR1_CPHA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPHA_Pos /;"	d
SPI_CR1_CPOL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPOL /;"	d
SPI_CR1_CPOL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPOL_Msk /;"	d
SPI_CR1_CPOL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CPOL_Pos /;"	d
SPI_CR1_CRCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCEN_Msk /;"	d
SPI_CR1_CRCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCEN_Pos /;"	d
SPI_CR1_CRCL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCL /;"	d
SPI_CR1_CRCL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCL_Msk /;"	d
SPI_CR1_CRCL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCL_Pos /;"	d
SPI_CR1_CRCNEXT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCNEXT /;"	d
SPI_CR1_CRCNEXT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCNEXT_Msk /;"	d
SPI_CR1_CRCNEXT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_CRCNEXT_Pos /;"	d
SPI_CR1_LSBFIRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_LSBFIRST /;"	d
SPI_CR1_LSBFIRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_LSBFIRST_Msk /;"	d
SPI_CR1_LSBFIRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_LSBFIRST_Pos /;"	d
SPI_CR1_MSTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_MSTR /;"	d
SPI_CR1_MSTR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_MSTR_Msk /;"	d
SPI_CR1_MSTR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_MSTR_Pos /;"	d
SPI_CR1_RXONLY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_RXONLY /;"	d
SPI_CR1_RXONLY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_RXONLY_Msk /;"	d
SPI_CR1_RXONLY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_RXONLY_Pos /;"	d
SPI_CR1_SPE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SPE /;"	d
SPI_CR1_SPE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SPE_Msk /;"	d
SPI_CR1_SPE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SPE_Pos /;"	d
SPI_CR1_SSI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSI /;"	d
SPI_CR1_SSI_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSI_Msk /;"	d
SPI_CR1_SSI_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSI_Pos /;"	d
SPI_CR1_SSM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSM /;"	d
SPI_CR1_SSM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSM_Msk /;"	d
SPI_CR1_SSM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR1_SSM_Pos /;"	d
SPI_CR2_DS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS /;"	d
SPI_CR2_DS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_0 /;"	d
SPI_CR2_DS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_1 /;"	d
SPI_CR2_DS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_2 /;"	d
SPI_CR2_DS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_3 /;"	d
SPI_CR2_DS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_Msk /;"	d
SPI_CR2_DS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_DS_Pos /;"	d
SPI_CR2_ERRIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_ERRIE /;"	d
SPI_CR2_ERRIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_ERRIE_Msk /;"	d
SPI_CR2_ERRIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_ERRIE_Pos /;"	d
SPI_CR2_FRF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRF /;"	d
SPI_CR2_FRF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRF_Msk /;"	d
SPI_CR2_FRF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRF_Pos /;"	d
SPI_CR2_FRXTH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRXTH /;"	d
SPI_CR2_FRXTH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRXTH_Msk /;"	d
SPI_CR2_FRXTH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_FRXTH_Pos /;"	d
SPI_CR2_LDMARX	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMARX /;"	d
SPI_CR2_LDMARX_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMARX_Msk /;"	d
SPI_CR2_LDMARX_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMARX_Pos /;"	d
SPI_CR2_LDMATX	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMATX /;"	d
SPI_CR2_LDMATX_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMATX_Msk /;"	d
SPI_CR2_LDMATX_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_LDMATX_Pos /;"	d
SPI_CR2_NSSP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_NSSP /;"	d
SPI_CR2_NSSP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_NSSP_Msk /;"	d
SPI_CR2_NSSP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_NSSP_Pos /;"	d
SPI_CR2_RXDMAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXDMAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXDMAEN_Msk /;"	d
SPI_CR2_RXDMAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXDMAEN_Pos /;"	d
SPI_CR2_RXNEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXNEIE /;"	d
SPI_CR2_RXNEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXNEIE_Msk /;"	d
SPI_CR2_RXNEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_RXNEIE_Pos /;"	d
SPI_CR2_SSOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_SSOE /;"	d
SPI_CR2_SSOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_SSOE_Msk /;"	d
SPI_CR2_SSOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_SSOE_Pos /;"	d
SPI_CR2_TXDMAEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXDMAEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXDMAEN_Msk /;"	d
SPI_CR2_TXDMAEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXDMAEN_Pos /;"	d
SPI_CR2_TXEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXEIE /;"	d
SPI_CR2_TXEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXEIE_Msk /;"	d
SPI_CR2_TXEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CR2_TXEIE_Pos /;"	d
SPI_CRCCALCULATION_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CRCCALCULATION_DISABLE /;"	d
SPI_CRCCALCULATION_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_CRCCALCULATION_DISABLED /;"	d
SPI_CRCCALCULATION_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CRCCALCULATION_ENABLE /;"	d
SPI_CRCCALCULATION_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_CRCCALCULATION_ENABLED /;"	d
SPI_CRCPR_CRCPOLY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CRCPR_CRCPOLY /;"	d
SPI_CRCPR_CRCPOLY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CRCPR_CRCPOLY_Msk /;"	d
SPI_CRCPR_CRCPOLY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_CRCPR_CRCPOLY_Pos /;"	d
SPI_CRC_LENGTH_16BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CRC_LENGTH_16BIT /;"	d
SPI_CRC_LENGTH_8BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CRC_LENGTH_8BIT /;"	d
SPI_CRC_LENGTH_DATASIZE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_CRC_LENGTH_DATASIZE /;"	d
SPI_CloseRxTx_ISR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_CloseRx_ISR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_CloseTx_ISR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_DATASIZE_10BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_10BIT /;"	d
SPI_DATASIZE_11BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_11BIT /;"	d
SPI_DATASIZE_12BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_12BIT /;"	d
SPI_DATASIZE_13BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_13BIT /;"	d
SPI_DATASIZE_14BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_14BIT /;"	d
SPI_DATASIZE_15BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_15BIT /;"	d
SPI_DATASIZE_16BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_16BIT /;"	d
SPI_DATASIZE_4BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_4BIT /;"	d
SPI_DATASIZE_5BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_5BIT /;"	d
SPI_DATASIZE_6BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_6BIT /;"	d
SPI_DATASIZE_7BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_7BIT /;"	d
SPI_DATASIZE_8BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_8BIT /;"	d
SPI_DATASIZE_9BIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DATASIZE_9BIT /;"	d
SPI_DEFAULT_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^#define SPI_DEFAULT_TIMEOUT /;"	d	file:
SPI_DIRECTION_1LINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DIRECTION_1LINE /;"	d
SPI_DIRECTION_2LINES	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DIRECTION_2LINES /;"	d
SPI_DIRECTION_2LINES_RXONLY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_DIRECTION_2LINES_RXONLY /;"	d
SPI_DMAAbortOnError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMAError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMAHalfReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMAHalfTransmitCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMAHalfTransmitReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMAReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMARxAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMATransmitCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMATransmitReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DMATxAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
SPI_DR_DR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_DR_DR /;"	d
SPI_DR_DR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_DR_DR_Msk /;"	d
SPI_DR_DR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_DR_DR_Pos /;"	d
SPI_EndRxTransaction	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32/;"	f	typeref:typename:HAL_StatusTypeDef	file:
SPI_EndRxTxTransaction	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint3/;"	f	typeref:typename:HAL_StatusTypeDef	file:
SPI_FIFO_SIZE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi_ex.c	/^#define SPI_FIFO_SIZE /;"	d	file:
SPI_FIRSTBIT_LSB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FIRSTBIT_LSB /;"	d
SPI_FIRSTBIT_MSB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FIRSTBIT_MSB /;"	d
SPI_FLAG_BSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_BSY /;"	d
SPI_FLAG_CRCERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_CRCERR /;"	d
SPI_FLAG_FRE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_FRE /;"	d
SPI_FLAG_FRLVL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_FRLVL /;"	d
SPI_FLAG_FTLVL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_FTLVL /;"	d
SPI_FLAG_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_MASK /;"	d
SPI_FLAG_MODF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_MODF /;"	d
SPI_FLAG_OVR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_OVR /;"	d
SPI_FLAG_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FLAG_RXNE /;"	d
SPI_FLAG_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_RXNE /;"	d
SPI_FLAG_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FLAG_TXE /;"	d
SPI_FLAG_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FLAG_TXE /;"	d
SPI_FRLVL_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FRLVL_EMPTY /;"	d
SPI_FRLVL_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FRLVL_EMPTY /;"	d
SPI_FRLVL_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FRLVL_FULL /;"	d
SPI_FRLVL_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FRLVL_FULL /;"	d
SPI_FRLVL_HALF_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FRLVL_HALF_FULL /;"	d
SPI_FRLVL_HALF_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FRLVL_HALF_FULL /;"	d
SPI_FRLVL_QUARTER_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_FRLVL_QUARTER_FULL /;"	d
SPI_FRLVL_QUARTER_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FRLVL_QUARTER_FULL /;"	d
SPI_FTLVL_EMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FTLVL_EMPTY /;"	d
SPI_FTLVL_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FTLVL_FULL /;"	d
SPI_FTLVL_HALF_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FTLVL_HALF_FULL /;"	d
SPI_FTLVL_QUARTER_FULL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_FTLVL_QUARTER_FULL /;"	d
SPI_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^} SPI_HandleTypeDef;$/;"	t	typeref:struct:__SPI_HandleTypeDef
SPI_I2SCFGR_ASTRTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_ASTRTEN /;"	d
SPI_I2SCFGR_ASTRTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_ASTRTEN_Msk /;"	d
SPI_I2SCFGR_ASTRTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_ASTRTEN_Pos /;"	d
SPI_I2SCFGR_CHLEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CHLEN /;"	d
SPI_I2SCFGR_CHLEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CHLEN_Msk /;"	d
SPI_I2SCFGR_CHLEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CHLEN_Pos /;"	d
SPI_I2SCFGR_CKPOL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CKPOL /;"	d
SPI_I2SCFGR_CKPOL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CKPOL_Msk /;"	d
SPI_I2SCFGR_CKPOL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_CKPOL_Pos /;"	d
SPI_I2SCFGR_DATLEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_DATLEN /;"	d
SPI_I2SCFGR_DATLEN_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_DATLEN_0 /;"	d
SPI_I2SCFGR_DATLEN_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_DATLEN_1 /;"	d
SPI_I2SCFGR_DATLEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_DATLEN_Msk /;"	d
SPI_I2SCFGR_DATLEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_DATLEN_Pos /;"	d
SPI_I2SCFGR_I2SCFG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SCFG /;"	d
SPI_I2SCFGR_I2SCFG_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SCFG_0 /;"	d
SPI_I2SCFGR_I2SCFG_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SCFG_1 /;"	d
SPI_I2SCFGR_I2SCFG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SCFG_Msk /;"	d
SPI_I2SCFGR_I2SCFG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SCFG_Pos /;"	d
SPI_I2SCFGR_I2SE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SE /;"	d
SPI_I2SCFGR_I2SE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SE_Msk /;"	d
SPI_I2SCFGR_I2SE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SE_Pos /;"	d
SPI_I2SCFGR_I2SMOD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SMOD /;"	d
SPI_I2SCFGR_I2SMOD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SMOD_Msk /;"	d
SPI_I2SCFGR_I2SMOD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SMOD_Pos /;"	d
SPI_I2SCFGR_I2SSTD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SSTD /;"	d
SPI_I2SCFGR_I2SSTD_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SSTD_0 /;"	d
SPI_I2SCFGR_I2SSTD_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SSTD_1 /;"	d
SPI_I2SCFGR_I2SSTD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SSTD_Msk /;"	d
SPI_I2SCFGR_I2SSTD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_I2SSTD_Pos /;"	d
SPI_I2SCFGR_PCMSYNC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_PCMSYNC /;"	d
SPI_I2SCFGR_PCMSYNC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_PCMSYNC_Msk /;"	d
SPI_I2SCFGR_PCMSYNC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SCFGR_PCMSYNC_Pos /;"	d
SPI_I2SPR_I2SDIV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_I2SDIV /;"	d
SPI_I2SPR_I2SDIV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_I2SDIV_Msk /;"	d
SPI_I2SPR_I2SDIV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_I2SDIV_Pos /;"	d
SPI_I2SPR_MCKOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_MCKOE /;"	d
SPI_I2SPR_MCKOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_MCKOE_Msk /;"	d
SPI_I2SPR_MCKOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_MCKOE_Pos /;"	d
SPI_I2SPR_ODD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_ODD /;"	d
SPI_I2SPR_ODD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_ODD_Msk /;"	d
SPI_I2SPR_ODD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2SPR_ODD_Pos /;"	d
SPI_I2S_SUPPORT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_I2S_SUPPORT /;"	d
SPI_IT_ERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_IT_ERR /;"	d
SPI_IT_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_IT_RXNE /;"	d
SPI_IT_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_IT_RXNE /;"	d
SPI_IT_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^ #define SPI_IT_TXE /;"	d
SPI_IT_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_IT_TXE /;"	d
SPI_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^} SPI_InitTypeDef;$/;"	t	typeref:struct:__anon8de16c9f0108
SPI_MODE_MASTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_MODE_MASTER /;"	d
SPI_MODE_SLAVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_MODE_SLAVE /;"	d
SPI_NSS_HARD_INPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_NSS_HARD_INPUT /;"	d
SPI_NSS_HARD_OUTPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_NSS_HARD_OUTPUT /;"	d
SPI_NSS_PULSE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_NSS_PULSE_DISABLE /;"	d
SPI_NSS_PULSE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_NSS_PULSE_DISABLED /;"	d
SPI_NSS_PULSE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_NSS_PULSE_ENABLE /;"	d
SPI_NSS_PULSE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_NSS_PULSE_ENABLED /;"	d
SPI_NSS_SOFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_NSS_SOFT /;"	d
SPI_PHASE_1EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_PHASE_1EDGE /;"	d
SPI_PHASE_2EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_PHASE_2EDGE /;"	d
SPI_POLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_POLARITY_HIGH /;"	d
SPI_POLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_POLARITY_LOW /;"	d
SPI_RESET_CRC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_RESET_CRC(/;"	d
SPI_RXCRCR_RXCRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_RXCRCR_RXCRC /;"	d
SPI_RXCRCR_RXCRC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_RXCRCR_RXCRC_Msk /;"	d
SPI_RXCRCR_RXCRC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_RXCRCR_RXCRC_Pos /;"	d
SPI_RXFIFO_THRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_RXFIFO_THRESHOLD /;"	d
SPI_RXFIFO_THRESHOLD_HF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_RXFIFO_THRESHOLD_HF /;"	d
SPI_RXFIFO_THRESHOLD_QF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_RXFIFO_THRESHOLD_QF /;"	d
SPI_RxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_RxISR_16BITCRC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_RxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_RxISR_8BITCRC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_SR_BSY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_BSY /;"	d
SPI_SR_BSY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_BSY_Msk /;"	d
SPI_SR_BSY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_BSY_Pos /;"	d
SPI_SR_CHSIDE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CHSIDE /;"	d
SPI_SR_CHSIDE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CHSIDE_Msk /;"	d
SPI_SR_CHSIDE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CHSIDE_Pos /;"	d
SPI_SR_CRCERR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CRCERR /;"	d
SPI_SR_CRCERR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CRCERR_Msk /;"	d
SPI_SR_CRCERR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_CRCERR_Pos /;"	d
SPI_SR_FRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRE /;"	d
SPI_SR_FRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRE_Msk /;"	d
SPI_SR_FRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRE_Pos /;"	d
SPI_SR_FRLVL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRLVL /;"	d
SPI_SR_FRLVL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRLVL_0 /;"	d
SPI_SR_FRLVL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRLVL_1 /;"	d
SPI_SR_FRLVL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRLVL_Msk /;"	d
SPI_SR_FRLVL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FRLVL_Pos /;"	d
SPI_SR_FTLVL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FTLVL /;"	d
SPI_SR_FTLVL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FTLVL_0 /;"	d
SPI_SR_FTLVL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FTLVL_1 /;"	d
SPI_SR_FTLVL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FTLVL_Msk /;"	d
SPI_SR_FTLVL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_FTLVL_Pos /;"	d
SPI_SR_MODF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_MODF /;"	d
SPI_SR_MODF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_MODF_Msk /;"	d
SPI_SR_MODF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_MODF_Pos /;"	d
SPI_SR_OVR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_OVR /;"	d
SPI_SR_OVR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_OVR_Msk /;"	d
SPI_SR_OVR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_OVR_Pos /;"	d
SPI_SR_RXNE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_RXNE /;"	d
SPI_SR_RXNE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_RXNE_Msk /;"	d
SPI_SR_RXNE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_RXNE_Pos /;"	d
SPI_SR_TXE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_TXE /;"	d
SPI_SR_TXE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_TXE_Msk /;"	d
SPI_SR_TXE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_TXE_Pos /;"	d
SPI_SR_UDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_UDR /;"	d
SPI_SR_UDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_UDR_Msk /;"	d
SPI_SR_UDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_SR_UDR_Pos /;"	d
SPI_TIMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_TIMODE_DISABLE /;"	d
SPI_TIMODE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_TIMODE_DISABLED /;"	d
SPI_TIMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define SPI_TIMODE_ENABLE /;"	d
SPI_TIMODE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SPI_TIMODE_ENABLED /;"	d
SPI_TXCRCR_TXCRC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_TXCRCR_TXCRC /;"	d
SPI_TXCRCR_TXCRC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_TXCRCR_TXCRC_Msk /;"	d
SPI_TXCRCR_TXCRC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SPI_TXCRCR_TXCRC_Pos /;"	d
SPI_TxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_TxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)$/;"	f	typeref:typename:void	file:
SPI_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51508
SPI_WaitFifoStateUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, u/;"	f	typeref:typename:HAL_StatusTypeDef	file:
SPI_WaitFlagStateUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_spi.c	/^static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, F/;"	f	typeref:typename:HAL_StatusTypeDef	file:
SPPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon6a8602f71008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anonffb61ee61008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anone48692670d08	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anone4871ec81008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon756d223a1008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon06ecd6361008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon06ece2f91008	typeref:typename:__IOM uint32_t
SPPR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Regis/;"	m	struct:__anon2db989db1008	typeref:typename:__IOM uint32_t
SPSEL	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anon6a8602f7070a::__anon6a8602f70808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anonffb016bb070a::__anonffb016bb0808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anonffb61ee6070a::__anonffb61ee60808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon06ecc532070a::__anon06ecc5320808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon27cf0196070a::__anon27cf01960808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon06ecc973070a::__anon06ecc9730808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anone4869267070a::__anone48692670808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon06ecd1f5070a::__anon06ecd1f50808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anone4871ec8070a::__anone4871ec80808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack-pointer select *\/$/;"	m	struct:__anon756d223a070a::__anon756d223a0808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon06ecd636070a::__anon06ecd6360808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon06ece2f9070a::__anon06ece2f90808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon2d834058070a::__anon2d8340580808	typeref:typename:uint32_t:1
SPSEL	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon2db989db070a::__anon2db989db0808	typeref:typename:uint32_t:1
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;             \/*!< TAMP Status register,                                     /;"	m	struct:__anon90f9dfd51408	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;           \/*!< FLASH Status register,                             Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;          \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon90f9dfd51008	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;          \/*!< RTC Status register,                                       Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;          \/*!< TIM status register,                      Address offset: 0x1/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;          \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon90f9dfd51908	typeref:typename:__IO uint32_t
SR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR;       \/*!< SPI Status register,                                 Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
SR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR1;          \/*!< PWR Power Status Register 1,                      Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
SR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SR2;          \/*!< PWR Power Status Register 2,                      Address of/;"	m	struct:__anon90f9dfd51108	typeref:typename:__IO uint32_t
SRAM_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SRAM_BASE /;"	d
SRAM_SIZE_MAX	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SRAM_SIZE_MAX /;"	d
SSD1306	Core/Src/ssd1306.c	/^static SSD1306_t SSD1306;$/;"	v	typeref:typename:SSD1306_t	file:
SSD1306_ACTIVATE_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_ACTIVATE_SCROLL /;"	d	file:
SSD1306_Buffer	Core/Src/ssd1306.c	/^static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT \/ 8];$/;"	v	typeref:typename:uint8_t[]	file:
SSD1306_Clear	Core/Src/ssd1306.c	/^void SSD1306_Clear (void)$/;"	f	typeref:typename:void
SSD1306_DEACTIVATE_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_DEACTIVATE_SCROLL /;"	d	file:
SSD1306_DrawBitmap	Core/Src/ssd1306.c	/^void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h,/;"	f	typeref:typename:void
SSD1306_DrawCircle	Core/Src/ssd1306.c	/^void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {$/;"	f	typeref:typename:void
SSD1306_DrawFilledCircle	Core/Src/ssd1306.c	/^void SSD1306_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {$/;"	f	typeref:typename:void
SSD1306_DrawFilledRectangle	Core/Src/ssd1306.c	/^void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t/;"	f	typeref:typename:void
SSD1306_DrawFilledTriangle	Core/Src/ssd1306.c	/^void SSD1306_DrawFilledTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3,/;"	f	typeref:typename:void
SSD1306_DrawLine	Core/Src/ssd1306.c	/^void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {$/;"	f	typeref:typename:void
SSD1306_DrawPixel	Core/Src/ssd1306.c	/^void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {$/;"	f	typeref:typename:void
SSD1306_DrawRectangle	Core/Src/ssd1306.c	/^void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {$/;"	f	typeref:typename:void
SSD1306_DrawTriangle	Core/Src/ssd1306.c	/^void SSD1306_DrawTriangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t x3, uint1/;"	f	typeref:typename:void
SSD1306_Fill	Core/Src/ssd1306.c	/^void SSD1306_Fill(SSD1306_COLOR_t color) {$/;"	f	typeref:typename:void
SSD1306_GotoXY	Core/Src/ssd1306.c	/^void SSD1306_GotoXY(uint16_t x, uint16_t y) {$/;"	f	typeref:typename:void
SSD1306_H	Core/Inc/ssd1306.h	/^#define SSD1306_H /;"	d
SSD1306_HEIGHT	Core/Inc/ssd1306.h	/^#define SSD1306_HEIGHT /;"	d
SSD1306_I2C_ADDR	Core/Inc/ssd1306.h	/^#define SSD1306_I2C_ADDR /;"	d
SSD1306_INVERTDISPLAY	Core/Src/ssd1306.c	/^#define SSD1306_INVERTDISPLAY /;"	d	file:
SSD1306_Init	Core/Src/ssd1306.c	/^uint8_t SSD1306_Init(void) {$/;"	f	typeref:typename:uint8_t
SSD1306_InvertDisplay	Core/Src/ssd1306.c	/^void SSD1306_InvertDisplay (int i)$/;"	f	typeref:typename:void
SSD1306_LEFT_HORIZONTAL_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_LEFT_HORIZONTAL_SCROLL /;"	d	file:
SSD1306_NORMALDISPLAY	Core/Src/ssd1306.c	/^#define SSD1306_NORMALDISPLAY /;"	d	file:
SSD1306_OFF	Core/Src/ssd1306.c	/^void SSD1306_OFF(void) {$/;"	f	typeref:typename:void
SSD1306_ON	Core/Src/ssd1306.c	/^void SSD1306_ON(void) {$/;"	f	typeref:typename:void
SSD1306_Putc	Core/Src/ssd1306.c	/^char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {$/;"	f	typeref:typename:char
SSD1306_Puts	Core/Src/ssd1306.c	/^char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {$/;"	f	typeref:typename:char
SSD1306_RIGHT_HORIZONTAL_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_RIGHT_HORIZONTAL_SCROLL /;"	d	file:
SSD1306_SET_VERTICAL_SCROLL_AREA	Core/Src/ssd1306.c	/^#define SSD1306_SET_VERTICAL_SCROLL_AREA /;"	d	file:
SSD1306_ScrollLeft	Core/Src/ssd1306.c	/^void SSD1306_ScrollLeft(uint8_t start_row, uint8_t end_row)$/;"	f	typeref:typename:void
SSD1306_ScrollRight	Core/Src/ssd1306.c	/^void SSD1306_ScrollRight(uint8_t start_row, uint8_t end_row)$/;"	f	typeref:typename:void
SSD1306_Scrolldiagleft	Core/Src/ssd1306.c	/^void SSD1306_Scrolldiagleft(uint8_t start_row, uint8_t end_row)$/;"	f	typeref:typename:void
SSD1306_Scrolldiagright	Core/Src/ssd1306.c	/^void SSD1306_Scrolldiagright(uint8_t start_row, uint8_t end_row)$/;"	f	typeref:typename:void
SSD1306_Stopscroll	Core/Src/ssd1306.c	/^void SSD1306_Stopscroll(void)$/;"	f	typeref:typename:void
SSD1306_ToggleInvert	Core/Src/ssd1306.c	/^void SSD1306_ToggleInvert(void) {$/;"	f	typeref:typename:void
SSD1306_UpdateScreen	Core/Src/ssd1306.c	/^void SSD1306_UpdateScreen(void) {$/;"	f	typeref:typename:void
SSD1306_VERTICAL_AND_LEFT_HORIZONTAL_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_VERTICAL_AND_LEFT_HORIZONTAL_SCROLL /;"	d	file:
SSD1306_VERTICAL_AND_RIGHT_HORIZONTAL_SCROLL	Core/Src/ssd1306.c	/^#define SSD1306_VERTICAL_AND_RIGHT_HORIZONTAL_SCROLL /;"	d	file:
SSD1306_WIDTH	Core/Inc/ssd1306.h	/^#define SSD1306_WIDTH /;"	d
SSD1306_WRITECOMMAND	Core/Src/ssd1306.c	/^#define SSD1306_WRITECOMMAND(/;"	d	file:
SSD1306_WRITEDATA	Core/Src/ssd1306.c	/^#define SSD1306_WRITEDATA(/;"	d	file:
SSD1306_t	Core/Src/ssd1306.c	/^} SSD1306_t;$/;"	t	typeref:struct:__anonecc56f190108	file:
SSPSR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anonffb016bb0d08	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anonffb61ee61008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
SSPSR	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Siz/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
SSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SSR;         \/*!< RTC sub second register,                                   Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
STATE_DHCP_DISCOVER	Core/Src/dhcp.c	/^#define STATE_DHCP_DISCOVER /;"	d	file:
STATE_DHCP_INIT	Core/Src/dhcp.c	/^#define STATE_DHCP_INIT /;"	d	file:
STATE_DHCP_LEASED	Core/Src/dhcp.c	/^#define STATE_DHCP_LEASED /;"	d	file:
STATE_DHCP_RELEASE	Core/Src/dhcp.c	/^#define STATE_DHCP_RELEASE /;"	d	file:
STATE_DHCP_REQUEST	Core/Src/dhcp.c	/^#define STATE_DHCP_REQUEST /;"	d	file:
STATE_DHCP_REREQUEST	Core/Src/dhcp.c	/^#define STATE_DHCP_REREQUEST /;"	d	file:
STATE_DHCP_STOP	Core/Src/dhcp.c	/^#define STATE_DHCP_STOP /;"	d	file:
STATE_HTTP_IDLE	Core/Inc/httpServer.h	/^#define STATE_HTTP_IDLE /;"	d
STATE_HTTP_REQ_DONE	Core/Inc/httpServer.h	/^#define STATE_HTTP_REQ_DONE /;"	d
STATE_HTTP_REQ_INPROC	Core/Inc/httpServer.h	/^#define STATE_HTTP_REQ_INPROC /;"	d
STATE_HTTP_RES_DONE	Core/Inc/httpServer.h	/^#define STATE_HTTP_RES_DONE /;"	d
STATE_HTTP_RES_INPROC	Core/Inc/httpServer.h	/^#define STATE_HTTP_RES_INPROC /;"	d
STATUS_ACCEPTED	Core/Inc/httpParser.h	/^#define		STATUS_ACCEPTED	/;"	d
STATUS_BAD_GATEWAY	Core/Inc/httpParser.h	/^#define		STATUS_BAD_GATEWAY	/;"	d
STATUS_BAD_REQ	Core/Inc/httpParser.h	/^#define		STATUS_BAD_REQ	/;"	d
STATUS_CREATED	Core/Inc/httpParser.h	/^#define		STATUS_CREATED	/;"	d
STATUS_FORBIDDEN	Core/Inc/httpParser.h	/^#define		STATUS_FORBIDDEN	/;"	d
STATUS_INT_SERR	Core/Inc/httpParser.h	/^#define		STATUS_INT_SERR	/;"	d
STATUS_MV_PERM	Core/Inc/httpParser.h	/^#define		STATUS_MV_PERM	/;"	d
STATUS_MV_TEMP	Core/Inc/httpParser.h	/^#define		STATUS_MV_TEMP	/;"	d
STATUS_NOT_FOUND	Core/Inc/httpParser.h	/^#define		STATUS_NOT_FOUND	/;"	d
STATUS_NOT_IMPL	Core/Inc/httpParser.h	/^#define		STATUS_NOT_IMPL	/;"	d
STATUS_NOT_MODIF	Core/Inc/httpParser.h	/^#define		STATUS_NOT_MODIF	/;"	d
STATUS_NO_CONTENT	Core/Inc/httpParser.h	/^#define		STATUS_NO_CONTENT	/;"	d
STATUS_OK	Core/Inc/httpParser.h	/^#define		STATUS_OK	/;"	d
STATUS_SERV_UNAVAIL	Core/Inc/httpParser.h	/^#define		STATUS_SERV_UNAVAIL	/;"	d
STATUS_UNAUTH	Core/Inc/httpParser.h	/^#define		STATUS_UNAUTH	/;"	d
STIR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrup/;"	m	struct:__anon6a8602f70a08	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon6a8602f70908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrup/;"	m	struct:__anonffb61ee60a08	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anonffb61ee60908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm3.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon06ecd1f50908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrup/;"	m	struct:__anone4871ec80a08	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm33.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anone4871ec80908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrup/;"	m	struct:__anon756d223a0a08	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm35p.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon756d223a0908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm4.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon06ecd6360908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrup/;"	m	struct:__anon06ece2f90a08	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_cm7.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon06ece2f90908	typeref:typename:__OM uint32_t
STIR	Drivers/CMSIS/Include/core_sc300.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt /;"	m	struct:__anon2db989db0908	typeref:typename:__OM uint32_t
STM32G0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define STM32G0$/;"	d
STM32G070xx_H	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define STM32G070xx_H$/;"	d
STM32G0xx_H	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define STM32G0xx_H$/;"	d
STM32G0xx_HAL_ADC_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc_ex.h	/^#define STM32G0xx_HAL_ADC_EX_H$/;"	d
STM32G0xx_HAL_ADC_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define STM32G0xx_HAL_ADC_H$/;"	d
STM32G0xx_HAL_CONF_H	Core/Inc/stm32g0xx_hal_conf.h	/^#define STM32G0xx_HAL_CONF_H$/;"	d
STM32G0xx_HAL_CORTEX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define STM32G0xx_HAL_CORTEX_H$/;"	d
STM32G0xx_HAL_CRC_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define STM32G0xx_HAL_CRC_EX_H$/;"	d
STM32G0xx_HAL_CRC_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define STM32G0xx_HAL_CRC_H$/;"	d
STM32G0xx_HAL_DEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define STM32G0xx_HAL_DEF$/;"	d
STM32G0xx_HAL_DMA_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^#define STM32G0xx_HAL_DMA_EX_H$/;"	d
STM32G0xx_HAL_DMA_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define STM32G0xx_HAL_DMA_H$/;"	d
STM32G0xx_HAL_EXTI_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^#define STM32G0xx_HAL_EXTI_H$/;"	d
STM32G0xx_HAL_FLASH_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash_ex.h	/^#define STM32G0xx_HAL_FLASH_EX_H$/;"	d
STM32G0xx_HAL_FLASH_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define STM32G0xx_HAL_FLASH_H$/;"	d
STM32G0xx_HAL_GPIO_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio_ex.h	/^#define STM32G0xx_HAL_GPIO_EX_H$/;"	d
STM32G0xx_HAL_GPIO_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define STM32G0xx_HAL_GPIO_H$/;"	d
STM32G0xx_HAL_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define STM32G0xx_HAL_H$/;"	d
STM32G0xx_HAL_I2C_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c_ex.h	/^#define STM32G0xx_HAL_I2C_EX_H$/;"	d
STM32G0xx_HAL_I2C_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define STM32G0xx_HAL_I2C_H$/;"	d
STM32G0xx_HAL_PWR_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define STM32G0xx_HAL_PWR_EX_H$/;"	d
STM32G0xx_HAL_PWR_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define STM32G0xx_HAL_PWR_H$/;"	d
STM32G0xx_HAL_RCC_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define STM32G0xx_HAL_RCC_EX_H$/;"	d
STM32G0xx_HAL_RCC_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define STM32G0xx_HAL_RCC_H$/;"	d
STM32G0xx_HAL_SPI_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi_ex.h	/^#define STM32G0xx_HAL_SPI_EX_H$/;"	d
STM32G0xx_HAL_SPI_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define STM32G0xx_HAL_SPI_H$/;"	d
STM32G0xx_HAL_TIM_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define STM32G0xx_HAL_TIM_EX_H$/;"	d
STM32G0xx_HAL_TIM_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define STM32G0xx_HAL_TIM_H$/;"	d
STM32G0xx_HAL_UART_EX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define STM32G0xx_HAL_UART_EX_H$/;"	d
STM32G0xx_HAL_UART_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define STM32G0xx_HAL_UART_H$/;"	d
STM32G0xx_LL_ADC_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define STM32G0xx_LL_ADC_H$/;"	d
STM32G0xx_LL_DMAMUX_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dmamux.h	/^#define STM32G0xx_LL_DMAMUX_H$/;"	d
STM32G0xx_LL_DMA_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define STM32G0xx_LL_DMA_H$/;"	d
STM32G0xx_LL_RCC_H	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define STM32G0xx_LL_RCC_H$/;"	d
STM32_HAL_LEGACY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define STM32_HAL_LEGACY$/;"	d
SUBDIRS	Debug/sources.mk	/^SUBDIRS := \\$/;"	m
SUBR	Core/Inc/w5500.h	/^#define SUBR /;"	d
SUCCESS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^  SUCCESS = 0,$/;"	e	enum:__anon998c3b0e0303
SU_FILES	Debug/sources.mk	/^SU_FILES := $/;"	m
SVC_Handler	Core/Src/stm32g0xx_it.c	/^void SVC_Handler(void)$/;"	f	typeref:typename:void
SVC_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  SVC_IRQn                    = -5,     \/*!< 11 Cortex-M SV Call Interrupt                     /;"	e	enum:__anon90f9dfd50103
SWIER1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t SWIER1;         \/*!< EXTI Software Interrupt event Register 1,        Address o/;"	m	struct:__anon90f9dfd50c08	typeref:typename:__IO uint32_t
SYSCFG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG /;"	d
SYSCFG_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_BASE /;"	d
SYSCFG_BOOT_MAINFLASH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BOOT_MAINFLASH /;"	d
SYSCFG_BOOT_SRAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BOOT_SRAM /;"	d
SYSCFG_BOOT_SYSTEMFLASH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BOOT_SYSTEMFLASH /;"	d
SYSCFG_BREAK_ECC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BREAK_ECC /;"	d
SYSCFG_BREAK_LOCKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BREAK_LOCKUP /;"	d
SYSCFG_BREAK_PVD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BREAK_PVD /;"	d
SYSCFG_BREAK_SP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_BREAK_SP /;"	d
SYSCFG_CDEN_PA1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PA1 /;"	d
SYSCFG_CDEN_PA13	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PA13 /;"	d
SYSCFG_CDEN_PA3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PA3 /;"	d
SYSCFG_CDEN_PA5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PA5 /;"	d
SYSCFG_CDEN_PA6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PA6 /;"	d
SYSCFG_CDEN_PB0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PB0 /;"	d
SYSCFG_CDEN_PB1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PB1 /;"	d
SYSCFG_CDEN_PB2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_CDEN_PB2 /;"	d
SYSCFG_CFGR1_BOOSTEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_BOOSTEN /;"	d
SYSCFG_CFGR1_BOOSTEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_BOOSTEN_Msk /;"	d
SYSCFG_CFGR1_BOOSTEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_BOOSTEN_Pos /;"	d
SYSCFG_CFGR1_I2C1_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C1_FMP /;"	d
SYSCFG_CFGR1_I2C1_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C1_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C1_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C1_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C2_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C2_FMP /;"	d
SYSCFG_CFGR1_I2C2_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C2_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C2_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C2_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PA10_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA10_FMP /;"	d
SYSCFG_CFGR1_I2C_PA10_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA10_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PA10_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PA9_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA9_FMP /;"	d
SYSCFG_CFGR1_I2C_PA9_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA9_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PA9_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PB6_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB6_FMP /;"	d
SYSCFG_CFGR1_I2C_PB6_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB6_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PB6_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PB7_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB7_FMP /;"	d
SYSCFG_CFGR1_I2C_PB7_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB7_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PB7_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PB8_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB8_FMP /;"	d
SYSCFG_CFGR1_I2C_PB8_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB8_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PB8_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos /;"	d
SYSCFG_CFGR1_I2C_PB9_FMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB9_FMP /;"	d
SYSCFG_CFGR1_I2C_PB9_FMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB9_FMP_Msk /;"	d
SYSCFG_CFGR1_I2C_PB9_FMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos /;"	d
SYSCFG_CFGR1_IR_MOD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_MOD /;"	d
SYSCFG_CFGR1_IR_MOD_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_MOD_0 /;"	d
SYSCFG_CFGR1_IR_MOD_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_MOD_1 /;"	d
SYSCFG_CFGR1_IR_MOD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_MOD_Msk /;"	d
SYSCFG_CFGR1_IR_MOD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_MOD_Pos /;"	d
SYSCFG_CFGR1_IR_POL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_POL /;"	d
SYSCFG_CFGR1_IR_POL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_POL_Msk /;"	d
SYSCFG_CFGR1_IR_POL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_IR_POL_Pos /;"	d
SYSCFG_CFGR1_MEM_MODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_MEM_MODE /;"	d
SYSCFG_CFGR1_MEM_MODE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_MEM_MODE_0 /;"	d
SYSCFG_CFGR1_MEM_MODE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_MEM_MODE_1 /;"	d
SYSCFG_CFGR1_MEM_MODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_MEM_MODE_Msk /;"	d
SYSCFG_CFGR1_MEM_MODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_MEM_MODE_Pos /;"	d
SYSCFG_CFGR1_PA11_RMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA11_RMP /;"	d
SYSCFG_CFGR1_PA11_RMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA11_RMP_Msk /;"	d
SYSCFG_CFGR1_PA11_RMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA11_RMP_Pos /;"	d
SYSCFG_CFGR1_PA12_RMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA12_RMP /;"	d
SYSCFG_CFGR1_PA12_RMP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA12_RMP_Msk /;"	d
SYSCFG_CFGR1_PA12_RMP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_PA12_RMP_Pos /;"	d
SYSCFG_CFGR1_UCPD1_STROBE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD1_STROBE /;"	d
SYSCFG_CFGR1_UCPD1_STROBE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD1_STROBE_Msk /;"	d
SYSCFG_CFGR1_UCPD1_STROBE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD1_STROBE_Pos /;"	d
SYSCFG_CFGR1_UCPD2_STROBE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD2_STROBE /;"	d
SYSCFG_CFGR1_UCPD2_STROBE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD2_STROBE_Msk /;"	d
SYSCFG_CFGR1_UCPD2_STROBE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR1_UCPD2_STROBE_Pos /;"	d
SYSCFG_CFGR2_CLL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_CLL /;"	d
SYSCFG_CFGR2_CLL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_CLL_Msk /;"	d
SYSCFG_CFGR2_CLL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_CLL_Pos /;"	d
SYSCFG_CFGR2_ECCL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_ECCL /;"	d
SYSCFG_CFGR2_ECCL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_ECCL_Msk /;"	d
SYSCFG_CFGR2_ECCL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_ECCL_Pos /;"	d
SYSCFG_CFGR2_SPF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPF /;"	d
SYSCFG_CFGR2_SPF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPF_Msk /;"	d
SYSCFG_CFGR2_SPF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPF_Pos /;"	d
SYSCFG_CFGR2_SPL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPL /;"	d
SYSCFG_CFGR2_SPL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPL_Msk /;"	d
SYSCFG_CFGR2_SPL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SPL_Pos /;"	d
SYSCFG_CFGR2_SRAM_PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_CFGR2_SRAM_PE /;"	d
SYSCFG_FASTMODEPLUS_I2C1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_I2C1 /;"	d
SYSCFG_FASTMODEPLUS_I2C2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_I2C2 /;"	d
SYSCFG_FASTMODEPLUS_I2C3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_I2C3 /;"	d
SYSCFG_FASTMODEPLUS_PA10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PA10 /;"	d
SYSCFG_FASTMODEPLUS_PA9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PA9 /;"	d
SYSCFG_FASTMODEPLUS_PB6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PB6 /;"	d
SYSCFG_FASTMODEPLUS_PB7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PB7 /;"	d
SYSCFG_FASTMODEPLUS_PB8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PB8 /;"	d
SYSCFG_FASTMODEPLUS_PB9	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_FASTMODEPLUS_PB9 /;"	d
SYSCFG_FLAG_RC48	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_RC48 /;"	d
SYSCFG_FLAG_SENSOR_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_SENSOR_ADC /;"	d
SYSCFG_FLAG_VREF_ADC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_VREF_ADC /;"	d
SYSCFG_FLAG_VREF_READY	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SYSCFG_FLAG_VREF_READY /;"	d
SYSCFG_ITLINE0_SR_EWDG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE0_SR_EWDG /;"	d
SYSCFG_ITLINE0_SR_EWDG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE0_SR_EWDG_Msk /;"	d
SYSCFG_ITLINE0_SR_EWDG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE0_SR_EWDG_Pos /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH2 /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH2_Msk /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH2_Pos /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH3 /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH3_Msk /;"	d
SYSCFG_ITLINE10_SR_DMA1_CH3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE10_SR_DMA1_CH3_Pos /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH4 /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH4_Msk /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH4_Pos /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH5 /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH5_Msk /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH5_Pos /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH6 /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH6_Msk /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH6_Pos /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH7 /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH7_Msk /;"	d
SYSCFG_ITLINE11_SR_DMA1_CH7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMA1_CH7_Pos /;"	d
SYSCFG_ITLINE11_SR_DMAMUX1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMAMUX1 /;"	d
SYSCFG_ITLINE11_SR_DMAMUX1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMAMUX1_Msk /;"	d
SYSCFG_ITLINE11_SR_DMAMUX1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE11_SR_DMAMUX1_Pos /;"	d
SYSCFG_ITLINE12_SR_ADC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE12_SR_ADC /;"	d
SYSCFG_ITLINE12_SR_ADC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE12_SR_ADC_Msk /;"	d
SYSCFG_ITLINE12_SR_ADC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE12_SR_ADC_Pos /;"	d
SYSCFG_ITLINE13_SR_TIM1_BRK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_BRK /;"	d
SYSCFG_ITLINE13_SR_TIM1_BRK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_BRK_Msk /;"	d
SYSCFG_ITLINE13_SR_TIM1_BRK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_BRK_Pos /;"	d
SYSCFG_ITLINE13_SR_TIM1_CCU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_CCU /;"	d
SYSCFG_ITLINE13_SR_TIM1_CCU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_CCU_Msk /;"	d
SYSCFG_ITLINE13_SR_TIM1_CCU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_CCU_Pos /;"	d
SYSCFG_ITLINE13_SR_TIM1_TRG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_TRG /;"	d
SYSCFG_ITLINE13_SR_TIM1_TRG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_TRG_Msk /;"	d
SYSCFG_ITLINE13_SR_TIM1_TRG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_TRG_Pos /;"	d
SYSCFG_ITLINE13_SR_TIM1_UPD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_UPD /;"	d
SYSCFG_ITLINE13_SR_TIM1_UPD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_UPD_Msk /;"	d
SYSCFG_ITLINE13_SR_TIM1_UPD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE13_SR_TIM1_UPD_Pos /;"	d
SYSCFG_ITLINE14_SR_TIM1_CC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE14_SR_TIM1_CC /;"	d
SYSCFG_ITLINE14_SR_TIM1_CC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE14_SR_TIM1_CC_Msk /;"	d
SYSCFG_ITLINE14_SR_TIM1_CC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE14_SR_TIM1_CC_Pos /;"	d
SYSCFG_ITLINE16_SR_TIM3_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE16_SR_TIM3_GLB /;"	d
SYSCFG_ITLINE16_SR_TIM3_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE16_SR_TIM3_GLB_Msk /;"	d
SYSCFG_ITLINE16_SR_TIM3_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE16_SR_TIM3_GLB_Pos /;"	d
SYSCFG_ITLINE17_SR_TIM6_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE17_SR_TIM6_GLB /;"	d
SYSCFG_ITLINE17_SR_TIM6_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE17_SR_TIM6_GLB_Msk /;"	d
SYSCFG_ITLINE17_SR_TIM6_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE17_SR_TIM6_GLB_Pos /;"	d
SYSCFG_ITLINE18_SR_TIM7_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE18_SR_TIM7_GLB /;"	d
SYSCFG_ITLINE18_SR_TIM7_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE18_SR_TIM7_GLB_Msk /;"	d
SYSCFG_ITLINE18_SR_TIM7_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE18_SR_TIM7_GLB_Pos /;"	d
SYSCFG_ITLINE19_SR_TIM14_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE19_SR_TIM14_GLB /;"	d
SYSCFG_ITLINE19_SR_TIM14_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE19_SR_TIM14_GLB_Msk /;"	d
SYSCFG_ITLINE19_SR_TIM14_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE19_SR_TIM14_GLB_Pos /;"	d
SYSCFG_ITLINE20_SR_TIM15_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE20_SR_TIM15_GLB /;"	d
SYSCFG_ITLINE20_SR_TIM15_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE20_SR_TIM15_GLB_Msk /;"	d
SYSCFG_ITLINE20_SR_TIM15_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE20_SR_TIM15_GLB_Pos /;"	d
SYSCFG_ITLINE21_SR_TIM16_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE21_SR_TIM16_GLB /;"	d
SYSCFG_ITLINE21_SR_TIM16_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE21_SR_TIM16_GLB_Msk /;"	d
SYSCFG_ITLINE21_SR_TIM16_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE21_SR_TIM16_GLB_Pos /;"	d
SYSCFG_ITLINE22_SR_TIM17_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE22_SR_TIM17_GLB /;"	d
SYSCFG_ITLINE22_SR_TIM17_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE22_SR_TIM17_GLB_Msk /;"	d
SYSCFG_ITLINE22_SR_TIM17_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE22_SR_TIM17_GLB_Pos /;"	d
SYSCFG_ITLINE23_SR_I2C1_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE23_SR_I2C1_GLB /;"	d
SYSCFG_ITLINE23_SR_I2C1_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE23_SR_I2C1_GLB_Msk /;"	d
SYSCFG_ITLINE23_SR_I2C1_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE23_SR_I2C1_GLB_Pos /;"	d
SYSCFG_ITLINE24_SR_I2C2_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE24_SR_I2C2_GLB /;"	d
SYSCFG_ITLINE24_SR_I2C2_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE24_SR_I2C2_GLB_Msk /;"	d
SYSCFG_ITLINE24_SR_I2C2_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE24_SR_I2C2_GLB_Pos /;"	d
SYSCFG_ITLINE25_SR_SPI1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE25_SR_SPI1 /;"	d
SYSCFG_ITLINE25_SR_SPI1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE25_SR_SPI1_Msk /;"	d
SYSCFG_ITLINE25_SR_SPI1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE25_SR_SPI1_Pos /;"	d
SYSCFG_ITLINE26_SR_SPI2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE26_SR_SPI2 /;"	d
SYSCFG_ITLINE26_SR_SPI2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE26_SR_SPI2_Msk /;"	d
SYSCFG_ITLINE26_SR_SPI2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE26_SR_SPI2_Pos /;"	d
SYSCFG_ITLINE27_SR_USART1_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE27_SR_USART1_GLB /;"	d
SYSCFG_ITLINE27_SR_USART1_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE27_SR_USART1_GLB_Msk /;"	d
SYSCFG_ITLINE27_SR_USART1_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE27_SR_USART1_GLB_Pos /;"	d
SYSCFG_ITLINE28_SR_USART2_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE28_SR_USART2_GLB /;"	d
SYSCFG_ITLINE28_SR_USART2_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE28_SR_USART2_GLB_Msk /;"	d
SYSCFG_ITLINE28_SR_USART2_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE28_SR_USART2_GLB_Pos /;"	d
SYSCFG_ITLINE29_SR_USART3_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART3_GLB /;"	d
SYSCFG_ITLINE29_SR_USART3_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART3_GLB_Msk /;"	d
SYSCFG_ITLINE29_SR_USART3_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART3_GLB_Pos /;"	d
SYSCFG_ITLINE29_SR_USART4_GLB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART4_GLB /;"	d
SYSCFG_ITLINE29_SR_USART4_GLB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART4_GLB_Msk /;"	d
SYSCFG_ITLINE29_SR_USART4_GLB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE29_SR_USART4_GLB_Pos /;"	d
SYSCFG_ITLINE2_SR_RTC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_RTC /;"	d
SYSCFG_ITLINE2_SR_RTC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_RTC_Msk /;"	d
SYSCFG_ITLINE2_SR_RTC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_RTC_Pos /;"	d
SYSCFG_ITLINE2_SR_TAMPER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_TAMPER /;"	d
SYSCFG_ITLINE2_SR_TAMPER_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_TAMPER_Msk /;"	d
SYSCFG_ITLINE2_SR_TAMPER_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE2_SR_TAMPER_Pos /;"	d
SYSCFG_ITLINE3_SR_FLASH_ECC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ECC /;"	d
SYSCFG_ITLINE3_SR_FLASH_ECC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ECC_Msk /;"	d
SYSCFG_ITLINE3_SR_FLASH_ECC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ECC_Pos /;"	d
SYSCFG_ITLINE3_SR_FLASH_ITF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ITF /;"	d
SYSCFG_ITLINE3_SR_FLASH_ITF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ITF_Msk /;"	d
SYSCFG_ITLINE3_SR_FLASH_ITF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE3_SR_FLASH_ITF_Pos /;"	d
SYSCFG_ITLINE4_SR_CLK_CTRL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE4_SR_CLK_CTRL /;"	d
SYSCFG_ITLINE4_SR_CLK_CTRL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE4_SR_CLK_CTRL_Msk /;"	d
SYSCFG_ITLINE4_SR_CLK_CTRL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE4_SR_CLK_CTRL_Pos /;"	d
SYSCFG_ITLINE5_SR_EXTI0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI0 /;"	d
SYSCFG_ITLINE5_SR_EXTI0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI0_Msk /;"	d
SYSCFG_ITLINE5_SR_EXTI0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI0_Pos /;"	d
SYSCFG_ITLINE5_SR_EXTI1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI1 /;"	d
SYSCFG_ITLINE5_SR_EXTI1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI1_Msk /;"	d
SYSCFG_ITLINE5_SR_EXTI1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE5_SR_EXTI1_Pos /;"	d
SYSCFG_ITLINE6_SR_EXTI2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI2 /;"	d
SYSCFG_ITLINE6_SR_EXTI2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI2_Msk /;"	d
SYSCFG_ITLINE6_SR_EXTI2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI2_Pos /;"	d
SYSCFG_ITLINE6_SR_EXTI3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI3 /;"	d
SYSCFG_ITLINE6_SR_EXTI3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI3_Msk /;"	d
SYSCFG_ITLINE6_SR_EXTI3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE6_SR_EXTI3_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI10	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI10 /;"	d
SYSCFG_ITLINE7_SR_EXTI10_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI10_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI10_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI10_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI11	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI11 /;"	d
SYSCFG_ITLINE7_SR_EXTI11_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI11_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI11_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI11_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI12	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI12 /;"	d
SYSCFG_ITLINE7_SR_EXTI12_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI12_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI12_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI12_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI13	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI13 /;"	d
SYSCFG_ITLINE7_SR_EXTI13_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI13_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI13_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI13_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI14 /;"	d
SYSCFG_ITLINE7_SR_EXTI14_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI14_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI14_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI14_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI15 /;"	d
SYSCFG_ITLINE7_SR_EXTI15_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI15_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI15_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI15_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI4 /;"	d
SYSCFG_ITLINE7_SR_EXTI4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI4_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI4_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI5 /;"	d
SYSCFG_ITLINE7_SR_EXTI5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI5_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI5_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI6 /;"	d
SYSCFG_ITLINE7_SR_EXTI6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI6_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI6_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI7 /;"	d
SYSCFG_ITLINE7_SR_EXTI7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI7_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI7_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI8 /;"	d
SYSCFG_ITLINE7_SR_EXTI8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI8_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI8_Pos /;"	d
SYSCFG_ITLINE7_SR_EXTI9	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI9 /;"	d
SYSCFG_ITLINE7_SR_EXTI9_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI9_Msk /;"	d
SYSCFG_ITLINE7_SR_EXTI9_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE7_SR_EXTI9_Pos /;"	d
SYSCFG_ITLINE9_SR_DMA1_CH1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE9_SR_DMA1_CH1 /;"	d
SYSCFG_ITLINE9_SR_DMA1_CH1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE9_SR_DMA1_CH1_Msk /;"	d
SYSCFG_ITLINE9_SR_DMA1_CH1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define SYSCFG_ITLINE9_SR_DMA1_CH1_Pos /;"	d
SYSCFG_REMAP_PA11	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_REMAP_PA11 /;"	d
SYSCFG_REMAP_PA12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_REMAP_PA12 /;"	d
SYSCFG_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51608
SYSCFG_UCPD1_STROBE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_UCPD1_STROBE /;"	d
SYSCFG_UCPD2_STROBE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_UCPD2_STROBE /;"	d
SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE /;"	d
SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE /;"	d
SYSCFG_VREFBUF_VOLTAGE_SCALE0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 /;"	d
SYSCFG_VREFBUF_VOLTAGE_SCALE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 /;"	d
SYSCLKSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^  uint32_t SYSCLKSource;          \/*!< The clock source used as system clock (SYSCLK).$/;"	m	struct:__anon8dc819ab0308	typeref:typename:uint32_t
SYSCLK_Frequency	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^  uint32_t SYSCLK_Frequency;        \/*!< SYSCLK clock frequency *\/$/;"	m	struct:__anon997cedce0108	typeref:typename:uint32_t
SYSTEM_STM32G0XX_H	Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h	/^#define SYSTEM_STM32G0XX_H$/;"	d
SYSTICK_CLKSOURCE_HCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define SYSTICK_CLKSOURCE_HCLK /;"	d
SYSTICK_CLKSOURCE_HCLK_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^#define SYSTICK_CLKSOURCE_HCLK_DIV8 /;"	d
S_DEPS	Debug/sources.mk	/^S_DEPS := $/;"	m
S_SRCS	Debug/sources.mk	/^S_SRCS := $/;"	m
S_UPPER_DEPS	Debug/sources.mk	/^S_UPPER_DEPS := $/;"	m
S_UPPER_SRCS	Debug/sources.mk	/^S_UPPER_SRCS := $/;"	m
SamplingTime	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t SamplingTime;           \/*!< Sampling time value to be set for the selected channel.$/;"	m	struct:__anon8c95057b0308	typeref:typename:uint32_t
SamplingTimeCommon1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t SamplingTimeCommon1;   \/*!< Set sampling time common to a group of channels.$/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
SamplingTimeCommon2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t SamplingTimeCommon2;   \/*!< Set sampling time common to a group of channels, second /;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
ScanConvMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t ScanConvMode;          \/*!< Configure the sequencer of ADC group regular.$/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
SdioClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define SdioClockSelection /;"	d
Sdmmc1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define Sdmmc1ClockSelection /;"	d
SecSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t SecSize;           \/*!< This parameter defines securable memory area width in number/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
SecSize2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t SecSize2;           \/*!< This parameter defines securable memory area width in numbe/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
SequencerDiscont	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t SequencerDiscont;            \/*!< Set ADC group regular sequencer discontinuous mode/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
SequencerLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t SequencerLength;             \/*!< Set ADC group regular sequencer length.$/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
SignalID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t SignalID;            \/*!< Specifies the ID of the signal used for DMAMUX request gen/;"	m	struct:__anon3bd4b8210208	typeref:typename:uint32_t
Size	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t Size;                  \/*!< Specifies the size of the region to protect.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
SlaveAddr_MSK	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define SlaveAddr_MSK /;"	d	file:
SlaveAddr_SHIFT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define SlaveAddr_SHIFT /;"	d	file:
SlaveMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  SlaveMode;         \/*!< Slave mode selection$/;"	m	struct:__anon8defbf7d0908	typeref:typename:uint32_t
SlaveRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);            \/*!< I2C Slave Rx /;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
SlaveTxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c);            \/*!< I2C Slave Tx /;"	m	struct:__I2C_HandleTypeDef	typeref:typename:void (*)(struct __I2C_HandleTypeDef * hi2c)
Sn_CR	Core/Inc/w5500.h	/^#define Sn_CR(/;"	d
Sn_CR_CLOSE	Core/Inc/w5500.h	/^#define Sn_CR_CLOSE /;"	d
Sn_CR_CONNECT	Core/Inc/w5500.h	/^#define Sn_CR_CONNECT /;"	d
Sn_CR_DISCON	Core/Inc/w5500.h	/^#define Sn_CR_DISCON /;"	d
Sn_CR_LISTEN	Core/Inc/w5500.h	/^#define Sn_CR_LISTEN /;"	d
Sn_CR_OPEN	Core/Inc/w5500.h	/^#define Sn_CR_OPEN /;"	d
Sn_CR_RECV	Core/Inc/w5500.h	/^#define Sn_CR_RECV /;"	d
Sn_CR_SEND	Core/Inc/w5500.h	/^#define Sn_CR_SEND /;"	d
Sn_CR_SEND_KEEP	Core/Inc/w5500.h	/^#define Sn_CR_SEND_KEEP /;"	d
Sn_CR_SEND_MAC	Core/Inc/w5500.h	/^#define Sn_CR_SEND_MAC /;"	d
Sn_DHAR	Core/Inc/w5500.h	/^#define Sn_DHAR(/;"	d
Sn_DIPR	Core/Inc/w5500.h	/^#define Sn_DIPR(/;"	d
Sn_DPORT	Core/Inc/w5500.h	/^#define Sn_DPORT(/;"	d
Sn_FRAG	Core/Inc/w5500.h	/^#define Sn_FRAG(/;"	d
Sn_IMR	Core/Inc/w5500.h	/^#define Sn_IMR(/;"	d
Sn_IR	Core/Inc/w5500.h	/^#define Sn_IR(/;"	d
Sn_IR_CON	Core/Inc/w5500.h	/^#define Sn_IR_CON /;"	d
Sn_IR_DISCON	Core/Inc/w5500.h	/^#define Sn_IR_DISCON /;"	d
Sn_IR_RECV	Core/Inc/w5500.h	/^#define Sn_IR_RECV /;"	d
Sn_IR_SENDOK	Core/Inc/w5500.h	/^#define Sn_IR_SENDOK /;"	d
Sn_IR_TIMEOUT	Core/Inc/w5500.h	/^#define Sn_IR_TIMEOUT /;"	d
Sn_KPALVTR	Core/Inc/w5500.h	/^#define Sn_KPALVTR(/;"	d
Sn_MR	Core/Inc/w5500.h	/^#define Sn_MR(/;"	d
Sn_MR_BCASTB	Core/Inc/w5500.h	/^#define Sn_MR_BCASTB /;"	d
Sn_MR_CLOSE	Core/Inc/w5500.h	/^#define Sn_MR_CLOSE /;"	d
Sn_MR_IPRAW	Core/Inc/w5500.h	/^#define Sn_MR_IPRAW /;"	d
Sn_MR_MACRAW	Core/Inc/w5500.h	/^#define Sn_MR_MACRAW /;"	d
Sn_MR_MC	Core/Inc/w5500.h	/^#define Sn_MR_MC /;"	d
Sn_MR_MFEN	Core/Inc/w5500.h	/^#define Sn_MR_MFEN /;"	d
Sn_MR_MIP6B	Core/Inc/w5500.h	/^#define Sn_MR_MIP6B /;"	d
Sn_MR_MMB	Core/Inc/w5500.h	/^#define Sn_MR_MMB /;"	d
Sn_MR_MULTI	Core/Inc/w5500.h	/^#define Sn_MR_MULTI /;"	d
Sn_MR_ND	Core/Inc/w5500.h	/^#define Sn_MR_ND /;"	d
Sn_MR_TCP	Core/Inc/w5500.h	/^#define Sn_MR_TCP /;"	d
Sn_MR_UCASTB	Core/Inc/w5500.h	/^#define Sn_MR_UCASTB /;"	d
Sn_MR_UDP	Core/Inc/w5500.h	/^#define Sn_MR_UDP /;"	d
Sn_MSSR	Core/Inc/w5500.h	/^#define Sn_MSSR(/;"	d
Sn_PORT	Core/Inc/w5500.h	/^#define Sn_PORT(/;"	d
Sn_RXBUF_SIZE	Core/Inc/w5500.h	/^#define Sn_RXBUF_SIZE(/;"	d
Sn_RX_RD	Core/Inc/w5500.h	/^#define Sn_RX_RD(/;"	d
Sn_RX_RSR	Core/Inc/w5500.h	/^#define Sn_RX_RSR(/;"	d
Sn_RX_WR	Core/Inc/w5500.h	/^#define Sn_RX_WR(/;"	d
Sn_SR	Core/Inc/w5500.h	/^#define Sn_SR(/;"	d
Sn_TOS	Core/Inc/w5500.h	/^#define Sn_TOS(/;"	d
Sn_TTL	Core/Inc/w5500.h	/^#define Sn_TTL(/;"	d
Sn_TXBUF_SIZE	Core/Inc/w5500.h	/^#define Sn_TXBUF_SIZE(/;"	d
Sn_TX_FSR	Core/Inc/w5500.h	/^#define Sn_TX_FSR(/;"	d
Sn_TX_RD	Core/Inc/w5500.h	/^#define Sn_TX_RD(/;"	d
Sn_TX_WR	Core/Inc/w5500.h	/^#define Sn_TX_WR(/;"	d
Source	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Source;                \/*!< Specifies the SYNC signal source.$/;"	m	struct:__anon2a524e270208	typeref:typename:uint32_t
Source	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^  uint32_t Source;         \/*!< Specifies the source of the timer break input.$/;"	m	struct:__anone806fab90208	typeref:typename:uint32_t
Speed	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^  uint32_t Speed;      \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon2e1226620108	typeref:typename:uint32_t
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  __IO uint32_t                 State;                  \/*!< ADC communication state (bitmap of/;"	m	struct:__ADC_HandleTypeDef	typeref:typename:__IO uint32_t
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^  __IO HAL_CRC_StateTypeDef   State;       \/*!< CRC communication state      *\/$/;"	m	struct:__anon8cc0e3cb0308	typeref:typename:__IO HAL_CRC_StateTypeDef
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  __IO HAL_DMA_StateTypeDef       State;                              \/*!< DMA transfer state  /;"	m	struct:__DMA_HandleTypeDef	typeref:typename:__IO HAL_DMA_StateTypeDef
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO HAL_I2C_StateTypeDef  State;          \/*!< I2C communication state                   *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO HAL_I2C_StateTypeDef
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  __IO HAL_SPI_StateTypeDef  State;          \/*!< SPI communication state                  *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:__IO HAL_SPI_StateTypeDef
State	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  __IO HAL_TIM_StateTypeDef          State;             \/*!< TIM operation state               /;"	m	struct:__TIM_HandleTypeDef	typeref:typename:__IO HAL_TIM_StateTypeDef
StopBits	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
StorageType	Core/Inc/httpServer.h	/^}StorageType;$/;"	t	typeref:enum:__anon07a8c4330103
SubRegionDisable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t SubRegionDisable;      \/*!< Specifies the number of the subregion protection to disab/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
Swap	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t Swap;                  \/*!< Specifies whether TX and RX pins are swapped.$/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
SyncEnable	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  FunctionalState SyncEnable;   \/*!< Specifies if the synchronization shall be enabled or disab/;"	m	struct:__anon3bd4b8210108	typeref:typename:FunctionalState
SyncPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t SyncPolarity;        \/*!< Specifies the polarity of the signal on which the DMA requ/;"	m	struct:__anon3bd4b8210108	typeref:typename:uint32_t
SyncSignalID	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^  uint32_t SyncSignalID;        \/*!< Specifies the synchronization signal gating the DMA reques/;"	m	struct:__anon3bd4b8210108	typeref:typename:uint32_t
SysTick	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm23.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm33.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick /;"	d
SysTick	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_BASE /;"	d
SysTick_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_BASE /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_BASE_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SysTick_BASE_NS /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_NOREF_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_SKEW_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CALIB_TENMS_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_ENABLE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_CTRL_TICKINT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Config	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
SysTick_Handler	Core/Src/stm32g0xx_it.c	/^void SysTick_Handler(void)$/;"	f	typeref:typename:void
SysTick_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M System Tick Interrupt                 /;"	e	enum:__anon90f9dfd50103
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_LOAD_RELOAD_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define SysTick_NS /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define SysTick_NS /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define SysTick_NS /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_cm23.h	/^  #define SysTick_NS /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_cm33.h	/^  #define SysTick_NS /;"	d
SysTick_NS	Drivers/CMSIS/Include/core_cm35p.h	/^  #define SysTick_NS /;"	d
SysTick_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon6a8602f70c08
SysTick_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anonffb016bb0b08
SysTick_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anonffb61ee60c08
SysTick_Type	Drivers/CMSIS/Include/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon06ecc5320b08
SysTick_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon27cf01960b08
SysTick_Type	Drivers/CMSIS/Include/core_cm1.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon06ecc9730c08
SysTick_Type	Drivers/CMSIS/Include/core_cm23.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anone48692670b08
SysTick_Type	Drivers/CMSIS/Include/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon06ecd1f50c08
SysTick_Type	Drivers/CMSIS/Include/core_cm33.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anone4871ec80c08
SysTick_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon756d223a0c08
SysTick_Type	Drivers/CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon06ecd6360c08
SysTick_Type	Drivers/CMSIS/Include/core_cm7.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon06ece2f90c08
SysTick_Type	Drivers/CMSIS/Include/core_sc000.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon2d8340580c08
SysTick_Type	Drivers/CMSIS/Include/core_sc300.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon2db989db0c08
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SysTick_VAL_CURRENT_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SystemClock_Config	Core/Src/main.c	/^void SystemClock_Config(void)$/;"	f	typeref:typename:void
SystemCoreClock	Core/Src/system_stm32g0xx.c	/^  uint32_t SystemCoreClock = 16000000UL;$/;"	v	typeref:typename:uint32_t
SystemCoreClockUpdate	Core/Src/system_stm32g0xx.c	/^void SystemCoreClockUpdate(void)$/;"	f	typeref:typename:void
SystemInit	Core/Src/system_stm32g0xx.c	/^void SystemInit(void)$/;"	f	typeref:typename:void
T	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:1
T	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
TAMP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP /;"	d
TAMP_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BASE /;"	d
TAMP_BKP0R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP0R /;"	d
TAMP_BKP0R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP0R_Msk /;"	d
TAMP_BKP0R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP0R_Pos /;"	d
TAMP_BKP1R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP1R /;"	d
TAMP_BKP1R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP1R_Msk /;"	d
TAMP_BKP1R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP1R_Pos /;"	d
TAMP_BKP2R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP2R /;"	d
TAMP_BKP2R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP2R_Msk /;"	d
TAMP_BKP2R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP2R_Pos /;"	d
TAMP_BKP3R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP3R /;"	d
TAMP_BKP3R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP3R_Msk /;"	d
TAMP_BKP3R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP3R_Pos /;"	d
TAMP_BKP4R	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP4R /;"	d
TAMP_BKP4R_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP4R_Msk /;"	d
TAMP_BKP4R_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_BKP4R_Pos /;"	d
TAMP_CR1_ITAMP3E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP3E /;"	d
TAMP_CR1_ITAMP3E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP3E_Msk /;"	d
TAMP_CR1_ITAMP3E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP3E_Pos /;"	d
TAMP_CR1_ITAMP4E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP4E /;"	d
TAMP_CR1_ITAMP4E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP4E_Msk /;"	d
TAMP_CR1_ITAMP4E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP4E_Pos /;"	d
TAMP_CR1_ITAMP5E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP5E /;"	d
TAMP_CR1_ITAMP5E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP5E_Msk /;"	d
TAMP_CR1_ITAMP5E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP5E_Pos /;"	d
TAMP_CR1_ITAMP6E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP6E /;"	d
TAMP_CR1_ITAMP6E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP6E_Msk /;"	d
TAMP_CR1_ITAMP6E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_ITAMP6E_Pos /;"	d
TAMP_CR1_TAMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP1E /;"	d
TAMP_CR1_TAMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP1E_Msk /;"	d
TAMP_CR1_TAMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP1E_Pos /;"	d
TAMP_CR1_TAMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP2E /;"	d
TAMP_CR1_TAMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP2E_Msk /;"	d
TAMP_CR1_TAMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR1_TAMP2E_Pos /;"	d
TAMP_CR2_TAMP1MSK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1MSK /;"	d
TAMP_CR2_TAMP1MSK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1MSK_Msk /;"	d
TAMP_CR2_TAMP1MSK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1MSK_Pos /;"	d
TAMP_CR2_TAMP1NOERASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1NOERASE /;"	d
TAMP_CR2_TAMP1NOERASE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1NOERASE_Msk /;"	d
TAMP_CR2_TAMP1NOERASE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1NOERASE_Pos /;"	d
TAMP_CR2_TAMP1TRG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1TRG /;"	d
TAMP_CR2_TAMP1TRG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1TRG_Msk /;"	d
TAMP_CR2_TAMP1TRG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP1TRG_Pos /;"	d
TAMP_CR2_TAMP2MSK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2MSK /;"	d
TAMP_CR2_TAMP2MSK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2MSK_Msk /;"	d
TAMP_CR2_TAMP2MSK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2MSK_Pos /;"	d
TAMP_CR2_TAMP2NOERASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2NOERASE /;"	d
TAMP_CR2_TAMP2NOERASE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2NOERASE_Msk /;"	d
TAMP_CR2_TAMP2NOERASE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2NOERASE_Pos /;"	d
TAMP_CR2_TAMP2TRG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2TRG /;"	d
TAMP_CR2_TAMP2TRG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2TRG_Msk /;"	d
TAMP_CR2_TAMP2TRG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_CR2_TAMP2TRG_Pos /;"	d
TAMP_FLTCR_TAMPFLT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFLT /;"	d
TAMP_FLTCR_TAMPFLT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFLT_0 /;"	d
TAMP_FLTCR_TAMPFLT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFLT_1 /;"	d
TAMP_FLTCR_TAMPFLT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFLT_Msk /;"	d
TAMP_FLTCR_TAMPFLT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFLT_Pos /;"	d
TAMP_FLTCR_TAMPFREQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ /;"	d
TAMP_FLTCR_TAMPFREQ_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ_0 /;"	d
TAMP_FLTCR_TAMPFREQ_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ_1 /;"	d
TAMP_FLTCR_TAMPFREQ_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ_2 /;"	d
TAMP_FLTCR_TAMPFREQ_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ_Msk /;"	d
TAMP_FLTCR_TAMPFREQ_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPFREQ_Pos /;"	d
TAMP_FLTCR_TAMPPRCH	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPRCH /;"	d
TAMP_FLTCR_TAMPPRCH_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPRCH_0 /;"	d
TAMP_FLTCR_TAMPPRCH_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPRCH_1 /;"	d
TAMP_FLTCR_TAMPPRCH_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPRCH_Msk /;"	d
TAMP_FLTCR_TAMPPRCH_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPRCH_Pos /;"	d
TAMP_FLTCR_TAMPPUDIS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPUDIS /;"	d
TAMP_FLTCR_TAMPPUDIS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPUDIS_Msk /;"	d
TAMP_FLTCR_TAMPPUDIS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_FLTCR_TAMPPUDIS_Pos /;"	d
TAMP_IER_ITAMP3IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP3IE /;"	d
TAMP_IER_ITAMP3IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP3IE_Msk /;"	d
TAMP_IER_ITAMP3IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP3IE_Pos /;"	d
TAMP_IER_ITAMP4IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP4IE /;"	d
TAMP_IER_ITAMP4IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP4IE_Msk /;"	d
TAMP_IER_ITAMP4IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP4IE_Pos /;"	d
TAMP_IER_ITAMP5IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP5IE /;"	d
TAMP_IER_ITAMP5IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP5IE_Msk /;"	d
TAMP_IER_ITAMP5IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP5IE_Pos /;"	d
TAMP_IER_ITAMP6IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP6IE /;"	d
TAMP_IER_ITAMP6IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP6IE_Msk /;"	d
TAMP_IER_ITAMP6IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_ITAMP6IE_Pos /;"	d
TAMP_IER_TAMP1IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP1IE /;"	d
TAMP_IER_TAMP1IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP1IE_Msk /;"	d
TAMP_IER_TAMP1IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP1IE_Pos /;"	d
TAMP_IER_TAMP2IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP2IE /;"	d
TAMP_IER_TAMP2IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP2IE_Msk /;"	d
TAMP_IER_TAMP2IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_IER_TAMP2IE_Pos /;"	d
TAMP_MISR_ITAMP3MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP3MF /;"	d
TAMP_MISR_ITAMP3MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP3MF_Msk /;"	d
TAMP_MISR_ITAMP3MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP3MF_Pos /;"	d
TAMP_MISR_ITAMP4MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP4MF /;"	d
TAMP_MISR_ITAMP4MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP4MF_Msk /;"	d
TAMP_MISR_ITAMP4MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP4MF_Pos /;"	d
TAMP_MISR_ITAMP5MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP5MF /;"	d
TAMP_MISR_ITAMP5MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP5MF_Msk /;"	d
TAMP_MISR_ITAMP5MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP5MF_Pos /;"	d
TAMP_MISR_ITAMP6MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP6MF /;"	d
TAMP_MISR_ITAMP6MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP6MF_Msk /;"	d
TAMP_MISR_ITAMP6MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_ITAMP6MF_Pos /;"	d
TAMP_MISR_TAMP1MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP1MF /;"	d
TAMP_MISR_TAMP1MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP1MF_Msk /;"	d
TAMP_MISR_TAMP1MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP1MF_Pos /;"	d
TAMP_MISR_TAMP2MF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP2MF /;"	d
TAMP_MISR_TAMP2MF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP2MF_Msk /;"	d
TAMP_MISR_TAMP2MF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_MISR_TAMP2MF_Pos /;"	d
TAMP_SCR_CITAMP3F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP3F /;"	d
TAMP_SCR_CITAMP3F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP3F_Msk /;"	d
TAMP_SCR_CITAMP3F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP3F_Pos /;"	d
TAMP_SCR_CITAMP4F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP4F /;"	d
TAMP_SCR_CITAMP4F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP4F_Msk /;"	d
TAMP_SCR_CITAMP4F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP4F_Pos /;"	d
TAMP_SCR_CITAMP5F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP5F /;"	d
TAMP_SCR_CITAMP5F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP5F_Msk /;"	d
TAMP_SCR_CITAMP5F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP5F_Pos /;"	d
TAMP_SCR_CITAMP6F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP6F /;"	d
TAMP_SCR_CITAMP6F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP6F_Msk /;"	d
TAMP_SCR_CITAMP6F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CITAMP6F_Pos /;"	d
TAMP_SCR_CTAMP1F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP1F /;"	d
TAMP_SCR_CTAMP1F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP1F_Msk /;"	d
TAMP_SCR_CTAMP1F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP1F_Pos /;"	d
TAMP_SCR_CTAMP2F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP2F /;"	d
TAMP_SCR_CTAMP2F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP2F_Msk /;"	d
TAMP_SCR_CTAMP2F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SCR_CTAMP2F_Pos /;"	d
TAMP_SR_ITAMP3F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP3F /;"	d
TAMP_SR_ITAMP3F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP3F_Msk /;"	d
TAMP_SR_ITAMP3F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP3F_Pos /;"	d
TAMP_SR_ITAMP4F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP4F /;"	d
TAMP_SR_ITAMP4F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP4F_Msk /;"	d
TAMP_SR_ITAMP4F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP4F_Pos /;"	d
TAMP_SR_ITAMP5F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP5F /;"	d
TAMP_SR_ITAMP5F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP5F_Msk /;"	d
TAMP_SR_ITAMP5F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP5F_Pos /;"	d
TAMP_SR_ITAMP6F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP6F /;"	d
TAMP_SR_ITAMP6F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP6F_Msk /;"	d
TAMP_SR_ITAMP6F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_ITAMP6F_Pos /;"	d
TAMP_SR_TAMP1F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP1F /;"	d
TAMP_SR_TAMP1F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP1F_Msk /;"	d
TAMP_SR_TAMP1F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP1F_Pos /;"	d
TAMP_SR_TAMP2F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP2F /;"	d
TAMP_SR_TAMP2F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP2F_Msk /;"	d
TAMP_SR_TAMP2F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TAMP_SR_TAMP2F_Pos /;"	d
TAMP_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} TAMP_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51408
TCR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon6a8602f70d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anonffb61ee60d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anone4871ec80d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon756d223a0d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon06ecd6360d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon06ece2f90d08	typeref:typename:__IOM uint32_t
TCR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register /;"	m	struct:__anon2db989db0d08	typeref:typename:__IOM uint32_t
TDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TDR;         \/*!< USART Transmit Data register,             Address offset: 0x2/;"	m	struct:__anon90f9dfd51808	typeref:typename:__IO uint32_t
TEMPSENSOR_CAL1_ADDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define TEMPSENSOR_CAL1_ADDR /;"	d
TEMPSENSOR_CAL1_TEMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define TEMPSENSOR_CAL1_TEMP /;"	d
TEMPSENSOR_CAL2_ADDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define TEMPSENSOR_CAL2_ADDR /;"	d
TEMPSENSOR_CAL2_TEMP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define TEMPSENSOR_CAL2_TEMP /;"	d
TEMPSENSOR_CAL_VREFANALOG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define TEMPSENSOR_CAL_VREFANALOG /;"	d
TER	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon6a8602f70d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anonffb61ee60d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anone4871ec80d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon756d223a0d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon06ecd6360d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon06ece2f90d08	typeref:typename:__IOM uint32_t
TER	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register */;"	m	struct:__anon2db989db0d08	typeref:typename:__IOM uint32_t
TICK_INT_PRIORITY	Core/Inc/stm32g0xx_hal_conf.h	/^#define  TICK_INT_PRIORITY /;"	d
TIM1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1 /;"	d
TIM14	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14 /;"	d
TIM14_AF1_ETRSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL /;"	d
TIM14_AF1_ETRSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_0 /;"	d
TIM14_AF1_ETRSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_1 /;"	d
TIM14_AF1_ETRSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_2 /;"	d
TIM14_AF1_ETRSEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_3 /;"	d
TIM14_AF1_ETRSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_Msk /;"	d
TIM14_AF1_ETRSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_AF1_ETRSEL_Pos /;"	d
TIM14_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM14_BASE /;"	d
TIM14_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM14_IRQn                  = 19,     \/*!< TIM14 global Interrupt                            /;"	e	enum:__anon90f9dfd50103
TIM15	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15 /;"	d
TIM15_AF1_BKCMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1E /;"	d
TIM15_AF1_BKCMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1E_Msk /;"	d
TIM15_AF1_BKCMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1E_Pos /;"	d
TIM15_AF1_BKCMP1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1P /;"	d
TIM15_AF1_BKCMP1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1P_Msk /;"	d
TIM15_AF1_BKCMP1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP1P_Pos /;"	d
TIM15_AF1_BKCMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2E /;"	d
TIM15_AF1_BKCMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2E_Msk /;"	d
TIM15_AF1_BKCMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2E_Pos /;"	d
TIM15_AF1_BKCMP2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2P /;"	d
TIM15_AF1_BKCMP2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2P_Msk /;"	d
TIM15_AF1_BKCMP2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKCMP2P_Pos /;"	d
TIM15_AF1_BKINE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINE /;"	d
TIM15_AF1_BKINE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINE_Msk /;"	d
TIM15_AF1_BKINE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINE_Pos /;"	d
TIM15_AF1_BKINP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINP /;"	d
TIM15_AF1_BKINP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINP_Msk /;"	d
TIM15_AF1_BKINP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_AF1_BKINP_Pos /;"	d
TIM15_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM15_BASE /;"	d
TIM15_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM15_IRQn                  = 20,     \/*!< TIM15 global Interrupt                            /;"	e	enum:__anon90f9dfd50103
TIM16	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16 /;"	d
TIM16_AF1_BKCMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1E /;"	d
TIM16_AF1_BKCMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1E_Msk /;"	d
TIM16_AF1_BKCMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1E_Pos /;"	d
TIM16_AF1_BKCMP1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1P /;"	d
TIM16_AF1_BKCMP1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1P_Msk /;"	d
TIM16_AF1_BKCMP1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP1P_Pos /;"	d
TIM16_AF1_BKCMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2E /;"	d
TIM16_AF1_BKCMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2E_Msk /;"	d
TIM16_AF1_BKCMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2E_Pos /;"	d
TIM16_AF1_BKCMP2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2P /;"	d
TIM16_AF1_BKCMP2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2P_Msk /;"	d
TIM16_AF1_BKCMP2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKCMP2P_Pos /;"	d
TIM16_AF1_BKINE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINE /;"	d
TIM16_AF1_BKINE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINE_Msk /;"	d
TIM16_AF1_BKINE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINE_Pos /;"	d
TIM16_AF1_BKINP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINP /;"	d
TIM16_AF1_BKINP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINP_Msk /;"	d
TIM16_AF1_BKINP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_AF1_BKINP_Pos /;"	d
TIM16_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM16_BASE /;"	d
TIM16_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM16_IRQn                  = 21,     \/*!< TIM16 global Interrupt                            /;"	e	enum:__anon90f9dfd50103
TIM17	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17 /;"	d
TIM17_AF1_BKCMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1E /;"	d
TIM17_AF1_BKCMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1E_Msk /;"	d
TIM17_AF1_BKCMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1E_Pos /;"	d
TIM17_AF1_BKCMP1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1P /;"	d
TIM17_AF1_BKCMP1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1P_Msk /;"	d
TIM17_AF1_BKCMP1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP1P_Pos /;"	d
TIM17_AF1_BKCMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2E /;"	d
TIM17_AF1_BKCMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2E_Msk /;"	d
TIM17_AF1_BKCMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2E_Pos /;"	d
TIM17_AF1_BKCMP2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2P /;"	d
TIM17_AF1_BKCMP2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2P_Msk /;"	d
TIM17_AF1_BKCMP2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKCMP2P_Pos /;"	d
TIM17_AF1_BKINE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINE /;"	d
TIM17_AF1_BKINE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINE_Msk /;"	d
TIM17_AF1_BKINE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINE_Pos /;"	d
TIM17_AF1_BKINP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINP /;"	d
TIM17_AF1_BKINP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINP_Msk /;"	d
TIM17_AF1_BKINP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_AF1_BKINP_Pos /;"	d
TIM17_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM17_BASE /;"	d
TIM17_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM17_IRQn                  = 22,     \/*!< TIM17 global Interrupt                            /;"	e	enum:__anon90f9dfd50103
TIM1_AF1_BKCMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1E /;"	d
TIM1_AF1_BKCMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1E_Msk /;"	d
TIM1_AF1_BKCMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1E_Pos /;"	d
TIM1_AF1_BKCMP1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1P /;"	d
TIM1_AF1_BKCMP1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1P_Msk /;"	d
TIM1_AF1_BKCMP1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP1P_Pos /;"	d
TIM1_AF1_BKCMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2E /;"	d
TIM1_AF1_BKCMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2E_Msk /;"	d
TIM1_AF1_BKCMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2E_Pos /;"	d
TIM1_AF1_BKCMP2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2P /;"	d
TIM1_AF1_BKCMP2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2P_Msk /;"	d
TIM1_AF1_BKCMP2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKCMP2P_Pos /;"	d
TIM1_AF1_BKINE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINE /;"	d
TIM1_AF1_BKINE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINE_Msk /;"	d
TIM1_AF1_BKINE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINE_Pos /;"	d
TIM1_AF1_BKINP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINP /;"	d
TIM1_AF1_BKINP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINP_Msk /;"	d
TIM1_AF1_BKINP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_BKINP_Pos /;"	d
TIM1_AF1_ETRSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL /;"	d
TIM1_AF1_ETRSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_0 /;"	d
TIM1_AF1_ETRSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_1 /;"	d
TIM1_AF1_ETRSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_2 /;"	d
TIM1_AF1_ETRSEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_3 /;"	d
TIM1_AF1_ETRSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_Msk /;"	d
TIM1_AF1_ETRSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF1_ETRSEL_Pos /;"	d
TIM1_AF2_BK2CMP1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1E /;"	d
TIM1_AF2_BK2CMP1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1E_Msk /;"	d
TIM1_AF2_BK2CMP1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1E_Pos /;"	d
TIM1_AF2_BK2CMP1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1P /;"	d
TIM1_AF2_BK2CMP1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1P_Msk /;"	d
TIM1_AF2_BK2CMP1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP1P_Pos /;"	d
TIM1_AF2_BK2CMP2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2E /;"	d
TIM1_AF2_BK2CMP2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2E_Msk /;"	d
TIM1_AF2_BK2CMP2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2E_Pos /;"	d
TIM1_AF2_BK2CMP2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2P /;"	d
TIM1_AF2_BK2CMP2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2P_Msk /;"	d
TIM1_AF2_BK2CMP2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2CMP2P_Pos /;"	d
TIM1_AF2_BK2INE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INE /;"	d
TIM1_AF2_BK2INE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INE_Msk /;"	d
TIM1_AF2_BK2INE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INE_Pos /;"	d
TIM1_AF2_BK2INP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INP /;"	d
TIM1_AF2_BK2INP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INP_Msk /;"	d
TIM1_AF2_BK2INP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_AF2_BK2INP_Pos /;"	d
TIM1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_UP_TRG_COM_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     \/*!< TIM1 Break, Update, Trigger and Commutation Interr/;"	e	enum:__anon90f9dfd50103
TIM1_CC_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM1_CC_IRQn                = 14,     \/*!< TIM1 Capture Compare Interrupt                    /;"	e	enum:__anon90f9dfd50103
TIM1_OR1_OCREF_CLR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_OR1_OCREF_CLR /;"	d
TIM1_OR1_OCREF_CLR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_OR1_OCREF_CLR_Msk /;"	d
TIM1_OR1_OCREF_CLR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM1_OR1_OCREF_CLR_Pos /;"	d
TIM22_TI1_GPIO1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM22_TI1_GPIO1 /;"	d
TIM22_TI1_GPIO2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM22_TI1_GPIO2 /;"	d
TIM3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3 /;"	d
TIM3_AF1_ETRSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL /;"	d
TIM3_AF1_ETRSEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_0 /;"	d
TIM3_AF1_ETRSEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_1 /;"	d
TIM3_AF1_ETRSEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_2 /;"	d
TIM3_AF1_ETRSEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_3 /;"	d
TIM3_AF1_ETRSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_Msk /;"	d
TIM3_AF1_ETRSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_AF1_ETRSEL_Pos /;"	d
TIM3_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_BASE /;"	d
TIM3_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM3_IRQn                   = 16,     \/*!< TIM3 global Interrupt                             /;"	e	enum:__anon90f9dfd50103
TIM3_OR1_OCREF_CLR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_OR1_OCREF_CLR /;"	d
TIM3_OR1_OCREF_CLR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_OR1_OCREF_CLR_Msk /;"	d
TIM3_OR1_OCREF_CLR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM3_OR1_OCREF_CLR_Pos /;"	d
TIM6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM6 /;"	d
TIM6_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM6_BASE /;"	d
TIM6_IRQHandler	Core/Src/main.c	/^void TIM6_IRQHandler(void)$/;"	f	typeref:typename:void
TIM6_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM6_IRQn                   = 17,     \/*!< TIM6 global Interrupts                            /;"	e	enum:__anon90f9dfd50103
TIM7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM7 /;"	d
TIM7_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM7_BASE /;"	d
TIM7_IRQHandler	Core/Src/main.c	/^void TIM7_IRQHandler(void)$/;"	f	typeref:typename:void
TIM7_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  TIM7_IRQn                   = 18,     \/*!< TIM7 global Interrupt                             /;"	e	enum:__anon90f9dfd50103
TIMEOUTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TIMEOUTR;    \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
TIMEx_BreakInputConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^TIMEx_BreakInputConfigTypeDef;$/;"	t	typeref:struct:__anone806fab90208
TIMEx_DMACommutationCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIMEx_DMACommutationHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIMINGR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TIMINGR;     \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
TIMING_CLEAR_MASK	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_i2c.c	/^#define TIMING_CLEAR_MASK /;"	d	file:
TIMPRE_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIMPRE_BitNumber /;"	d
TIM_ARR_ARR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_ARR_ARR /;"	d
TIM_ARR_ARR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_ARR_ARR_Msk /;"	d
TIM_ARR_ARR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_ARR_ARR_Pos /;"	d
TIM_AUTOMATICOUTPUT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_AUTOMATICOUTPUT_DISABLE /;"	d
TIM_AUTOMATICOUTPUT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_AUTOMATICOUTPUT_ENABLE /;"	d
TIM_AUTORELOAD_PRELOAD_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_AUTORELOAD_PRELOAD_DISABLE /;"	d
TIM_AUTORELOAD_PRELOAD_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_AUTORELOAD_PRELOAD_ENABLE /;"	d
TIM_BDTR_AOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_AOE /;"	d
TIM_BDTR_AOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_AOE_Msk /;"	d
TIM_BDTR_AOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_AOE_Pos /;"	d
TIM_BDTR_BK2BID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2BID /;"	d
TIM_BDTR_BK2BID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2BID_Msk /;"	d
TIM_BDTR_BK2BID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2BID_Pos /;"	d
TIM_BDTR_BK2DSRM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2DSRM /;"	d
TIM_BDTR_BK2DSRM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2DSRM_Msk /;"	d
TIM_BDTR_BK2DSRM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2DSRM_Pos /;"	d
TIM_BDTR_BK2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2E /;"	d
TIM_BDTR_BK2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2E_Msk /;"	d
TIM_BDTR_BK2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2E_Pos /;"	d
TIM_BDTR_BK2F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2F /;"	d
TIM_BDTR_BK2F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2F_Msk /;"	d
TIM_BDTR_BK2F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2F_Pos /;"	d
TIM_BDTR_BK2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2P /;"	d
TIM_BDTR_BK2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2P_Msk /;"	d
TIM_BDTR_BK2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BK2P_Pos /;"	d
TIM_BDTR_BKBID	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKBID /;"	d
TIM_BDTR_BKBID_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKBID_Msk /;"	d
TIM_BDTR_BKBID_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKBID_Pos /;"	d
TIM_BDTR_BKDSRM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKDSRM /;"	d
TIM_BDTR_BKDSRM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKDSRM_Msk /;"	d
TIM_BDTR_BKDSRM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKDSRM_Pos /;"	d
TIM_BDTR_BKE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKE /;"	d
TIM_BDTR_BKE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKE_Msk /;"	d
TIM_BDTR_BKE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKE_Pos /;"	d
TIM_BDTR_BKF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKF /;"	d
TIM_BDTR_BKF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKF_Msk /;"	d
TIM_BDTR_BKF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKF_Pos /;"	d
TIM_BDTR_BKP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKP /;"	d
TIM_BDTR_BKP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKP_Msk /;"	d
TIM_BDTR_BKP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_BKP_Pos /;"	d
TIM_BDTR_DTG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG /;"	d
TIM_BDTR_DTG_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_DTG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_Msk /;"	d
TIM_BDTR_DTG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_DTG_Pos /;"	d
TIM_BDTR_LOCK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_LOCK /;"	d
TIM_BDTR_LOCK_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_LOCK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_LOCK_Msk /;"	d
TIM_BDTR_LOCK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_LOCK_Pos /;"	d
TIM_BDTR_MOE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_MOE /;"	d
TIM_BDTR_MOE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_MOE_Msk /;"	d
TIM_BDTR_MOE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_MOE_Pos /;"	d
TIM_BDTR_OSSI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSI_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSI_Msk /;"	d
TIM_BDTR_OSSI_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSI_Pos /;"	d
TIM_BDTR_OSSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSR /;"	d
TIM_BDTR_OSSR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSR_Msk /;"	d
TIM_BDTR_OSSR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_BDTR_OSSR_Pos /;"	d
TIM_BREAK2POLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2POLARITY_HIGH /;"	d
TIM_BREAK2POLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2POLARITY_LOW /;"	d
TIM_BREAK2_AFMODE_BIDIRECTIONAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2_AFMODE_BIDIRECTIONAL /;"	d
TIM_BREAK2_AFMODE_INPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2_AFMODE_INPUT /;"	d
TIM_BREAK2_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2_DISABLE /;"	d
TIM_BREAK2_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK2_ENABLE /;"	d
TIM_BREAKINPUTSOURCE_BKIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_BKIN /;"	d
TIM_BREAKINPUTSOURCE_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_COMP1 /;"	d
TIM_BREAKINPUTSOURCE_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_COMP2 /;"	d
TIM_BREAKINPUTSOURCE_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_COMP3 /;"	d
TIM_BREAKINPUTSOURCE_DFSDM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_BREAKINPUTSOURCE_DFSDM /;"	d
TIM_BREAKINPUTSOURCE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_DISABLE /;"	d
TIM_BREAKINPUTSOURCE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_ENABLE /;"	d
TIM_BREAKINPUTSOURCE_POLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH /;"	d
TIM_BREAKINPUTSOURCE_POLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUTSOURCE_POLARITY_LOW /;"	d
TIM_BREAKINPUT_BRK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUT_BRK /;"	d
TIM_BREAKINPUT_BRK2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_BREAKINPUT_BRK2 /;"	d
TIM_BREAKINPUT_REARM_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^#define TIM_BREAKINPUT_REARM_TIMEOUT /;"	d	file:
TIM_BREAKPOLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAKPOLARITY_HIGH /;"	d
TIM_BREAKPOLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAKPOLARITY_LOW /;"	d
TIM_BREAK_AFMODE_BIDIRECTIONAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_AFMODE_BIDIRECTIONAL /;"	d
TIM_BREAK_AFMODE_INPUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_AFMODE_INPUT /;"	d
TIM_BREAK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_DISABLE /;"	d
TIM_BREAK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_ENABLE /;"	d
TIM_BREAK_SYSTEM_ECC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_SYSTEM_ECC /;"	d
TIM_BREAK_SYSTEM_LOCKUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_SYSTEM_LOCKUP /;"	d
TIM_BREAK_SYSTEM_PVD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_SYSTEM_PVD /;"	d
TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_BREAK_SYSTEM_SRAM_PARITY_ERROR /;"	d
TIM_Base_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_Base_InitTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0108
TIM_Base_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)$/;"	f	typeref:typename:void
TIM_BreakDeadTimeConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_BreakDeadTimeConfigTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0a08
TIM_CCER_CC1E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1E /;"	d
TIM_CCER_CC1E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1E_Msk /;"	d
TIM_CCER_CC1E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1E_Pos /;"	d
TIM_CCER_CC1NE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NE_Msk /;"	d
TIM_CCER_CC1NE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NE_Pos /;"	d
TIM_CCER_CC1NP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1NP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NP_Msk /;"	d
TIM_CCER_CC1NP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1NP_Pos /;"	d
TIM_CCER_CC1P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1P /;"	d
TIM_CCER_CC1P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1P_Msk /;"	d
TIM_CCER_CC1P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC1P_Pos /;"	d
TIM_CCER_CC2E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2E /;"	d
TIM_CCER_CC2E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2E_Msk /;"	d
TIM_CCER_CC2E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2E_Pos /;"	d
TIM_CCER_CC2NE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NE_Msk /;"	d
TIM_CCER_CC2NE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NE_Pos /;"	d
TIM_CCER_CC2NP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2NP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NP_Msk /;"	d
TIM_CCER_CC2NP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2NP_Pos /;"	d
TIM_CCER_CC2P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2P /;"	d
TIM_CCER_CC2P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2P_Msk /;"	d
TIM_CCER_CC2P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC2P_Pos /;"	d
TIM_CCER_CC3E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3E /;"	d
TIM_CCER_CC3E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3E_Msk /;"	d
TIM_CCER_CC3E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3E_Pos /;"	d
TIM_CCER_CC3NE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NE_Msk /;"	d
TIM_CCER_CC3NE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NE_Pos /;"	d
TIM_CCER_CC3NP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3NP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NP_Msk /;"	d
TIM_CCER_CC3NP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3NP_Pos /;"	d
TIM_CCER_CC3P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3P /;"	d
TIM_CCER_CC3P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3P_Msk /;"	d
TIM_CCER_CC3P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC3P_Pos /;"	d
TIM_CCER_CC4E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4E /;"	d
TIM_CCER_CC4E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4E_Msk /;"	d
TIM_CCER_CC4E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4E_Pos /;"	d
TIM_CCER_CC4NP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4NP /;"	d
TIM_CCER_CC4NP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4NP_Msk /;"	d
TIM_CCER_CC4NP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4NP_Pos /;"	d
TIM_CCER_CC4P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4P /;"	d
TIM_CCER_CC4P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4P_Msk /;"	d
TIM_CCER_CC4P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC4P_Pos /;"	d
TIM_CCER_CC5E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5E /;"	d
TIM_CCER_CC5E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5E_Msk /;"	d
TIM_CCER_CC5E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5E_Pos /;"	d
TIM_CCER_CC5P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5P /;"	d
TIM_CCER_CC5P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5P_Msk /;"	d
TIM_CCER_CC5P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC5P_Pos /;"	d
TIM_CCER_CC6E	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6E /;"	d
TIM_CCER_CC6E_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6E_Msk /;"	d
TIM_CCER_CC6E_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6E_Pos /;"	d
TIM_CCER_CC6P	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6P /;"	d
TIM_CCER_CC6P_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6P_Msk /;"	d
TIM_CCER_CC6P_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCER_CC6P_Pos /;"	d
TIM_CCER_CCxE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCER_CCxE_MASK /;"	d
TIM_CCER_CCxNE_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCER_CCxNE_MASK /;"	d
TIM_CCMR1_CC1S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC1S_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC1S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC1S_Msk /;"	d
TIM_CCMR1_CC1S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC1S_Pos /;"	d
TIM_CCMR1_CC2S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_CC2S_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_CC2S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC2S_Msk /;"	d
TIM_CCMR1_CC2S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_CC2S_Pos /;"	d
TIM_CCMR1_IC1F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1F_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_Msk /;"	d
TIM_CCMR1_IC1F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1F_Pos /;"	d
TIM_CCMR1_IC1PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC1PSC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC1PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1PSC_Msk /;"	d
TIM_CCMR1_IC1PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC1PSC_Pos /;"	d
TIM_CCMR1_IC2F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2F_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_Msk /;"	d
TIM_CCMR1_IC2F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2F_Pos /;"	d
TIM_CCMR1_IC2PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_IC2PSC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_IC2PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2PSC_Msk /;"	d
TIM_CCMR1_IC2PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_IC2PSC_Pos /;"	d
TIM_CCMR1_OC1CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1CE_Msk /;"	d
TIM_CCMR1_OC1CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1CE_Pos /;"	d
TIM_CCMR1_OC1FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1FE_Msk /;"	d
TIM_CCMR1_OC1FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1FE_Pos /;"	d
TIM_CCMR1_OC1M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_3 /;"	d
TIM_CCMR1_OC1M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_Msk /;"	d
TIM_CCMR1_OC1M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1M_Pos /;"	d
TIM_CCMR1_OC1PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC1PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1PE_Msk /;"	d
TIM_CCMR1_OC1PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC1PE_Pos /;"	d
TIM_CCMR1_OC2CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2CE_Msk /;"	d
TIM_CCMR1_OC2CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2CE_Pos /;"	d
TIM_CCMR1_OC2FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2FE_Msk /;"	d
TIM_CCMR1_OC2FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2FE_Pos /;"	d
TIM_CCMR1_OC2M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_3 /;"	d
TIM_CCMR1_OC2M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_Msk /;"	d
TIM_CCMR1_OC2M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2M_Pos /;"	d
TIM_CCMR1_OC2PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2PE /;"	d
TIM_CCMR1_OC2PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2PE_Msk /;"	d
TIM_CCMR1_OC2PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR1_OC2PE_Pos /;"	d
TIM_CCMR2_CC3S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC3S_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC3S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC3S_Msk /;"	d
TIM_CCMR2_CC3S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC3S_Pos /;"	d
TIM_CCMR2_CC4S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_CC4S_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_CC4S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC4S_Msk /;"	d
TIM_CCMR2_CC4S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_CC4S_Pos /;"	d
TIM_CCMR2_IC3F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3F_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_Msk /;"	d
TIM_CCMR2_IC3F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3F_Pos /;"	d
TIM_CCMR2_IC3PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC3PSC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC3PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3PSC_Msk /;"	d
TIM_CCMR2_IC3PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC3PSC_Pos /;"	d
TIM_CCMR2_IC4F	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4F_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4F_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_Msk /;"	d
TIM_CCMR2_IC4F_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4F_Pos /;"	d
TIM_CCMR2_IC4PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_IC4PSC_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_IC4PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4PSC_Msk /;"	d
TIM_CCMR2_IC4PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_IC4PSC_Pos /;"	d
TIM_CCMR2_OC3CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3CE_Msk /;"	d
TIM_CCMR2_OC3CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3CE_Pos /;"	d
TIM_CCMR2_OC3FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3FE_Msk /;"	d
TIM_CCMR2_OC3FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3FE_Pos /;"	d
TIM_CCMR2_OC3M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_3 /;"	d
TIM_CCMR2_OC3M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_Msk /;"	d
TIM_CCMR2_OC3M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3M_Pos /;"	d
TIM_CCMR2_OC3PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC3PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3PE_Msk /;"	d
TIM_CCMR2_OC3PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC3PE_Pos /;"	d
TIM_CCMR2_OC4CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4CE_Msk /;"	d
TIM_CCMR2_OC4CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4CE_Pos /;"	d
TIM_CCMR2_OC4FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4FE_Msk /;"	d
TIM_CCMR2_OC4FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4FE_Pos /;"	d
TIM_CCMR2_OC4M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_3 /;"	d
TIM_CCMR2_OC4M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_Msk /;"	d
TIM_CCMR2_OC4M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4M_Pos /;"	d
TIM_CCMR2_OC4PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4PE /;"	d
TIM_CCMR2_OC4PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4PE_Msk /;"	d
TIM_CCMR2_OC4PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR2_OC4PE_Pos /;"	d
TIM_CCMR3_OC5CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5CE /;"	d
TIM_CCMR3_OC5CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5CE_Msk /;"	d
TIM_CCMR3_OC5CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5CE_Pos /;"	d
TIM_CCMR3_OC5FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5FE /;"	d
TIM_CCMR3_OC5FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5FE_Msk /;"	d
TIM_CCMR3_OC5FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5FE_Pos /;"	d
TIM_CCMR3_OC5M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M /;"	d
TIM_CCMR3_OC5M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_0 /;"	d
TIM_CCMR3_OC5M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_1 /;"	d
TIM_CCMR3_OC5M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_2 /;"	d
TIM_CCMR3_OC5M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_3 /;"	d
TIM_CCMR3_OC5M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_Msk /;"	d
TIM_CCMR3_OC5M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5M_Pos /;"	d
TIM_CCMR3_OC5PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5PE /;"	d
TIM_CCMR3_OC5PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5PE_Msk /;"	d
TIM_CCMR3_OC5PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC5PE_Pos /;"	d
TIM_CCMR3_OC6CE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6CE /;"	d
TIM_CCMR3_OC6CE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6CE_Msk /;"	d
TIM_CCMR3_OC6CE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6CE_Pos /;"	d
TIM_CCMR3_OC6FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6FE /;"	d
TIM_CCMR3_OC6FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6FE_Msk /;"	d
TIM_CCMR3_OC6FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6FE_Pos /;"	d
TIM_CCMR3_OC6M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M /;"	d
TIM_CCMR3_OC6M_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_0 /;"	d
TIM_CCMR3_OC6M_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_1 /;"	d
TIM_CCMR3_OC6M_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_2 /;"	d
TIM_CCMR3_OC6M_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_3 /;"	d
TIM_CCMR3_OC6M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_Msk /;"	d
TIM_CCMR3_OC6M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6M_Pos /;"	d
TIM_CCMR3_OC6PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6PE /;"	d
TIM_CCMR3_OC6PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6PE_Msk /;"	d
TIM_CCMR3_OC6PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCMR3_OC6PE_Pos /;"	d
TIM_CCR1_CCR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR1_CCR1 /;"	d
TIM_CCR1_CCR1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR1_CCR1_Msk /;"	d
TIM_CCR1_CCR1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR1_CCR1_Pos /;"	d
TIM_CCR2_CCR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR2_CCR2 /;"	d
TIM_CCR2_CCR2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR2_CCR2_Msk /;"	d
TIM_CCR2_CCR2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR2_CCR2_Pos /;"	d
TIM_CCR3_CCR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR3_CCR3 /;"	d
TIM_CCR3_CCR3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR3_CCR3_Msk /;"	d
TIM_CCR3_CCR3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR3_CCR3_Pos /;"	d
TIM_CCR4_CCR4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR4_CCR4 /;"	d
TIM_CCR4_CCR4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR4_CCR4_Msk /;"	d
TIM_CCR4_CCR4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR4_CCR4_Pos /;"	d
TIM_CCR5_CCR5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_CCR5 /;"	d
TIM_CCR5_CCR5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_CCR5_Msk /;"	d
TIM_CCR5_CCR5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_CCR5_Pos /;"	d
TIM_CCR5_GC5C1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C1 /;"	d
TIM_CCR5_GC5C1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C1_Msk /;"	d
TIM_CCR5_GC5C1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C1_Pos /;"	d
TIM_CCR5_GC5C2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C2 /;"	d
TIM_CCR5_GC5C2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C2_Msk /;"	d
TIM_CCR5_GC5C2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C2_Pos /;"	d
TIM_CCR5_GC5C3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C3 /;"	d
TIM_CCR5_GC5C3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C3_Msk /;"	d
TIM_CCR5_GC5C3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR5_GC5C3_Pos /;"	d
TIM_CCR6_CCR6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR6_CCR6 /;"	d
TIM_CCR6_CCR6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR6_CCR6_Msk /;"	d
TIM_CCR6_CCR6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CCR6_CCR6_Pos /;"	d
TIM_CCxChannelCmd	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)$/;"	f	typeref:typename:void
TIM_CCxNChannelCmd	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)$/;"	f	typeref:typename:void	file:
TIM_CCxN_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCxN_DISABLE /;"	d
TIM_CCxN_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCxN_ENABLE /;"	d
TIM_CCx_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCx_DISABLE /;"	d
TIM_CCx_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CCx_ENABLE /;"	d
TIM_CHANNEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_1 /;"	d
TIM_CHANNEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_2 /;"	d
TIM_CHANNEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_3 /;"	d
TIM_CHANNEL_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_4 /;"	d
TIM_CHANNEL_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_5 /;"	d
TIM_CHANNEL_6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_6 /;"	d
TIM_CHANNEL_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_ALL /;"	d
TIM_CHANNEL_N_STATE_GET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_N_STATE_GET(/;"	d
TIM_CHANNEL_N_STATE_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_N_STATE_SET(/;"	d
TIM_CHANNEL_N_STATE_SET_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_N_STATE_SET_ALL(/;"	d
TIM_CHANNEL_STATE_GET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_STATE_GET(/;"	d
TIM_CHANNEL_STATE_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_STATE_SET(/;"	d
TIM_CHANNEL_STATE_SET_ALL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CHANNEL_STATE_SET_ALL(/;"	d
TIM_CLEARINPUTPOLARITY_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPOLARITY_INVERTED /;"	d
TIM_CLEARINPUTPOLARITY_NONINVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPOLARITY_NONINVERTED /;"	d
TIM_CLEARINPUTPRESCALER_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV1 /;"	d
TIM_CLEARINPUTPRESCALER_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV2 /;"	d
TIM_CLEARINPUTPRESCALER_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV4 /;"	d
TIM_CLEARINPUTPRESCALER_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTPRESCALER_DIV8 /;"	d
TIM_CLEARINPUTSOURCE_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_COMP1 /;"	d
TIM_CLEARINPUTSOURCE_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_COMP2 /;"	d
TIM_CLEARINPUTSOURCE_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_COMP3 /;"	d
TIM_CLEARINPUTSOURCE_ETR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_ETR /;"	d
TIM_CLEARINPUTSOURCE_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLEARINPUTSOURCE_NONE /;"	d
TIM_CLOCKDIVISION_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV1 /;"	d
TIM_CLOCKDIVISION_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV2 /;"	d
TIM_CLOCKDIVISION_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKDIVISION_DIV4 /;"	d
TIM_CLOCKPOLARITY_BOTHEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_BOTHEDGE /;"	d
TIM_CLOCKPOLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_FALLING /;"	d
TIM_CLOCKPOLARITY_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_INVERTED /;"	d
TIM_CLOCKPOLARITY_NONINVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_NONINVERTED /;"	d
TIM_CLOCKPOLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPOLARITY_RISING /;"	d
TIM_CLOCKPRESCALER_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV1 /;"	d
TIM_CLOCKPRESCALER_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV2 /;"	d
TIM_CLOCKPRESCALER_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV4 /;"	d
TIM_CLOCKPRESCALER_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKPRESCALER_DIV8 /;"	d
TIM_CLOCKSOURCE_ETRMODE1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ETRMODE1 /;"	d
TIM_CLOCKSOURCE_ETRMODE2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ETRMODE2 /;"	d
TIM_CLOCKSOURCE_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_INTERNAL /;"	d
TIM_CLOCKSOURCE_ITR0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ITR0 /;"	d
TIM_CLOCKSOURCE_ITR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ITR1 /;"	d
TIM_CLOCKSOURCE_ITR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ITR2 /;"	d
TIM_CLOCKSOURCE_ITR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ITR3 /;"	d
TIM_CLOCKSOURCE_ITR7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_ITR7 /;"	d
TIM_CLOCKSOURCE_TI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_TI1 /;"	d
TIM_CLOCKSOURCE_TI1ED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_TI1ED /;"	d
TIM_CLOCKSOURCE_TI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_CLOCKSOURCE_TI2 /;"	d
TIM_CNT_CNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_CNT /;"	d
TIM_CNT_CNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_CNT_Msk /;"	d
TIM_CNT_CNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_CNT_Pos /;"	d
TIM_CNT_UIFCPY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_UIFCPY /;"	d
TIM_CNT_UIFCPY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_UIFCPY_Msk /;"	d
TIM_CNT_UIFCPY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CNT_UIFCPY_Pos /;"	d
TIM_COMMUTATION_SOFTWARE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COMMUTATION_SOFTWARE /;"	d
TIM_COMMUTATION_TRGI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COMMUTATION_TRGI /;"	d
TIM_COUNTERMODE_CENTERALIGNED1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED1 /;"	d
TIM_COUNTERMODE_CENTERALIGNED2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED2 /;"	d
TIM_COUNTERMODE_CENTERALIGNED3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COUNTERMODE_CENTERALIGNED3 /;"	d
TIM_COUNTERMODE_DOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COUNTERMODE_DOWN /;"	d
TIM_COUNTERMODE_UP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_COUNTERMODE_UP /;"	d
TIM_CR1_ARPE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_ARPE /;"	d
TIM_CR1_ARPE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_ARPE_Msk /;"	d
TIM_CR1_ARPE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_ARPE_Pos /;"	d
TIM_CR1_CEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CEN /;"	d
TIM_CR1_CEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CEN_Msk /;"	d
TIM_CR1_CEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CEN_Pos /;"	d
TIM_CR1_CKD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CKD /;"	d
TIM_CR1_CKD_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CKD_1 /;"	d
TIM_CR1_CKD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CKD_Msk /;"	d
TIM_CR1_CKD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CKD_Pos /;"	d
TIM_CR1_CMS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CMS /;"	d
TIM_CR1_CMS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CMS_1 /;"	d
TIM_CR1_CMS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CMS_Msk /;"	d
TIM_CR1_CMS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_CMS_Pos /;"	d
TIM_CR1_DIR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_DIR /;"	d
TIM_CR1_DIR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_DIR_Msk /;"	d
TIM_CR1_DIR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_DIR_Pos /;"	d
TIM_CR1_OPM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_OPM /;"	d
TIM_CR1_OPM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_OPM_Msk /;"	d
TIM_CR1_OPM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_OPM_Pos /;"	d
TIM_CR1_UDIS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UDIS /;"	d
TIM_CR1_UDIS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UDIS_Msk /;"	d
TIM_CR1_UDIS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UDIS_Pos /;"	d
TIM_CR1_UIFREMAP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UIFREMAP /;"	d
TIM_CR1_UIFREMAP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UIFREMAP_Msk /;"	d
TIM_CR1_UIFREMAP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_UIFREMAP_Pos /;"	d
TIM_CR1_URS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_URS /;"	d
TIM_CR1_URS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_URS_Msk /;"	d
TIM_CR1_URS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR1_URS_Pos /;"	d
TIM_CR2_CCDS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCDS /;"	d
TIM_CR2_CCDS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCDS_Msk /;"	d
TIM_CR2_CCDS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCDS_Pos /;"	d
TIM_CR2_CCPC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCPC /;"	d
TIM_CR2_CCPC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCPC_Msk /;"	d
TIM_CR2_CCPC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCPC_Pos /;"	d
TIM_CR2_CCUS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCUS /;"	d
TIM_CR2_CCUS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCUS_Msk /;"	d
TIM_CR2_CCUS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_CCUS_Pos /;"	d
TIM_CR2_MMS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS /;"	d
TIM_CR2_MMS2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2 /;"	d
TIM_CR2_MMS2_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_0 /;"	d
TIM_CR2_MMS2_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_1 /;"	d
TIM_CR2_MMS2_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_2 /;"	d
TIM_CR2_MMS2_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_3 /;"	d
TIM_CR2_MMS2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_Msk /;"	d
TIM_CR2_MMS2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS2_Pos /;"	d
TIM_CR2_MMS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS_2 /;"	d
TIM_CR2_MMS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS_Msk /;"	d
TIM_CR2_MMS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_MMS_Pos /;"	d
TIM_CR2_OIS1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS1N	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS1N_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1N_Msk /;"	d
TIM_CR2_OIS1N_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1N_Pos /;"	d
TIM_CR2_OIS1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1_Msk /;"	d
TIM_CR2_OIS1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS1_Pos /;"	d
TIM_CR2_OIS2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS2N	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS2N_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2N_Msk /;"	d
TIM_CR2_OIS2N_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2N_Pos /;"	d
TIM_CR2_OIS2_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2_Msk /;"	d
TIM_CR2_OIS2_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS2_Pos /;"	d
TIM_CR2_OIS3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS3N	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS3N_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3N_Msk /;"	d
TIM_CR2_OIS3N_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3N_Pos /;"	d
TIM_CR2_OIS3_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3_Msk /;"	d
TIM_CR2_OIS3_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS3_Pos /;"	d
TIM_CR2_OIS4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS4 /;"	d
TIM_CR2_OIS4_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS4_Msk /;"	d
TIM_CR2_OIS4_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS4_Pos /;"	d
TIM_CR2_OIS5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS5 /;"	d
TIM_CR2_OIS5_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS5_Msk /;"	d
TIM_CR2_OIS5_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS5_Pos /;"	d
TIM_CR2_OIS6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS6 /;"	d
TIM_CR2_OIS6_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS6_Msk /;"	d
TIM_CR2_OIS6_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_OIS6_Pos /;"	d
TIM_CR2_TI1S	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_TI1S /;"	d
TIM_CR2_TI1S_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_TI1S_Msk /;"	d
TIM_CR2_TI1S_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_CR2_TI1S_Pos /;"	d
TIM_ClearInputConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_ClearInputConfigTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0708
TIM_ClockConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_ClockConfigTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0608
TIM_DCR_DBA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA /;"	d
TIM_DCR_DBA_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_Msk /;"	d
TIM_DCR_DBA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBA_Pos /;"	d
TIM_DCR_DBL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL /;"	d
TIM_DCR_DBL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_4 /;"	d
TIM_DCR_DBL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_Msk /;"	d
TIM_DCR_DBL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DCR_DBL_Pos /;"	d
TIM_DIER_BIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_BIE /;"	d
TIM_DIER_BIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_BIE_Msk /;"	d
TIM_DIER_BIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_BIE_Pos /;"	d
TIM_DIER_CC1DE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1DE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1DE_Msk /;"	d
TIM_DIER_CC1DE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1DE_Pos /;"	d
TIM_DIER_CC1IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1IE /;"	d
TIM_DIER_CC1IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1IE_Msk /;"	d
TIM_DIER_CC1IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC1IE_Pos /;"	d
TIM_DIER_CC2DE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2DE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2DE_Msk /;"	d
TIM_DIER_CC2DE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2DE_Pos /;"	d
TIM_DIER_CC2IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2IE /;"	d
TIM_DIER_CC2IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2IE_Msk /;"	d
TIM_DIER_CC2IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC2IE_Pos /;"	d
TIM_DIER_CC3DE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3DE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3DE_Msk /;"	d
TIM_DIER_CC3DE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3DE_Pos /;"	d
TIM_DIER_CC3IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3IE /;"	d
TIM_DIER_CC3IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3IE_Msk /;"	d
TIM_DIER_CC3IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC3IE_Pos /;"	d
TIM_DIER_CC4DE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4DE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4DE_Msk /;"	d
TIM_DIER_CC4DE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4DE_Pos /;"	d
TIM_DIER_CC4IE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4IE /;"	d
TIM_DIER_CC4IE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4IE_Msk /;"	d
TIM_DIER_CC4IE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_CC4IE_Pos /;"	d
TIM_DIER_COMDE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMDE /;"	d
TIM_DIER_COMDE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMDE_Msk /;"	d
TIM_DIER_COMDE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMDE_Pos /;"	d
TIM_DIER_COMIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMIE /;"	d
TIM_DIER_COMIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMIE_Msk /;"	d
TIM_DIER_COMIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_COMIE_Pos /;"	d
TIM_DIER_TDE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TDE /;"	d
TIM_DIER_TDE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TDE_Msk /;"	d
TIM_DIER_TDE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TDE_Pos /;"	d
TIM_DIER_TIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TIE /;"	d
TIM_DIER_TIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TIE_Msk /;"	d
TIM_DIER_TIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_TIE_Pos /;"	d
TIM_DIER_UDE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UDE /;"	d
TIM_DIER_UDE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UDE_Msk /;"	d
TIM_DIER_UDE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UDE_Pos /;"	d
TIM_DIER_UIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UIE /;"	d
TIM_DIER_UIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UIE_Msk /;"	d
TIM_DIER_UIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DIER_UIE_Pos /;"	d
TIM_DMABASE_AF1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_AF1 /;"	d
TIM_DMABASE_AF2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_AF2 /;"	d
TIM_DMABASE_ARR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_ARR /;"	d
TIM_DMABASE_BDTR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_BDTR /;"	d
TIM_DMABASE_CCER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCER /;"	d
TIM_DMABASE_CCMR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCMR1 /;"	d
TIM_DMABASE_CCMR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCMR2 /;"	d
TIM_DMABASE_CCMR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCMR3 /;"	d
TIM_DMABASE_CCR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR1 /;"	d
TIM_DMABASE_CCR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR2 /;"	d
TIM_DMABASE_CCR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR3 /;"	d
TIM_DMABASE_CCR4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR4 /;"	d
TIM_DMABASE_CCR5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR5 /;"	d
TIM_DMABASE_CCR6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CCR6 /;"	d
TIM_DMABASE_CNT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CNT /;"	d
TIM_DMABASE_CR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CR1 /;"	d
TIM_DMABASE_CR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_CR2 /;"	d
TIM_DMABASE_DCR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_DCR /;"	d
TIM_DMABASE_DIER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_DIER /;"	d
TIM_DMABASE_DMAR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_DMAR /;"	d
TIM_DMABASE_EGR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_EGR /;"	d
TIM_DMABASE_OR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_OR1 /;"	d
TIM_DMABASE_PSC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_PSC /;"	d
TIM_DMABASE_RCR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_RCR /;"	d
TIM_DMABASE_SMCR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_SMCR /;"	d
TIM_DMABASE_SR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_SR /;"	d
TIM_DMABASE_TISEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABASE_TISEL /;"	d
TIM_DMABURSTLENGTH_10TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_10TRANSFERS /;"	d
TIM_DMABURSTLENGTH_11TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_11TRANSFERS /;"	d
TIM_DMABURSTLENGTH_12TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_12TRANSFERS /;"	d
TIM_DMABURSTLENGTH_13TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_13TRANSFERS /;"	d
TIM_DMABURSTLENGTH_14TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_14TRANSFERS /;"	d
TIM_DMABURSTLENGTH_15TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_15TRANSFERS /;"	d
TIM_DMABURSTLENGTH_16TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_16TRANSFERS /;"	d
TIM_DMABURSTLENGTH_17TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_17TRANSFERS /;"	d
TIM_DMABURSTLENGTH_18TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_18TRANSFERS /;"	d
TIM_DMABURSTLENGTH_1TRANSFER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_1TRANSFER /;"	d
TIM_DMABURSTLENGTH_2TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_2TRANSFERS /;"	d
TIM_DMABURSTLENGTH_3TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_3TRANSFERS /;"	d
TIM_DMABURSTLENGTH_4TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_4TRANSFERS /;"	d
TIM_DMABURSTLENGTH_5TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_5TRANSFERS /;"	d
TIM_DMABURSTLENGTH_6TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_6TRANSFERS /;"	d
TIM_DMABURSTLENGTH_7TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_7TRANSFERS /;"	d
TIM_DMABURSTLENGTH_8TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_8TRANSFERS /;"	d
TIM_DMABURSTLENGTH_9TRANSFERS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMABURSTLENGTH_9TRANSFERS /;"	d
TIM_DMABase_ARR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_ARR /;"	d
TIM_DMABase_BDTR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_BDTR /;"	d
TIM_DMABase_CCER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCER /;"	d
TIM_DMABase_CCMR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR1 /;"	d
TIM_DMABase_CCMR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR2 /;"	d
TIM_DMABase_CCMR3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCMR3 /;"	d
TIM_DMABase_CCR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR1 /;"	d
TIM_DMABase_CCR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR2 /;"	d
TIM_DMABase_CCR3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR3 /;"	d
TIM_DMABase_CCR4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR4 /;"	d
TIM_DMABase_CCR5	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR5 /;"	d
TIM_DMABase_CCR6	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CCR6 /;"	d
TIM_DMABase_CNT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CNT /;"	d
TIM_DMABase_CR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CR1 /;"	d
TIM_DMABase_CR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_CR2 /;"	d
TIM_DMABase_DCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_DCR /;"	d
TIM_DMABase_DIER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_DIER /;"	d
TIM_DMABase_DMAR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_DMAR /;"	d
TIM_DMABase_EGR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_EGR /;"	d
TIM_DMABase_OR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_OR /;"	d
TIM_DMABase_OR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_OR1 /;"	d
TIM_DMABase_OR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_OR2 /;"	d
TIM_DMABase_OR3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_OR3 /;"	d
TIM_DMABase_PSC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_PSC /;"	d
TIM_DMABase_RCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_RCR /;"	d
TIM_DMABase_SMCR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_SMCR /;"	d
TIM_DMABase_SR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABase_SR /;"	d
TIM_DMABurstLength_10Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_10Transfers /;"	d
TIM_DMABurstLength_11Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_11Transfers /;"	d
TIM_DMABurstLength_12Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_12Transfers /;"	d
TIM_DMABurstLength_13Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_13Transfers /;"	d
TIM_DMABurstLength_14Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_14Transfers /;"	d
TIM_DMABurstLength_15Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_15Transfers /;"	d
TIM_DMABurstLength_16Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_16Transfers /;"	d
TIM_DMABurstLength_17Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_17Transfers /;"	d
TIM_DMABurstLength_18Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_18Transfers /;"	d
TIM_DMABurstLength_1Transfer	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_1Transfer /;"	d
TIM_DMABurstLength_2Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_2Transfers /;"	d
TIM_DMABurstLength_3Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_3Transfers /;"	d
TIM_DMABurstLength_4Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_4Transfers /;"	d
TIM_DMABurstLength_5Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_5Transfers /;"	d
TIM_DMABurstLength_6Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_6Transfers /;"	d
TIM_DMABurstLength_7Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_7Transfers /;"	d
TIM_DMABurstLength_8Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_8Transfers /;"	d
TIM_DMABurstLength_9Transfers	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_DMABurstLength_9Transfers /;"	d
TIM_DMACaptureCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIM_DMACaptureHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIM_DMADelayPulseCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMADelayPulseHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIM_DMADelayPulseNCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMAError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void
TIM_DMAErrorCCxN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim_ex.c	/^static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMAPeriodElapsedCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMAPeriodElapsedHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMAR_DMAB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DMAR_DMAB /;"	d
TIM_DMAR_DMAB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DMAR_DMAB_Msk /;"	d
TIM_DMAR_DMAB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_DMAR_DMAB_Pos /;"	d
TIM_DMATriggerCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMATriggerHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
TIM_DMA_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_CC1 /;"	d
TIM_DMA_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_CC2 /;"	d
TIM_DMA_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_CC3 /;"	d
TIM_DMA_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_CC4 /;"	d
TIM_DMA_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_COM /;"	d
TIM_DMA_ID_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_CC1 /;"	d
TIM_DMA_ID_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_CC2 /;"	d
TIM_DMA_ID_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_CC3 /;"	d
TIM_DMA_ID_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_CC4 /;"	d
TIM_DMA_ID_COMMUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_COMMUTATION /;"	d
TIM_DMA_ID_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_TRIGGER /;"	d
TIM_DMA_ID_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_ID_UPDATE /;"	d
TIM_DMA_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_TRIGGER /;"	d
TIM_DMA_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_DMA_UPDATE /;"	d
TIM_EGR_B2G	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_B2G /;"	d
TIM_EGR_B2G_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_B2G_Msk /;"	d
TIM_EGR_B2G_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_B2G_Pos /;"	d
TIM_EGR_BG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_BG /;"	d
TIM_EGR_BG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_BG_Msk /;"	d
TIM_EGR_BG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_BG_Pos /;"	d
TIM_EGR_CC1G	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC1G /;"	d
TIM_EGR_CC1G_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC1G_Msk /;"	d
TIM_EGR_CC1G_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC1G_Pos /;"	d
TIM_EGR_CC2G	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC2G /;"	d
TIM_EGR_CC2G_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC2G_Msk /;"	d
TIM_EGR_CC2G_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC2G_Pos /;"	d
TIM_EGR_CC3G	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC3G /;"	d
TIM_EGR_CC3G_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC3G_Msk /;"	d
TIM_EGR_CC3G_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC3G_Pos /;"	d
TIM_EGR_CC4G	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC4G /;"	d
TIM_EGR_CC4G_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC4G_Msk /;"	d
TIM_EGR_CC4G_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_CC4G_Pos /;"	d
TIM_EGR_COMG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_COMG /;"	d
TIM_EGR_COMG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_COMG_Msk /;"	d
TIM_EGR_COMG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_COMG_Pos /;"	d
TIM_EGR_TG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_TG /;"	d
TIM_EGR_TG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_TG_Msk /;"	d
TIM_EGR_TG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_TG_Pos /;"	d
TIM_EGR_UG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_UG /;"	d
TIM_EGR_UG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_UG_Msk /;"	d
TIM_EGR_UG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_EGR_UG_Pos /;"	d
TIM_ENCODERINPUTPOLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_ENCODERINPUTPOLARITY_FALLING /;"	d
TIM_ENCODERINPUTPOLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_ENCODERINPUTPOLARITY_RISING /;"	d
TIM_ENCODERMODE_TI1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI1 /;"	d
TIM_ENCODERMODE_TI12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI12 /;"	d
TIM_ENCODERMODE_TI2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ENCODERMODE_TI2 /;"	d
TIM_ETRPOLARITY_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPOLARITY_INVERTED /;"	d
TIM_ETRPOLARITY_NONINVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPOLARITY_NONINVERTED /;"	d
TIM_ETRPRESCALER_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV1 /;"	d
TIM_ETRPRESCALER_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV2 /;"	d
TIM_ETRPRESCALER_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV4 /;"	d
TIM_ETRPRESCALER_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ETRPRESCALER_DIV8 /;"	d
TIM_ETR_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,$/;"	f	typeref:typename:void
TIM_EVENTSOURCE_BREAK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_BREAK /;"	d
TIM_EVENTSOURCE_BREAK2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_BREAK2 /;"	d
TIM_EVENTSOURCE_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC1 /;"	d
TIM_EVENTSOURCE_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC2 /;"	d
TIM_EVENTSOURCE_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC3 /;"	d
TIM_EVENTSOURCE_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_CC4 /;"	d
TIM_EVENTSOURCE_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_COM /;"	d
TIM_EVENTSOURCE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_TRIGGER /;"	d
TIM_EVENTSOURCE_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_EVENTSOURCE_UPDATE /;"	d
TIM_Encoder_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_Encoder_InitTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0508
TIM_EventSource_Break	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_Break /;"	d
TIM_EventSource_Break2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_Break2 /;"	d
TIM_EventSource_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_CC1 /;"	d
TIM_EventSource_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_CC2 /;"	d
TIM_EventSource_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_CC3 /;"	d
TIM_EventSource_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_CC4 /;"	d
TIM_EventSource_COM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_COM /;"	d
TIM_EventSource_Trigger	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_Trigger /;"	d
TIM_EventSource_Update	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_EventSource_Update /;"	d
TIM_FLAG_BREAK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_BREAK /;"	d
TIM_FLAG_BREAK2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_BREAK2 /;"	d
TIM_FLAG_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC1 /;"	d
TIM_FLAG_CC1OF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC1OF /;"	d
TIM_FLAG_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC2 /;"	d
TIM_FLAG_CC2OF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC2OF /;"	d
TIM_FLAG_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC3 /;"	d
TIM_FLAG_CC3OF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC3OF /;"	d
TIM_FLAG_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC4 /;"	d
TIM_FLAG_CC4OF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC4OF /;"	d
TIM_FLAG_CC5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC5 /;"	d
TIM_FLAG_CC6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_CC6 /;"	d
TIM_FLAG_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_COM /;"	d
TIM_FLAG_SYSTEM_BREAK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_SYSTEM_BREAK /;"	d
TIM_FLAG_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_TRIGGER /;"	d
TIM_FLAG_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_FLAG_UPDATE /;"	d
TIM_GET_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_GET_CLEAR_IT /;"	d
TIM_GET_ITSTATUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_GET_ITSTATUS /;"	d
TIM_GROUPCH5_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_GROUPCH5_NONE /;"	d
TIM_GROUPCH5_OC1REFC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_GROUPCH5_OC1REFC /;"	d
TIM_GROUPCH5_OC2REFC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_GROUPCH5_OC2REFC /;"	d
TIM_GROUPCH5_OC3REFC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_GROUPCH5_OC3REFC /;"	d
TIM_HallSensor_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^} TIM_HallSensor_InitTypeDef;$/;"	t	typeref:struct:__anone806fab90108
TIM_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_HandleTypeDef;$/;"	t	typeref:struct:__TIM_HandleTypeDef
TIM_ICPOLARITY_BOTHEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_ICPOLARITY_BOTHEDGE /;"	d
TIM_ICPOLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_ICPOLARITY_FALLING /;"	d
TIM_ICPOLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_ICPOLARITY_RISING /;"	d
TIM_ICPSC_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICPSC_DIV1 /;"	d
TIM_ICPSC_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICPSC_DIV2 /;"	d
TIM_ICPSC_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICPSC_DIV4 /;"	d
TIM_ICPSC_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICPSC_DIV8 /;"	d
TIM_ICSELECTION_DIRECTTI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICSELECTION_DIRECTTI /;"	d
TIM_ICSELECTION_INDIRECTTI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICSELECTION_INDIRECTTI /;"	d
TIM_ICSELECTION_TRC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_ICSELECTION_TRC /;"	d
TIM_IC_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_IC_InitTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0408
TIM_INPUTCHANNELPOLARITY_BOTHEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE /;"	d
TIM_INPUTCHANNELPOLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_FALLING /;"	d
TIM_INPUTCHANNELPOLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define  TIM_INPUTCHANNELPOLARITY_RISING /;"	d
TIM_ITRx_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)$/;"	f	typeref:typename:void	file:
TIM_IT_BREAK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_BREAK /;"	d
TIM_IT_CC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_CC1 /;"	d
TIM_IT_CC2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_CC2 /;"	d
TIM_IT_CC3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_CC3 /;"	d
TIM_IT_CC4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_CC4 /;"	d
TIM_IT_COM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_COM /;"	d
TIM_IT_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_TRIGGER /;"	d
TIM_IT_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_IT_UPDATE /;"	d
TIM_LOCKLEVEL_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_LOCKLEVEL_1 /;"	d
TIM_LOCKLEVEL_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_LOCKLEVEL_2 /;"	d
TIM_LOCKLEVEL_3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_LOCKLEVEL_3 /;"	d
TIM_LOCKLEVEL_OFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_LOCKLEVEL_OFF /;"	d
TIM_MASTERSLAVEMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_MASTERSLAVEMODE_DISABLE /;"	d
TIM_MASTERSLAVEMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_MASTERSLAVEMODE_ENABLE /;"	d
TIM_MasterConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_MasterConfigTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0808
TIM_OC1_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	typeref:typename:void	file:
TIM_OC2_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	typeref:typename:void
TIM_OC3_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	typeref:typename:void	file:
TIM_OC4_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)$/;"	f	typeref:typename:void	file:
TIM_OC5_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,$/;"	f	typeref:typename:void	file:
TIM_OC6_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,$/;"	f	typeref:typename:void	file:
TIM_OCFAST_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCFAST_DISABLE /;"	d
TIM_OCFAST_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCFAST_ENABLE /;"	d
TIM_OCIDLESTATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCIDLESTATE_RESET /;"	d
TIM_OCIDLESTATE_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCIDLESTATE_SET /;"	d
TIM_OCMODE_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_ACTIVE /;"	d
TIM_OCMODE_ASSYMETRIC_PWM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_ASSYMETRIC_PWM1 /;"	d
TIM_OCMODE_ASSYMETRIC_PWM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_ASSYMETRIC_PWM2 /;"	d
TIM_OCMODE_COMBINED_PWM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_COMBINED_PWM1 /;"	d
TIM_OCMODE_COMBINED_PWM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_COMBINED_PWM2 /;"	d
TIM_OCMODE_FORCED_ACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_FORCED_ACTIVE /;"	d
TIM_OCMODE_FORCED_INACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_FORCED_INACTIVE /;"	d
TIM_OCMODE_INACTIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_INACTIVE /;"	d
TIM_OCMODE_PWM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_PWM1 /;"	d
TIM_OCMODE_PWM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_PWM2 /;"	d
TIM_OCMODE_RETRIGERRABLE_OPM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_RETRIGERRABLE_OPM1 /;"	d
TIM_OCMODE_RETRIGERRABLE_OPM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_RETRIGERRABLE_OPM2 /;"	d
TIM_OCMODE_TIMING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_TIMING /;"	d
TIM_OCMODE_TOGGLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCMODE_TOGGLE /;"	d
TIM_OCNIDLESTATE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCNIDLESTATE_RESET /;"	d
TIM_OCNIDLESTATE_SET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCNIDLESTATE_SET /;"	d
TIM_OCNPOLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCNPOLARITY_HIGH /;"	d
TIM_OCNPOLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCNPOLARITY_LOW /;"	d
TIM_OCPOLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCPOLARITY_HIGH /;"	d
TIM_OCPOLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OCPOLARITY_LOW /;"	d
TIM_OC_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_OC_InitTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0208
TIM_OPMODE_REPETITIVE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OPMODE_REPETITIVE /;"	d
TIM_OPMODE_SINGLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OPMODE_SINGLE /;"	d
TIM_OSSI_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OSSI_DISABLE /;"	d
TIM_OSSI_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OSSI_ENABLE /;"	d
TIM_OSSR_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OSSR_DISABLE /;"	d
TIM_OSSR_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OSSR_ENABLE /;"	d
TIM_OUTPUTNSTATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OUTPUTNSTATE_DISABLE /;"	d
TIM_OUTPUTNSTATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OUTPUTNSTATE_ENABLE /;"	d
TIM_OUTPUTSTATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OUTPUTSTATE_DISABLE /;"	d
TIM_OUTPUTSTATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_OUTPUTSTATE_ENABLE /;"	d
TIM_OnePulse_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_OnePulse_InitTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0308
TIM_PSC_PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_PSC_PSC /;"	d
TIM_PSC_PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_PSC_PSC_Msk /;"	d
TIM_PSC_PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_PSC_PSC_Pos /;"	d
TIM_RCR_REP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_RCR_REP /;"	d
TIM_RCR_REP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_RCR_REP_Msk /;"	d
TIM_RCR_REP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_RCR_REP_Pos /;"	d
TIM_RESET_CAPTUREPOLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_RESET_CAPTUREPOLARITY(/;"	d
TIM_RESET_ICPRESCALERVALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_RESET_ICPRESCALERVALUE(/;"	d
TIM_ResetCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_ResetCallback(TIM_HandleTypeDef *htim)$/;"	f	typeref:typename:void
TIM_SET_CAPTUREPOLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SET_CAPTUREPOLARITY(/;"	d
TIM_SET_ICPRESCALERVALUE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SET_ICPRESCALERVALUE(/;"	d
TIM_SLAVEMODE_COMBINED_RESETTRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER /;"	d
TIM_SLAVEMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_DISABLE /;"	d
TIM_SLAVEMODE_EXTERNAL1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_EXTERNAL1 /;"	d
TIM_SLAVEMODE_GATED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_GATED /;"	d
TIM_SLAVEMODE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_RESET /;"	d
TIM_SLAVEMODE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_SLAVEMODE_TRIGGER /;"	d
TIM_SMCR_ECE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ECE /;"	d
TIM_SMCR_ECE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ECE_Msk /;"	d
TIM_SMCR_ECE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ECE_Pos /;"	d
TIM_SMCR_ETF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF /;"	d
TIM_SMCR_ETF_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_Msk /;"	d
TIM_SMCR_ETF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETF_Pos /;"	d
TIM_SMCR_ETP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETP /;"	d
TIM_SMCR_ETPS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETPS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_ETPS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETPS_Msk /;"	d
TIM_SMCR_ETPS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETPS_Pos /;"	d
TIM_SMCR_ETP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETP_Msk /;"	d
TIM_SMCR_ETP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_ETP_Pos /;"	d
TIM_SMCR_MSM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_MSM /;"	d
TIM_SMCR_MSM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_MSM_Msk /;"	d
TIM_SMCR_MSM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_MSM_Pos /;"	d
TIM_SMCR_OCCS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_OCCS /;"	d
TIM_SMCR_OCCS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_OCCS_Msk /;"	d
TIM_SMCR_OCCS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_OCCS_Pos /;"	d
TIM_SMCR_SMS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS /;"	d
TIM_SMCR_SMS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_SMS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_3 /;"	d
TIM_SMCR_SMS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_Msk /;"	d
TIM_SMCR_SMS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_SMS_Pos /;"	d
TIM_SMCR_TS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS /;"	d
TIM_SMCR_TS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_2 /;"	d
TIM_SMCR_TS_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_3 /;"	d
TIM_SMCR_TS_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_4 /;"	d
TIM_SMCR_TS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_Msk /;"	d
TIM_SMCR_TS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SMCR_TS_Pos /;"	d
TIM_SR_B2IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_B2IF /;"	d
TIM_SR_B2IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_B2IF_Msk /;"	d
TIM_SR_B2IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_B2IF_Pos /;"	d
TIM_SR_BIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_BIF /;"	d
TIM_SR_BIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_BIF_Msk /;"	d
TIM_SR_BIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_BIF_Pos /;"	d
TIM_SR_CC1IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1IF /;"	d
TIM_SR_CC1IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1IF_Msk /;"	d
TIM_SR_CC1IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1IF_Pos /;"	d
TIM_SR_CC1OF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1OF /;"	d
TIM_SR_CC1OF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1OF_Msk /;"	d
TIM_SR_CC1OF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC1OF_Pos /;"	d
TIM_SR_CC2IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2IF /;"	d
TIM_SR_CC2IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2IF_Msk /;"	d
TIM_SR_CC2IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2IF_Pos /;"	d
TIM_SR_CC2OF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2OF /;"	d
TIM_SR_CC2OF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2OF_Msk /;"	d
TIM_SR_CC2OF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC2OF_Pos /;"	d
TIM_SR_CC3IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3IF /;"	d
TIM_SR_CC3IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3IF_Msk /;"	d
TIM_SR_CC3IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3IF_Pos /;"	d
TIM_SR_CC3OF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3OF /;"	d
TIM_SR_CC3OF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3OF_Msk /;"	d
TIM_SR_CC3OF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC3OF_Pos /;"	d
TIM_SR_CC4IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4IF /;"	d
TIM_SR_CC4IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4IF_Msk /;"	d
TIM_SR_CC4IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4IF_Pos /;"	d
TIM_SR_CC4OF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4OF /;"	d
TIM_SR_CC4OF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4OF_Msk /;"	d
TIM_SR_CC4OF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC4OF_Pos /;"	d
TIM_SR_CC5IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC5IF /;"	d
TIM_SR_CC5IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC5IF_Msk /;"	d
TIM_SR_CC5IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC5IF_Pos /;"	d
TIM_SR_CC6IF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC6IF /;"	d
TIM_SR_CC6IF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC6IF_Msk /;"	d
TIM_SR_CC6IF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_CC6IF_Pos /;"	d
TIM_SR_COMIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_COMIF /;"	d
TIM_SR_COMIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_COMIF_Msk /;"	d
TIM_SR_COMIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_COMIF_Pos /;"	d
TIM_SR_SBIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_SBIF /;"	d
TIM_SR_SBIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_SBIF_Msk /;"	d
TIM_SR_SBIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_SBIF_Pos /;"	d
TIM_SR_TIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_TIF /;"	d
TIM_SR_TIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_TIF_Msk /;"	d
TIM_SR_TIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_TIF_Pos /;"	d
TIM_SR_UIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_UIF /;"	d
TIM_SR_UIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_UIF_Msk /;"	d
TIM_SR_UIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_SR_UIF_Pos /;"	d
TIM_SlaveConfigTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^} TIM_SlaveConfigTypeDef;$/;"	t	typeref:struct:__anon8defbf7d0908
TIM_SlaveTimer_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,$/;"	f	typeref:typename:HAL_StatusTypeDef	file:
TIM_TI1SELECTION_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TI1SELECTION_CH1 /;"	d
TIM_TI1SELECTION_XORCOMBINATION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TI1SELECTION_XORCOMBINATION /;"	d
TIM_TI1_ConfigInputStage	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_IC/;"	f	typeref:typename:void	file:
TIM_TI1_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,$/;"	f	typeref:typename:void
TIM_TI2_ConfigInputStage	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_IC/;"	f	typeref:typename:void	file:
TIM_TI2_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelecti/;"	f	typeref:typename:void	file:
TIM_TI3_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelecti/;"	f	typeref:typename:void	file:
TIM_TI4_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelecti/;"	f	typeref:typename:void	file:
TIM_TIM14_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM14_TI1_GPIO /;"	d
TIM_TIM14_TI1_HSE_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM14_TI1_HSE_32 /;"	d
TIM_TIM14_TI1_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM14_TI1_MCO /;"	d
TIM_TIM14_TI1_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM14_TI1_MCO2 /;"	d
TIM_TIM14_TI1_RTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM14_TI1_RTC /;"	d
TIM_TIM15_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI1_GPIO /;"	d
TIM_TIM15_TI1_TIM2_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI1_TIM2_CH1 /;"	d
TIM_TIM15_TI1_TIM3_CH1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI1_TIM3_CH1 /;"	d
TIM_TIM15_TI2_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI2_GPIO /;"	d
TIM_TIM15_TI2_TIM2_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI2_TIM2_CH2 /;"	d
TIM_TIM15_TI2_TIM3_CH2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM15_TI2_TIM3_CH2 /;"	d
TIM_TIM16_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM16_TI1_GPIO /;"	d
TIM_TIM16_TI1_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM16_TI1_LSE /;"	d
TIM_TIM16_TI1_LSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM16_TI1_LSI /;"	d
TIM_TIM16_TI1_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM16_TI1_MCO2 /;"	d
TIM_TIM16_TI1_RTC_WAKEUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM16_TI1_RTC_WAKEUP /;"	d
TIM_TIM17_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM17_TI1_GPIO /;"	d
TIM_TIM17_TI1_HSE_32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM17_TI1_HSE_32 /;"	d
TIM_TIM17_TI1_HSI48	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM17_TI1_HSI48 /;"	d
TIM_TIM17_TI1_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM17_TI1_MCO /;"	d
TIM_TIM17_TI1_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM17_TI1_MCO2 /;"	d
TIM_TIM1_ETR_ADC1_AWD1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_ADC1_AWD1 /;"	d
TIM_TIM1_ETR_ADC1_AWD2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_ADC1_AWD2 /;"	d
TIM_TIM1_ETR_ADC1_AWD3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_ADC1_AWD3 /;"	d
TIM_TIM1_ETR_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_COMP1 /;"	d
TIM_TIM1_ETR_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM1_ETR_COMP1_OUT /;"	d
TIM_TIM1_ETR_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_COMP2 /;"	d
TIM_TIM1_ETR_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM1_ETR_COMP2_OUT /;"	d
TIM_TIM1_ETR_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_COMP3 /;"	d
TIM_TIM1_ETR_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_ETR_GPIO /;"	d
TIM_TIM1_TI1_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI1_COMP1 /;"	d
TIM_TIM1_TI1_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM1_TI1_COMP1_OUT /;"	d
TIM_TIM1_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI1_GPIO /;"	d
TIM_TIM1_TI2_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI2_COMP2 /;"	d
TIM_TIM1_TI2_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI2_GPIO /;"	d
TIM_TIM1_TI3_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI3_COMP3 /;"	d
TIM_TIM1_TI3_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM1_TI3_GPIO /;"	d
TIM_TIM2_ETR_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_COMP1 /;"	d
TIM_TIM2_ETR_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM2_ETR_COMP1_OUT /;"	d
TIM_TIM2_ETR_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_COMP2 /;"	d
TIM_TIM2_ETR_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM2_ETR_COMP2_OUT /;"	d
TIM_TIM2_ETR_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_COMP3 /;"	d
TIM_TIM2_ETR_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_GPIO /;"	d
TIM_TIM2_ETR_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_LSE /;"	d
TIM_TIM2_ETR_MCO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_MCO /;"	d
TIM_TIM2_ETR_MCO2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_ETR_MCO2 /;"	d
TIM_TIM2_TI1_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI1_COMP1 /;"	d
TIM_TIM2_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI1_GPIO /;"	d
TIM_TIM2_TI2_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI2_COMP2 /;"	d
TIM_TIM2_TI2_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI2_GPIO /;"	d
TIM_TIM2_TI3_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI3_COMP3 /;"	d
TIM_TIM2_TI3_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM2_TI3_GPIO /;"	d
TIM_TIM2_TI4_COMP1COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM2_TI4_COMP1COMP2_OUT /;"	d
TIM_TIM2_TI4_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM2_TI4_COMP1_OUT /;"	d
TIM_TIM2_TI4_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM2_TI4_COMP2_OUT /;"	d
TIM_TIM3_ETR_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_ETR_COMP1 /;"	d
TIM_TIM3_ETR_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM3_ETR_COMP1_OUT /;"	d
TIM_TIM3_ETR_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_ETR_COMP2 /;"	d
TIM_TIM3_ETR_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_ETR_COMP3 /;"	d
TIM_TIM3_ETR_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_ETR_GPIO /;"	d
TIM_TIM3_TI1_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI1_COMP1 /;"	d
TIM_TIM3_TI1_COMP1COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM3_TI1_COMP1COMP2_OUT /;"	d
TIM_TIM3_TI1_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM3_TI1_COMP1_OUT /;"	d
TIM_TIM3_TI1_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM3_TI1_COMP2_OUT /;"	d
TIM_TIM3_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI1_GPIO /;"	d
TIM_TIM3_TI2_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI2_COMP2 /;"	d
TIM_TIM3_TI2_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI2_GPIO /;"	d
TIM_TIM3_TI3_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI3_COMP3 /;"	d
TIM_TIM3_TI3_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM3_TI3_GPIO /;"	d
TIM_TIM4_ETR_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_ETR_COMP1 /;"	d
TIM_TIM4_ETR_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_ETR_COMP2 /;"	d
TIM_TIM4_ETR_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_ETR_COMP3 /;"	d
TIM_TIM4_ETR_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_ETR_GPIO /;"	d
TIM_TIM4_TI1_COMP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI1_COMP1 /;"	d
TIM_TIM4_TI1_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI1_GPIO /;"	d
TIM_TIM4_TI2_COMP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI2_COMP2 /;"	d
TIM_TIM4_TI2_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI2_GPIO /;"	d
TIM_TIM4_TI3_COMP3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI3_COMP3 /;"	d
TIM_TIM4_TI3_GPIO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^#define TIM_TIM4_TI3_GPIO /;"	d
TIM_TIM8_ETR_COMP1_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM8_ETR_COMP1_OUT /;"	d
TIM_TIM8_ETR_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM8_ETR_COMP2_OUT /;"	d
TIM_TIM8_TI1_COMP2_OUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TIM_TIM8_TI1_COMP2_OUT /;"	d
TIM_TISEL_TI1SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL /;"	d
TIM_TISEL_TI1SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_0 /;"	d
TIM_TISEL_TI1SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_1 /;"	d
TIM_TISEL_TI1SEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_2 /;"	d
TIM_TISEL_TI1SEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_3 /;"	d
TIM_TISEL_TI1SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_Msk /;"	d
TIM_TISEL_TI1SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI1SEL_Pos /;"	d
TIM_TISEL_TI2SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL /;"	d
TIM_TISEL_TI2SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_0 /;"	d
TIM_TISEL_TI2SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_1 /;"	d
TIM_TISEL_TI2SEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_2 /;"	d
TIM_TISEL_TI2SEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_3 /;"	d
TIM_TISEL_TI2SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_Msk /;"	d
TIM_TISEL_TI2SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI2SEL_Pos /;"	d
TIM_TISEL_TI3SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL /;"	d
TIM_TISEL_TI3SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_0 /;"	d
TIM_TISEL_TI3SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_1 /;"	d
TIM_TISEL_TI3SEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_2 /;"	d
TIM_TISEL_TI3SEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_3 /;"	d
TIM_TISEL_TI3SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_Msk /;"	d
TIM_TISEL_TI3SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI3SEL_Pos /;"	d
TIM_TISEL_TI4SEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL /;"	d
TIM_TISEL_TI4SEL_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_0 /;"	d
TIM_TISEL_TI4SEL_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_1 /;"	d
TIM_TISEL_TI4SEL_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_2 /;"	d
TIM_TISEL_TI4SEL_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_3 /;"	d
TIM_TISEL_TI4SEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_Msk /;"	d
TIM_TISEL_TI4SEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define TIM_TISEL_TI4SEL_Pos /;"	d
TIM_TRGO2_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_ENABLE /;"	d
TIM_TRGO2_OC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC1 /;"	d
TIM_TRGO2_OC1REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC1REF /;"	d
TIM_TRGO2_OC2REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC2REF /;"	d
TIM_TRGO2_OC3REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC3REF /;"	d
TIM_TRGO2_OC4REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC4REF /;"	d
TIM_TRGO2_OC4REF_RISINGFALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC4REF_RISINGFALLING /;"	d
TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING /;"	d
TIM_TRGO2_OC4REF_RISING_OC6REF_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING /;"	d
TIM_TRGO2_OC5REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC5REF /;"	d
TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING /;"	d
TIM_TRGO2_OC5REF_RISING_OC6REF_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING /;"	d
TIM_TRGO2_OC6REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC6REF /;"	d
TIM_TRGO2_OC6REF_RISINGFALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_OC6REF_RISINGFALLING /;"	d
TIM_TRGO2_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_RESET /;"	d
TIM_TRGO2_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO2_UPDATE /;"	d
TIM_TRGO_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_ENABLE /;"	d
TIM_TRGO_OC1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_OC1 /;"	d
TIM_TRGO_OC1REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_OC1REF /;"	d
TIM_TRGO_OC2REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_OC2REF /;"	d
TIM_TRGO_OC3REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_OC3REF /;"	d
TIM_TRGO_OC4REF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_OC4REF /;"	d
TIM_TRGO_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_RESET /;"	d
TIM_TRGO_UPDATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRGO_UPDATE /;"	d
TIM_TRIGGERPOLARITY_BOTHEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_BOTHEDGE /;"	d
TIM_TRIGGERPOLARITY_FALLING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_FALLING /;"	d
TIM_TRIGGERPOLARITY_INVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_INVERTED /;"	d
TIM_TRIGGERPOLARITY_NONINVERTED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_NONINVERTED /;"	d
TIM_TRIGGERPOLARITY_RISING	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPOLARITY_RISING /;"	d
TIM_TRIGGERPRESCALER_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV1 /;"	d
TIM_TRIGGERPRESCALER_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV2 /;"	d
TIM_TRIGGERPRESCALER_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV4 /;"	d
TIM_TRIGGERPRESCALER_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TRIGGERPRESCALER_DIV8 /;"	d
TIM_TS_ETRF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ETRF /;"	d
TIM_TS_ITR0	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ITR0 /;"	d
TIM_TS_ITR1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ITR1 /;"	d
TIM_TS_ITR2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ITR2 /;"	d
TIM_TS_ITR3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ITR3 /;"	d
TIM_TS_ITR7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_ITR7 /;"	d
TIM_TS_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_NONE /;"	d
TIM_TS_TI1FP1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_TI1FP1 /;"	d
TIM_TS_TI1F_ED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_TI1F_ED /;"	d
TIM_TS_TI2FP2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_TS_TI2FP2 /;"	d
TIM_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51708
TIM_UIFREMAP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_UIFREMAP_DISABLE /;"	d
TIM_UIFREMAP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define TIM_UIFREMAP_ENABLE /;"	d
TIMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint32_t TIMode;              \/*!< Specifies if the TI mode is enabled or not.$/;"	m	struct:__anon8de16c9f0108	typeref:typename:uint32_t
TIMx_OR1_OCREF_CLR	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_tim.c	/^#define TIMx_OR1_OCREF_CLR /;"	d	file:
TISEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TISEL;       \/*!< TIM Input Selection register,             Address offset: 0x6/;"	m	struct:__anon90f9dfd51708	typeref:typename:__IO uint32_t
TPI	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm23.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm33.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm35p.h	/^  #define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI /;"	d
TPI	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ACPR_PRESCALER_Msk /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_PRESCALER_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ACPR_PRESCALER_Pos /;"	d
TPI_ACPR_SWOSCALER_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_ACPR_SWOSCALER_Msk /;"	d
TPI_ACPR_SWOSCALER_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_ACPR_SWOSCALER_Msk /;"	d
TPI_ACPR_SWOSCALER_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_ACPR_SWOSCALER_Pos /;"	d
TPI_ACPR_SWOSCALER_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_ACPR_SWOSCALER_Pos /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm23.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm33.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm35p.h	/^  #define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_BASE /;"	d
TPI_BASE	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_BASE /;"	d
TPI_DEVID_AsynClkIn_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_AsynClkIn_Msk /;"	d
TPI_DEVID_AsynClkIn_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_AsynClkIn_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_AsynClkIn_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_AsynClkIn_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_AsynClkIn_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_AsynClkIn_Pos /;"	d
TPI_DEVID_FIFOSZ_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_FIFOSZ_Msk /;"	d
TPI_DEVID_FIFOSZ_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_FIFOSZ_Msk /;"	d
TPI_DEVID_FIFOSZ_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_FIFOSZ_Msk /;"	d
TPI_DEVID_FIFOSZ_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_FIFOSZ_Msk /;"	d
TPI_DEVID_FIFOSZ_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_FIFOSZ_Msk /;"	d
TPI_DEVID_FIFOSZ_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_FIFOSZ_Pos /;"	d
TPI_DEVID_FIFOSZ_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_FIFOSZ_Pos /;"	d
TPI_DEVID_FIFOSZ_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_FIFOSZ_Pos /;"	d
TPI_DEVID_FIFOSZ_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_FIFOSZ_Pos /;"	d
TPI_DEVID_FIFOSZ_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_FIFOSZ_Pos /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_MANCVALID_Msk /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MANCVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_MANCVALID_Pos /;"	d
TPI_DEVID_MinBufSz_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_MinBufSz_Msk /;"	d
TPI_DEVID_MinBufSz_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_MinBufSz_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_MinBufSz_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_MinBufSz_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_MinBufSz_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_MinBufSz_Pos /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_NRZVALID_Msk /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NRZVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_NRZVALID_Pos /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_NrTraceInput_Msk /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_NrTraceInput_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_NrTraceInput_Pos /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_PTINVALID_Msk /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVID_PTINVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVID_PTINVALID_Pos /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVTYPE_MajorType_Msk /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_MajorType_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVTYPE_MajorType_Pos /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVTYPE_SubType_Msk /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_DEVTYPE_SubType_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_DEVTYPE_SubType_Pos /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFCR_EnFCont_Msk /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_EnFCont_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFCR_EnFCont_Pos /;"	d
TPI_FFCR_FOnMan_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_FOnMan_Msk /;"	d
TPI_FFCR_FOnMan_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_FOnMan_Msk /;"	d
TPI_FFCR_FOnMan_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_FOnMan_Msk /;"	d
TPI_FFCR_FOnMan_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_FOnMan_Msk /;"	d
TPI_FFCR_FOnMan_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_FOnMan_Msk /;"	d
TPI_FFCR_FOnMan_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_FOnMan_Pos /;"	d
TPI_FFCR_FOnMan_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_FOnMan_Pos /;"	d
TPI_FFCR_FOnMan_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_FOnMan_Pos /;"	d
TPI_FFCR_FOnMan_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_FOnMan_Pos /;"	d
TPI_FFCR_FOnMan_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_FOnMan_Pos /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFCR_TrigIn_Msk /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFCR_TrigIn_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFCR_TrigIn_Pos /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FlInProg_Msk /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FlInProg_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FlInProg_Pos /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FtNonStop_Msk /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtNonStop_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FtNonStop_Pos /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FtStopped_Msk /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_FtStopped_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_FtStopped_Pos /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_TCPresent_Msk /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FFSR_TCPresent_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FFSR_TCPresent_Pos /;"	d
TPI_FIFO0_ETM0_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM0_Msk /;"	d
TPI_FIFO0_ETM0_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM0_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM0_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM0_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM0_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM0_Pos /;"	d
TPI_FIFO0_ETM1_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM1_Msk /;"	d
TPI_FIFO0_ETM1_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM1_Pos /;"	d
TPI_FIFO0_ETM2_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM2_Msk /;"	d
TPI_FIFO0_ETM2_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM2_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM2_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM2_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM2_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM2_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM_bytecount_Msk /;"	d
TPI_FIFO0_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ETM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ITM_bytecount_Msk /;"	d
TPI_FIFO0_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO0_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO0_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_ATVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ETM_bytecount_Msk /;"	d
TPI_FIFO1_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ETM_bytecount_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ETM_bytecount_Pos /;"	d
TPI_FIFO1_ITM0_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM0_Msk /;"	d
TPI_FIFO1_ITM0_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM0_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM0_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM0_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM0_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM0_Pos /;"	d
TPI_FIFO1_ITM1_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM1_Msk /;"	d
TPI_FIFO1_ITM1_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM1_Pos /;"	d
TPI_FIFO1_ITM2_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM2_Msk /;"	d
TPI_FIFO1_ITM2_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM2_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM2_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM2_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM2_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM2_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_ATVALID_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM_bytecount_Msk /;"	d
TPI_FIFO1_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_FIFO1_ITM_bytecount_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_FIFO1_ITM_bytecount_Pos /;"	d
TPI_ITATBCTR0_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_AFVALID1S_Msk /;"	d
TPI_ITATBCTR0_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_AFVALID1S_Msk /;"	d
TPI_ITATBCTR0_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_AFVALID1S_Msk /;"	d
TPI_ITATBCTR0_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_AFVALID1S_Pos /;"	d
TPI_ITATBCTR0_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_AFVALID1S_Pos /;"	d
TPI_ITATBCTR0_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_AFVALID1S_Pos /;"	d
TPI_ITATBCTR0_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_AFVALID2S_Msk /;"	d
TPI_ITATBCTR0_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_AFVALID2S_Msk /;"	d
TPI_ITATBCTR0_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_AFVALID2S_Msk /;"	d
TPI_ITATBCTR0_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_AFVALID2S_Pos /;"	d
TPI_ITATBCTR0_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_AFVALID2S_Pos /;"	d
TPI_ITATBCTR0_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_AFVALID2S_Pos /;"	d
TPI_ITATBCTR0_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_ATREADY1S_Msk /;"	d
TPI_ITATBCTR0_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_ATREADY1S_Msk /;"	d
TPI_ITATBCTR0_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_ATREADY1S_Msk /;"	d
TPI_ITATBCTR0_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_ATREADY1S_Pos /;"	d
TPI_ITATBCTR0_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_ATREADY1S_Pos /;"	d
TPI_ITATBCTR0_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_ATREADY1S_Pos /;"	d
TPI_ITATBCTR0_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY1_Msk /;"	d
TPI_ITATBCTR0_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY1_Msk /;"	d
TPI_ITATBCTR0_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY1_Msk /;"	d
TPI_ITATBCTR0_ATREADY1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR0_ATREADY1_Msk /;"	d
TPI_ITATBCTR0_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY1_Pos /;"	d
TPI_ITATBCTR0_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY1_Pos /;"	d
TPI_ITATBCTR0_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY1_Pos /;"	d
TPI_ITATBCTR0_ATREADY1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR0_ATREADY1_Pos /;"	d
TPI_ITATBCTR0_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_ATREADY2S_Msk /;"	d
TPI_ITATBCTR0_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_ATREADY2S_Msk /;"	d
TPI_ITATBCTR0_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_ATREADY2S_Msk /;"	d
TPI_ITATBCTR0_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR0_ATREADY2S_Pos /;"	d
TPI_ITATBCTR0_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR0_ATREADY2S_Pos /;"	d
TPI_ITATBCTR0_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR0_ATREADY2S_Pos /;"	d
TPI_ITATBCTR0_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY2_Msk /;"	d
TPI_ITATBCTR0_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY2_Msk /;"	d
TPI_ITATBCTR0_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY2_Msk /;"	d
TPI_ITATBCTR0_ATREADY2_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR0_ATREADY2_Msk /;"	d
TPI_ITATBCTR0_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR0_ATREADY2_Pos /;"	d
TPI_ITATBCTR0_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY2_Pos /;"	d
TPI_ITATBCTR0_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR0_ATREADY2_Pos /;"	d
TPI_ITATBCTR0_ATREADY2_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR0_ATREADY2_Pos /;"	d
TPI_ITATBCTR0_ATREADY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITATBCTR0_ATREADY_Msk /;"	d
TPI_ITATBCTR0_ATREADY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITATBCTR0_ATREADY_Pos /;"	d
TPI_ITATBCTR2_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_AFVALID1S_Msk /;"	d
TPI_ITATBCTR2_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_AFVALID1S_Msk /;"	d
TPI_ITATBCTR2_AFVALID1S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_AFVALID1S_Msk /;"	d
TPI_ITATBCTR2_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_AFVALID1S_Pos /;"	d
TPI_ITATBCTR2_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_AFVALID1S_Pos /;"	d
TPI_ITATBCTR2_AFVALID1S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_AFVALID1S_Pos /;"	d
TPI_ITATBCTR2_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_AFVALID2S_Msk /;"	d
TPI_ITATBCTR2_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_AFVALID2S_Msk /;"	d
TPI_ITATBCTR2_AFVALID2S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_AFVALID2S_Msk /;"	d
TPI_ITATBCTR2_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_AFVALID2S_Pos /;"	d
TPI_ITATBCTR2_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_AFVALID2S_Pos /;"	d
TPI_ITATBCTR2_AFVALID2S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_AFVALID2S_Pos /;"	d
TPI_ITATBCTR2_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_ATREADY1S_Msk /;"	d
TPI_ITATBCTR2_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_ATREADY1S_Msk /;"	d
TPI_ITATBCTR2_ATREADY1S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_ATREADY1S_Msk /;"	d
TPI_ITATBCTR2_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_ATREADY1S_Pos /;"	d
TPI_ITATBCTR2_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_ATREADY1S_Pos /;"	d
TPI_ITATBCTR2_ATREADY1S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_ATREADY1S_Pos /;"	d
TPI_ITATBCTR2_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY1_Msk /;"	d
TPI_ITATBCTR2_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY1_Msk /;"	d
TPI_ITATBCTR2_ATREADY1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY1_Msk /;"	d
TPI_ITATBCTR2_ATREADY1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR2_ATREADY1_Msk /;"	d
TPI_ITATBCTR2_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY1_Pos /;"	d
TPI_ITATBCTR2_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY1_Pos /;"	d
TPI_ITATBCTR2_ATREADY1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY1_Pos /;"	d
TPI_ITATBCTR2_ATREADY1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR2_ATREADY1_Pos /;"	d
TPI_ITATBCTR2_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_ATREADY2S_Msk /;"	d
TPI_ITATBCTR2_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_ATREADY2S_Msk /;"	d
TPI_ITATBCTR2_ATREADY2S_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_ATREADY2S_Msk /;"	d
TPI_ITATBCTR2_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITATBCTR2_ATREADY2S_Pos /;"	d
TPI_ITATBCTR2_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITATBCTR2_ATREADY2S_Pos /;"	d
TPI_ITATBCTR2_ATREADY2S_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITATBCTR2_ATREADY2S_Pos /;"	d
TPI_ITATBCTR2_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY2_Msk /;"	d
TPI_ITATBCTR2_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY2_Msk /;"	d
TPI_ITATBCTR2_ATREADY2_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY2_Msk /;"	d
TPI_ITATBCTR2_ATREADY2_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR2_ATREADY2_Msk /;"	d
TPI_ITATBCTR2_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITATBCTR2_ATREADY2_Pos /;"	d
TPI_ITATBCTR2_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY2_Pos /;"	d
TPI_ITATBCTR2_ATREADY2_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITATBCTR2_ATREADY2_Pos /;"	d
TPI_ITATBCTR2_ATREADY2_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITATBCTR2_ATREADY2_Pos /;"	d
TPI_ITATBCTR2_ATREADY_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITATBCTR2_ATREADY_Msk /;"	d
TPI_ITATBCTR2_ATREADY_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITATBCTR2_ATREADY_Pos /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITCTRL_Mode_Msk /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITCTRL_Mode_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_ITCTRL_Mode_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data0_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data0_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data1_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data1_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Msk /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Pos /;"	d
TPI_ITFTTD0_ATB_IF1_data2_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF1_data2_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD0_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_ATVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF1_bytecount_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_ATVALID_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_bytecount_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data0_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data0_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data1_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data1_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Msk /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Pos /;"	d
TPI_ITFTTD1_ATB_IF2_data2_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_ITFTTD1_ATB_IF2_data2_Pos /;"	d
TPI_LSR_SLI_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_SLI_Msk /;"	d
TPI_LSR_SLI_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_SLI_Msk /;"	d
TPI_LSR_SLI_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_SLI_Pos /;"	d
TPI_LSR_SLI_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_SLI_Pos /;"	d
TPI_LSR_SLK_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_SLK_Msk /;"	d
TPI_LSR_SLK_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_SLK_Msk /;"	d
TPI_LSR_SLK_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_SLK_Pos /;"	d
TPI_LSR_SLK_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_SLK_Pos /;"	d
TPI_LSR_nTT_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_nTT_Msk /;"	d
TPI_LSR_nTT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_nTT_Msk /;"	d
TPI_LSR_nTT_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_LSR_nTT_Pos /;"	d
TPI_LSR_nTT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_LSR_nTT_Pos /;"	d
TPI_PSCR_PSCount_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_PSCR_PSCount_Msk /;"	d
TPI_PSCR_PSCount_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_PSCR_PSCount_Msk /;"	d
TPI_PSCR_PSCount_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_PSCR_PSCount_Pos /;"	d
TPI_PSCR_PSCount_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_PSCR_PSCount_Pos /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_SPPR_TXMODE_Msk /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_SPPR_TXMODE_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_SPPR_TXMODE_Pos /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_TRIGGER_TRIGGER_Msk /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_TRIGGER_TRIGGER_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define TPI_TRIGGER_TRIGGER_Pos /;"	d
TPI_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon6a8602f71008
TPI_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} TPI_Type;$/;"	t	typeref:struct:__anonffb016bb0d08
TPI_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} TPI_Type;$/;"	t	typeref:struct:__anonffb61ee61008
TPI_Type	Drivers/CMSIS/Include/core_cm23.h	/^} TPI_Type;$/;"	t	typeref:struct:__anone48692670d08
TPI_Type	Drivers/CMSIS/Include/core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon06ecd1f51008
TPI_Type	Drivers/CMSIS/Include/core_cm33.h	/^} TPI_Type;$/;"	t	typeref:struct:__anone4871ec81008
TPI_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon756d223a1008
TPI_Type	Drivers/CMSIS/Include/core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon06ecd6361008
TPI_Type	Drivers/CMSIS/Include/core_cm7.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon06ece2f91008
TPI_Type	Drivers/CMSIS/Include/core_sc300.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon2db989db1008
TPR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon6a8602f70d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anonffb61ee60d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon06ecd1f50d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anone4871ec80d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon756d223a0d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon06ecd6360d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon06ece2f90d08	typeref:typename:__IOM uint32_t
TPR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Registe/;"	m	struct:__anon2db989db0d08	typeref:typename:__IOM uint32_t
TR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TR;          \/*!< RTC time register,                                         Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
TR1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TR1;          \/*!< ADC analog watchdog 1 threshold register,      Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
TR2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TR2;          \/*!< ADC analog watchdog 2 threshold register,      Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
TR3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TR3;          \/*!< ADC analog watchdog 3 threshold register,      Address offse/;"	m	struct:__anon90f9dfd50208	typeref:typename:__IO uint32_t
TRIGGER	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon6a8602f71008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anone48692670d08	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anon06ecd1f51008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anone4871ec81008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anon756d223a1008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anon06ecd6361008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anon06ece2f91008	typeref:typename:__IM uint32_t
TRIGGER	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER Register *\/$/;"	m	struct:__anon2db989db1008	typeref:typename:__IM uint32_t
TSC_SYNC_POL_FALL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TSC_SYNC_POL_FALL /;"	d
TSC_SYNC_POL_RISE_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TSC_SYNC_POL_RISE_HIGH /;"	d
TSDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TSDR;        \/*!< RTC time stamp date register,                              Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
TSSSR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TSSSR;       \/*!< RTC time-stamp sub second register,                        Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
TSTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TSTR;        \/*!< RTC time stamp time register,                              Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
TXCRCR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TXCRCR;   \/*!< SPI Tx CRC register (not used in I2S mode),          Address off/;"	m	struct:__anon90f9dfd51508	typeref:typename:__IO uint32_t
TXDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t TXDR;        \/*!< I2C Transmit data register,        Address offset: 0x28 *\/$/;"	m	struct:__anon90f9dfd50f08	typeref:typename:__IO uint32_t
TX_FIFO_DEPTH	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^#define TX_FIFO_DEPTH /;"	d	file:
TYPE	Core/Inc/httpParser.h	/^	uint8_t	TYPE;						\/**< request type(PTYPE_HTML...).   *\/$/;"	m	struct:_st_http_request	typeref:typename:uint8_t
TYPE	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon6a8602f71108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anon6a8602f71408	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anonffb016bb0e08	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anonffb016bb1108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0xFC8 (R\/ )  Device Identifier Register /;"	m	struct:__anonffb016bb0d08	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anonffb61ee61108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anonffb61ee61408	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0xFC8 (R\/ )  Device Identifier Register /;"	m	struct:__anonffb61ee61008	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon27cf01960c08	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anone48692670e08	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm23.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anone48692671108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm3.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon06ecd1f51108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anone4871ec81108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm33.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anone4871ec81408	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon756d223a1108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm35p.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x004 (R\/ )  SAU Type Register *\/$/;"	m	struct:__anon756d223a1408	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm4.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon06ecd6361108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_cm7.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon06ece2f91108	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_sc000.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon2d8340580d08	typeref:typename:__IM uint32_t
TYPE	Drivers/CMSIS/Include/core_sc300.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon2db989db1108	typeref:typename:__IM uint32_t
TYPEERASEDATA_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASEDATA_BYTE /;"	d
TYPEERASEDATA_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASEDATA_HALFWORD /;"	d
TYPEERASEDATA_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASEDATA_WORD /;"	d
TYPEERASE_MASSERASE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASE_MASSERASE /;"	d
TYPEERASE_PAGEERASE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASE_PAGEERASE /;"	d
TYPEERASE_PAGES	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASE_PAGES /;"	d
TYPEERASE_SECTORS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEERASE_SECTORS /;"	d
TYPEPROGRAMDATA_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_BYTE /;"	d
TYPEPROGRAMDATA_FASTBYTE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTBYTE /;"	d
TYPEPROGRAMDATA_FASTHALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTHALFWORD /;"	d
TYPEPROGRAMDATA_FASTWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_FASTWORD /;"	d
TYPEPROGRAMDATA_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_HALFWORD /;"	d
TYPEPROGRAMDATA_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAMDATA_WORD /;"	d
TYPEPROGRAM_BYTE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_BYTE /;"	d
TYPEPROGRAM_DOUBLEWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_DOUBLEWORD /;"	d
TYPEPROGRAM_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FAST /;"	d
TYPEPROGRAM_FASTBYTE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTBYTE /;"	d
TYPEPROGRAM_FASTHALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTHALFWORD /;"	d
TYPEPROGRAM_FASTWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FASTWORD /;"	d
TYPEPROGRAM_FAST_AND_LAST	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_FAST_AND_LAST /;"	d
TYPEPROGRAM_HALFWORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_HALFWORD /;"	d
TYPEPROGRAM_WORD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define TYPEPROGRAM_WORD /;"	d
TYPE_A	Core/Src/dns.c	/^#define	TYPE_A	/;"	d	file:
TYPE_ANY	Core/Src/dns.c	/^#define	TYPE_ANY	/;"	d	file:
TYPE_CNAME	Core/Src/dns.c	/^#define	TYPE_CNAME	/;"	d	file:
TYPE_HINFO	Core/Src/dns.c	/^#define	TYPE_HINFO	/;"	d	file:
TYPE_MB	Core/Src/dns.c	/^#define	TYPE_MB	/;"	d	file:
TYPE_MD	Core/Src/dns.c	/^#define	TYPE_MD	/;"	d	file:
TYPE_MF	Core/Src/dns.c	/^#define	TYPE_MF	/;"	d	file:
TYPE_MG	Core/Src/dns.c	/^#define	TYPE_MG	/;"	d	file:
TYPE_MINFO	Core/Src/dns.c	/^#define	TYPE_MINFO	/;"	d	file:
TYPE_MR	Core/Src/dns.c	/^#define	TYPE_MR	/;"	d	file:
TYPE_MX	Core/Src/dns.c	/^#define	TYPE_MX	/;"	d	file:
TYPE_NS	Core/Src/dns.c	/^#define	TYPE_NS	/;"	d	file:
TYPE_NULL	Core/Src/dns.c	/^#define	TYPE_NULL	/;"	d	file:
TYPE_PTR	Core/Src/dns.c	/^#define	TYPE_PTR	/;"	d	file:
TYPE_SOA	Core/Src/dns.c	/^#define	TYPE_SOA	/;"	d	file:
TYPE_TXT	Core/Src/dns.c	/^#define	TYPE_TXT	/;"	d	file:
TYPE_WKS	Core/Src/dns.c	/^#define	TYPE_WKS	/;"	d	file:
TZ_CONTEXT_H	Drivers/CMSIS/Include/tz_context.h	/^#define TZ_CONTEXT_H$/;"	d
TZ_MODULEID_T	Drivers/CMSIS/Include/tz_context.h	/^#define TZ_MODULEID_T$/;"	d
TZ_MemoryId_t	Drivers/CMSIS/Include/tz_context.h	/^typedef uint32_t TZ_MemoryId_t;$/;"	t	typeref:typename:uint32_t
TZ_ModuleId_t	Drivers/CMSIS/Include/tz_context.h	/^typedef uint32_t TZ_ModuleId_t;$/;"	t	typeref:typename:uint32_t
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_ClearPendingIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_DisableIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_EnableIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetActive_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetEnableIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriorityGrouping_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriorityGrouping_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriorityGrouping_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriorityGrouping_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_GetPriority_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPendingIRQ_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriorityGrouping_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriorityGrouping_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriorityGrouping_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriorityGrouping_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_NVIC_SetPriority_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Disable	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_SAU_Disable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SAU_Enable	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void TZ_SAU_Enable(void)$/;"	f	typeref:typename:__STATIC_INLINE void
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
TZ_SysTick_Config_NS	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
T_UINT16_READ	Drivers/CMSIS/Include/cmsis_armclang.h	/^  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_READ	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_READ	Drivers/CMSIS/Include/cmsis_compiler.h	/^    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_READ	Drivers/CMSIS/Include/cmsis_gcc.h	/^  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32	Drivers/CMSIS/Include/cmsis_armclang.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	s
T_UINT32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	s
T_UINT32	Drivers/CMSIS/Include/cmsis_compiler.h	/^    @packed struct T_UINT32 { uint32_t v; };$/;"	s
T_UINT32	Drivers/CMSIS/Include/cmsis_compiler.h	/^    struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	s
T_UINT32	Drivers/CMSIS/Include/cmsis_compiler.h	/^    struct __packed__ T_UINT32 { uint32_t v; };$/;"	s
T_UINT32	Drivers/CMSIS/Include/cmsis_gcc.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	s
T_UINT32_READ	Drivers/CMSIS/Include/cmsis_armclang.h	/^  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_READ	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_READ	Drivers/CMSIS/Include/cmsis_compiler.h	/^    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_READ	Drivers/CMSIS/Include/cmsis_gcc.h	/^  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
T_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };$/;"	v	typeref:typename:__PACKED_STRUCT
Tim15ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Tim15ClockSelection;    \/*!< Specifies TIM15 Clock clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Tim1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Tim1ClockSelection;     \/*!< Specifies TIM1 Clock clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Timing	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint32_t Timing;              \/*!< Specifies the I2C_TIMINGR_register value.$/;"	m	struct:__anon8d0a5e910108	typeref:typename:uint32_t
Trigger	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^  uint32_t Trigger;   \/*!< The Exti Trigger to be configured. This parameter$/;"	m	struct:__anon29fe87cd0308	typeref:typename:uint32_t
TriggerCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim);                   \/*!< TIM Trigge/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
TriggerFilter	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  TriggerFilter;     \/*!< Input trigger filter$/;"	m	struct:__anon8defbf7d0908	typeref:typename:uint32_t
TriggerFrequencyMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t TriggerFrequencyMode;  \/*!< Set ADC trigger frequency mode.$/;"	m	struct:__anon8c95057b0208	typeref:typename:uint32_t
TriggerHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);           \/*!< TIM Trigge/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:void (*)(struct __TIM_HandleTypeDef * htim)
TriggerPolarity	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  TriggerPolarity;   \/*!< Input Trigger polarity$/;"	m	struct:__anon8defbf7d0908	typeref:typename:uint32_t
TriggerPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  uint32_t  TriggerPrescaler;  \/*!< Input trigger prescaler$/;"	m	struct:__anon8defbf7d0908	typeref:typename:uint32_t
TriggerSource	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^  uint32_t TriggerSource;               \/*!< Set ADC group regular conversion trigger source: i/;"	m	struct:__anon9849d99e0308	typeref:typename:uint32_t
TriggeredMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t TriggeredMode;                 \/*!< Selects the regular triggered oversampling mode.$/;"	m	struct:__anon8c95057b0108	typeref:typename:uint32_t
TxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* TxCpltCallback)(struct __SPI_HandleTypeDef *hspi);             \/*!< SPI Tx Completed /;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
TxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* TxCpltCallback)(struct __UART_HandleTypeDef *huart);            \/*!< UART Tx Complete/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
TxFifoEmptyCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* TxFifoEmptyCallback)(struct __UART_HandleTypeDef *huart);       \/*!< UART Tx Fifo Emp/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
TxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* TxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);         \/*!< SPI Tx Half Compl/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
TxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* TxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        \/*!< UART Tx Half Com/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
TxISR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (*TxISR)(struct __SPI_HandleTypeDef *hspi);   \/*!< function pointer on Tx ISR       *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
TxISR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (*TxISR)(struct __UART_HandleTypeDef *huart); \/*!< Function pointer on Tx IRQ handler *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
TxPinLevelInvert	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t TxPinLevelInvert;      \/*!< Specifies whether the TX pin active level is inverted.$/;"	m	struct:__anon4daff44f0208	typeref:typename:uint32_t
TxRxCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* TxRxCpltCallback)(struct __SPI_HandleTypeDef *hspi);           \/*!< SPI TxRx Complete/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
TxRxHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  void (* TxRxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi);       \/*!< SPI TxRx Half Com/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:void (*)(struct __SPI_HandleTypeDef * hspi)
TxXferCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  __IO uint16_t              TxXferCount;    \/*!< SPI Tx Transfer Counter                  *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:__IO uint16_t
TxXferCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO uint16_t            TxXferCount;              \/*!< UART Tx Transfer Counter           *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO uint16_t
TxXferSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint16_t                   TxXferSize;     \/*!< SPI Tx Transfer size                     *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:uint16_t
TxXferSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint16_t                 TxXferSize;               \/*!< UART Tx Transfer size              *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint16_t
TypeErase	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t TypeErase;   \/*!< Mass erase or page erase.$/;"	m	struct:__anon997a70810108	typeref:typename:uint32_t
TypeExtField	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^  uint8_t TypeExtField;          \/*!< Specifies the TEX field level.$/;"	m	struct:__anon12ab12080108	typeref:typename:uint8_t
UART1_rxBuffer	Core/Src/main.c	/^uint8_t UART1_rxBuffer[6] = {0};$/;"	v	typeref:typename:uint8_t[6]
UARTEx_SetNbDataToProcess	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UARTEx_Wakeup_AddressConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart_ex.c	/^static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSele/;"	f	typeref:typename:void	file:
UARTPrescTable	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^const uint16_t UARTPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U};$/;"	v	typeref:typename:const uint16_t[12]
UART_ADDRESS_DETECT_4B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_ADDRESS_DETECT_4B /;"	d
UART_ADDRESS_DETECT_7B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_ADDRESS_DETECT_7B /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_INIT /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE /;"	d
UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT /;"	d
UART_ADVFEATURE_DATAINVERT_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DATAINVERT_INIT /;"	d
UART_ADVFEATURE_DATAINV_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DATAINV_DISABLE /;"	d
UART_ADVFEATURE_DATAINV_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DATAINV_ENABLE /;"	d
UART_ADVFEATURE_DMADISABLEONERROR_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DMADISABLEONERROR_INIT /;"	d
UART_ADVFEATURE_DMA_DISABLEONRXERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DMA_DISABLEONRXERROR /;"	d
UART_ADVFEATURE_DMA_ENABLEONRXERROR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_DMA_ENABLEONRXERROR /;"	d
UART_ADVFEATURE_MSBFIRST_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_MSBFIRST_DISABLE /;"	d
UART_ADVFEATURE_MSBFIRST_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_MSBFIRST_ENABLE /;"	d
UART_ADVFEATURE_MSBFIRST_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_MSBFIRST_INIT /;"	d
UART_ADVFEATURE_MUTEMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_MUTEMODE_DISABLE /;"	d
UART_ADVFEATURE_MUTEMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_MUTEMODE_ENABLE /;"	d
UART_ADVFEATURE_NO_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_NO_INIT /;"	d
UART_ADVFEATURE_OVERRUN_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_OVERRUN_DISABLE /;"	d
UART_ADVFEATURE_OVERRUN_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_OVERRUN_ENABLE /;"	d
UART_ADVFEATURE_RXINVERT_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_RXINVERT_INIT /;"	d
UART_ADVFEATURE_RXINV_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_RXINV_DISABLE /;"	d
UART_ADVFEATURE_RXINV_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_RXINV_ENABLE /;"	d
UART_ADVFEATURE_RXOVERRUNDISABLE_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT /;"	d
UART_ADVFEATURE_STOPMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_STOPMODE_DISABLE /;"	d
UART_ADVFEATURE_STOPMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_STOPMODE_ENABLE /;"	d
UART_ADVFEATURE_SWAP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_SWAP_DISABLE /;"	d
UART_ADVFEATURE_SWAP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_SWAP_ENABLE /;"	d
UART_ADVFEATURE_SWAP_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_SWAP_INIT /;"	d
UART_ADVFEATURE_TXINVERT_INIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_TXINVERT_INIT /;"	d
UART_ADVFEATURE_TXINV_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_TXINV_DISABLE /;"	d
UART_ADVFEATURE_TXINV_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ADVFEATURE_TXINV_ENABLE /;"	d
UART_AUTOBAUD_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_AUTOBAUD_REQUEST /;"	d
UART_AdvFeatureConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void
UART_AdvFeatureInitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^} UART_AdvFeatureInitTypeDef;$/;"	t	typeref:struct:__anon4daff44f0208
UART_BRR_MAX	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define UART_BRR_MAX /;"	d	file:
UART_BRR_MIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define UART_BRR_MIN /;"	d	file:
UART_CLEAR_CMF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_CMF /;"	d
UART_CLEAR_CTSF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_CTSF /;"	d
UART_CLEAR_FEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_FEF /;"	d
UART_CLEAR_IDLEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_IDLEF /;"	d
UART_CLEAR_LBDF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_LBDF /;"	d
UART_CLEAR_NEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_NEF /;"	d
UART_CLEAR_OREF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_OREF /;"	d
UART_CLEAR_PEF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_PEF /;"	d
UART_CLEAR_RTOF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_RTOF /;"	d
UART_CLEAR_TCF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_TCF /;"	d
UART_CLEAR_TXFECF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_TXFECF /;"	d
UART_CLEAR_WUF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CLEAR_WUF /;"	d
UART_CLOCKSOURCE_HSI	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_CLOCKSOURCE_HSI        = 0x02U,    \/*!< HSI clock source    *\/$/;"	e	enum:__anon4daff44f0303
UART_CLOCKSOURCE_LSE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_CLOCKSOURCE_LSE        = 0x08U,    \/*!< LSE clock source       *\/$/;"	e	enum:__anon4daff44f0303
UART_CLOCKSOURCE_PCLK1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_CLOCKSOURCE_PCLK1      = 0x00U,    \/*!< PCLK1 clock source  *\/$/;"	e	enum:__anon4daff44f0303
UART_CLOCKSOURCE_SYSCLK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_CLOCKSOURCE_SYSCLK     = 0x04U,    \/*!< SYSCLK clock source *\/$/;"	e	enum:__anon4daff44f0303
UART_CLOCKSOURCE_UNDEFINED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  UART_CLOCKSOURCE_UNDEFINED  = 0x10U     \/*!< Undefined clock source *\/$/;"	e	enum:__anon4daff44f0303
UART_CR1_DEAT_ADDRESS_LSB_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CR1_DEAT_ADDRESS_LSB_POS /;"	d
UART_CR1_DEDT_ADDRESS_LSB_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CR1_DEDT_ADDRESS_LSB_POS /;"	d
UART_CR2_ADDRESS_LSB_POS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_CR2_ADDRESS_LSB_POS /;"	d
UART_CheckIdleState	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
UART_ClockSourceTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^} UART_ClockSourceTypeDef;$/;"	t	typeref:enum:__anon4daff44f0303
UART_DE_POLARITY_HIGH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DE_POLARITY_HIGH /;"	d
UART_DE_POLARITY_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DE_POLARITY_LOW /;"	d
UART_DIV_LPUART	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DIV_LPUART(/;"	d
UART_DIV_SAMPLING16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DIV_SAMPLING16(/;"	d
UART_DIV_SAMPLING8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DIV_SAMPLING8(/;"	d
UART_DMAAbortOnError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMAError	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMAError(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMAReceiveCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMARxAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMARxHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMARxOnlyAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMATransmitCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMATxAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMATxHalfCplt	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMATxOnlyAbortCallback	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)$/;"	f	typeref:typename:void	file:
UART_DMA_RX_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DMA_RX_DISABLE /;"	d
UART_DMA_RX_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DMA_RX_ENABLE /;"	d
UART_DMA_TX_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DMA_TX_DISABLE /;"	d
UART_DMA_TX_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_DMA_TX_ENABLE /;"	d
UART_EndRxTransfer	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_EndRxTransfer(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_EndTransmit_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_EndTxTransfer	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_EndTxTransfer(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_FIFOMODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_FIFOMODE_DISABLE /;"	d
UART_FIFOMODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_FIFOMODE_ENABLE /;"	d
UART_FLAG_ABRE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_ABRE /;"	d
UART_FLAG_ABRF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_ABRF /;"	d
UART_FLAG_BUSY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_BUSY /;"	d
UART_FLAG_CMF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_CMF /;"	d
UART_FLAG_CTS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_CTS /;"	d
UART_FLAG_CTSIF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_CTSIF /;"	d
UART_FLAG_FE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_FE /;"	d
UART_FLAG_IDLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_IDLE /;"	d
UART_FLAG_LBDF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_LBDF /;"	d
UART_FLAG_NE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_NE /;"	d
UART_FLAG_ORE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_ORE /;"	d
UART_FLAG_PE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_PE /;"	d
UART_FLAG_REACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_REACK /;"	d
UART_FLAG_RTOF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RTOF /;"	d
UART_FLAG_RWU	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RWU /;"	d
UART_FLAG_RXFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RXFF /;"	d
UART_FLAG_RXFNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RXFNE /;"	d
UART_FLAG_RXFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RXFT /;"	d
UART_FLAG_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_RXNE /;"	d
UART_FLAG_SBKF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_SBKF /;"	d
UART_FLAG_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TC /;"	d
UART_FLAG_TEACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TEACK /;"	d
UART_FLAG_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TXE /;"	d
UART_FLAG_TXFE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TXFE /;"	d
UART_FLAG_TXFNF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TXFNF /;"	d
UART_FLAG_TXFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_TXFT /;"	d
UART_FLAG_WUF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_FLAG_WUF /;"	d
UART_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_GETCLOCKSOURCE(/;"	d
UART_GET_DIV_FACTOR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_GET_DIV_FACTOR(/;"	d
UART_HALF_DUPLEX_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HALF_DUPLEX_DISABLE /;"	d
UART_HALF_DUPLEX_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HALF_DUPLEX_ENABLE /;"	d
UART_HWCONTROL_CTS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HWCONTROL_CTS /;"	d
UART_HWCONTROL_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HWCONTROL_NONE /;"	d
UART_HWCONTROL_RTS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HWCONTROL_RTS /;"	d
UART_HWCONTROL_RTS_CTS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_HWCONTROL_RTS_CTS /;"	d
UART_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^} UART_HandleTypeDef;$/;"	t	typeref:struct:__UART_HandleTypeDef
UART_INSTANCE_LOWPOWER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_INSTANCE_LOWPOWER(/;"	d
UART_IT_CM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_CM /;"	d
UART_IT_CTS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_CTS /;"	d
UART_IT_ERR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_ERR /;"	d
UART_IT_FE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_FE /;"	d
UART_IT_IDLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_IDLE /;"	d
UART_IT_LBD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_LBD /;"	d
UART_IT_MASK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_MASK /;"	d
UART_IT_NE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_NE /;"	d
UART_IT_ORE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_ORE /;"	d
UART_IT_PE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_PE /;"	d
UART_IT_RTO	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_RTO /;"	d
UART_IT_RXFF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_RXFF /;"	d
UART_IT_RXFNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_RXFNE /;"	d
UART_IT_RXFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_RXFT /;"	d
UART_IT_RXNE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_RXNE /;"	d
UART_IT_TC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_TC /;"	d
UART_IT_TXE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_TXE /;"	d
UART_IT_TXFE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_TXFE /;"	d
UART_IT_TXFNF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_TXFNF /;"	d
UART_IT_TXFT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_TXFT /;"	d
UART_IT_WUF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_IT_WUF /;"	d
UART_InitCallbacksToDefault	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void
UART_InitTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^} UART_InitTypeDef;$/;"	t	typeref:struct:__anon4daff44f0108
UART_LINBREAKDETECTLENGTH_10B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_LINBREAKDETECTLENGTH_10B /;"	d
UART_LINBREAKDETECTLENGTH_11B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_LINBREAKDETECTLENGTH_11B /;"	d
UART_LIN_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_LIN_DISABLE /;"	d
UART_LIN_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_LIN_ENABLE /;"	d
UART_MASK_COMPUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_MASK_COMPUTATION(/;"	d
UART_MODE_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_MODE_RX /;"	d
UART_MODE_TX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_MODE_TX /;"	d
UART_MODE_TX_RX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_MODE_TX_RX /;"	d
UART_MUTE_MODE_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_MUTE_MODE_REQUEST /;"	d
UART_ONEBIT_SAMPLING_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_ONEBIT_SAMPLING_DISABLED /;"	d
UART_ONEBIT_SAMPLING_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_ONEBIT_SAMPLING_ENABLED /;"	d
UART_ONE_BIT_SAMPLE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ONE_BIT_SAMPLE_DISABLE /;"	d
UART_ONE_BIT_SAMPLE_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_ONE_BIT_SAMPLE_DISABLED /;"	d
UART_ONE_BIT_SAMPLE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_ONE_BIT_SAMPLE_ENABLE /;"	d
UART_ONE_BIT_SAMPLE_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_ONE_BIT_SAMPLE_ENABLED /;"	d
UART_OVERSAMPLING_16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_OVERSAMPLING_16 /;"	d
UART_OVERSAMPLING_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_OVERSAMPLING_8 /;"	d
UART_PARITY_EVEN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PARITY_EVEN /;"	d
UART_PARITY_NONE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PARITY_NONE /;"	d
UART_PARITY_ODD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PARITY_ODD /;"	d
UART_PRESCALER_DIV1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV1 /;"	d
UART_PRESCALER_DIV10	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV10 /;"	d
UART_PRESCALER_DIV12	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV12 /;"	d
UART_PRESCALER_DIV128	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV128 /;"	d
UART_PRESCALER_DIV16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV16 /;"	d
UART_PRESCALER_DIV2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV2 /;"	d
UART_PRESCALER_DIV256	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV256 /;"	d
UART_PRESCALER_DIV32	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV32 /;"	d
UART_PRESCALER_DIV4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV4 /;"	d
UART_PRESCALER_DIV6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV6 /;"	d
UART_PRESCALER_DIV64	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV64 /;"	d
UART_PRESCALER_DIV8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_PRESCALER_DIV8 /;"	d
UART_Printf	Core/Src/main.c	/^void UART_Printf(const char* fmt, ...) {$/;"	f	typeref:typename:void
UART_RECEIVER_TIMEOUT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_RECEIVER_TIMEOUT_DISABLE /;"	d
UART_RECEIVER_TIMEOUT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_RECEIVER_TIMEOUT_ENABLE /;"	d
UART_RXDATA_FLUSH_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_RXDATA_FLUSH_REQUEST /;"	d
UART_RXFIFO_THRESHOLD_1_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_1_2 /;"	d
UART_RXFIFO_THRESHOLD_1_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_1_4 /;"	d
UART_RXFIFO_THRESHOLD_1_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_1_8 /;"	d
UART_RXFIFO_THRESHOLD_3_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_3_4 /;"	d
UART_RXFIFO_THRESHOLD_7_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_7_8 /;"	d
UART_RXFIFO_THRESHOLD_8_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_RXFIFO_THRESHOLD_8_8 /;"	d
UART_RxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_RxISR_16BIT_FIFOEN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_RxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_RxISR_8BIT_FIFOEN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_SENDBREAK_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_SENDBREAK_REQUEST /;"	d
UART_STATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STATE_DISABLE /;"	d
UART_STATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STATE_ENABLE /;"	d
UART_STOPBITS_0_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STOPBITS_0_5 /;"	d
UART_STOPBITS_1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STOPBITS_1 /;"	d
UART_STOPBITS_1_5	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STOPBITS_1_5 /;"	d
UART_STOPBITS_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_STOPBITS_2 /;"	d
UART_SetConfig	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:HAL_StatusTypeDef
UART_Start_Receive_DMA	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Siz/;"	f	typeref:typename:HAL_StatusTypeDef
UART_Start_Receive_IT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size/;"	f	typeref:typename:HAL_StatusTypeDef
UART_TXDATA_FLUSH_REQUEST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_TXDATA_FLUSH_REQUEST /;"	d
UART_TXFIFO_THRESHOLD_1_2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_1_2 /;"	d
UART_TXFIFO_THRESHOLD_1_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_1_4 /;"	d
UART_TXFIFO_THRESHOLD_1_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_1_8 /;"	d
UART_TXFIFO_THRESHOLD_3_4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_3_4 /;"	d
UART_TXFIFO_THRESHOLD_7_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_7_8 /;"	d
UART_TXFIFO_THRESHOLD_8_8	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_TXFIFO_THRESHOLD_8_8 /;"	d
UART_TxISR_16BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_TxISR_16BIT_FIFOEN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_TxISR_8BIT	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_TxISR_8BIT_FIFOEN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)$/;"	f	typeref:typename:void	file:
UART_WAKEUPMETHODE_ADDRESSMARK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_WAKEUPMETHODE_ADDRESSMARK /;"	d
UART_WAKEUPMETHODE_IDLELINE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UART_WAKEUPMETHODE_IDLELINE /;"	d
UART_WAKEUPMETHOD_ADDRESSMARK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_WAKEUPMETHOD_ADDRESSMARK /;"	d
UART_WAKEUPMETHOD_IDLELINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_WAKEUPMETHOD_IDLELINE /;"	d
UART_WAKEUP_ON_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_WAKEUP_ON_ADDRESS /;"	d
UART_WAKEUP_ON_READDATA_NONEMPTY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_WAKEUP_ON_READDATA_NONEMPTY /;"	d
UART_WAKEUP_ON_STARTBIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define UART_WAKEUP_ON_STARTBIT /;"	d
UART_WORDLENGTH_7B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_WORDLENGTH_7B /;"	d
UART_WORDLENGTH_8B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_WORDLENGTH_8B /;"	d
UART_WORDLENGTH_9B	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^#define UART_WORDLENGTH_9B /;"	d
UART_WaitOnFlagUntilTimeout	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStat/;"	f	typeref:typename:HAL_StatusTypeDef
UART_WakeUpTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^} UART_WakeUpTypeDef;$/;"	t	typeref:struct:__anonacbdd64b0108
UFB_MODE_BitNumber	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define UFB_MODE_BitNumber /;"	d
UID_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define UID_BASE /;"	d
UIPR	Core/Inc/w5500.h	/^#define UIPR /;"	d
UNUSED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define UNUSED(/;"	d
UPORTR	Core/Inc/w5500.h	/^#define UPORTR /;"	d
URI	Core/Inc/httpParser.h	/^	uint8_t	URI[MAX_URI_SIZE];			\/**< request file name.             *\/$/;"	m	struct:_st_http_request	typeref:typename:uint8_t[]
USART1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART1 /;"	d
USART1_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART1_BASE /;"	d
USART1_IRQHandler	Core/Src/main.c	/^void USART1_IRQHandler(void)$/;"	f	typeref:typename:void
USART1_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  USART1_IRQn                 = 27,     \/*!< USART1 Interrupt                                  /;"	e	enum:__anon90f9dfd50103
USART2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART2 /;"	d
USART2_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART2_BASE /;"	d
USART2_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  USART2_IRQn                 = 28,     \/*!< USART2 Interrupt                                  /;"	e	enum:__anon90f9dfd50103
USART3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART3 /;"	d
USART3_4_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  USART3_4_IRQn               = 29,     \/*!< USART3, USART4 globlal Interrupts                 /;"	e	enum:__anon90f9dfd50103
USART3_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART3_BASE /;"	d
USART4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART4 /;"	d
USART4_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART4_BASE /;"	d
USARTNACK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USARTNACK_DISABLED /;"	d
USARTNACK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USARTNACK_ENABLED /;"	d
USART_BRR_BRR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_BRR_BRR /;"	d
USART_CLOCK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USART_CLOCK_DISABLED /;"	d
USART_CLOCK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USART_CLOCK_ENABLED /;"	d
USART_CR1_CMIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_CMIE /;"	d
USART_CR1_CMIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_CMIE_Msk /;"	d
USART_CR1_CMIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_CMIE_Pos /;"	d
USART_CR1_DEAT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT /;"	d
USART_CR1_DEAT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_0 /;"	d
USART_CR1_DEAT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_1 /;"	d
USART_CR1_DEAT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_2 /;"	d
USART_CR1_DEAT_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_3 /;"	d
USART_CR1_DEAT_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_4 /;"	d
USART_CR1_DEAT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_Msk /;"	d
USART_CR1_DEAT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEAT_Pos /;"	d
USART_CR1_DEDT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT /;"	d
USART_CR1_DEDT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_0 /;"	d
USART_CR1_DEDT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_1 /;"	d
USART_CR1_DEDT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_2 /;"	d
USART_CR1_DEDT_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_3 /;"	d
USART_CR1_DEDT_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_4 /;"	d
USART_CR1_DEDT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_Msk /;"	d
USART_CR1_DEDT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_DEDT_Pos /;"	d
USART_CR1_EOBIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_EOBIE /;"	d
USART_CR1_EOBIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_EOBIE_Msk /;"	d
USART_CR1_EOBIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_EOBIE_Pos /;"	d
USART_CR1_FIELDS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define USART_CR1_FIELDS /;"	d	file:
USART_CR1_FIFOEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_FIFOEN /;"	d
USART_CR1_FIFOEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_FIFOEN_Msk /;"	d
USART_CR1_FIFOEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_FIFOEN_Pos /;"	d
USART_CR1_IDLEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_IDLEIE /;"	d
USART_CR1_IDLEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_IDLEIE_Msk /;"	d
USART_CR1_IDLEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_IDLEIE_Pos /;"	d
USART_CR1_M	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M /;"	d
USART_CR1_M0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M0 /;"	d
USART_CR1_M0_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M0_Msk /;"	d
USART_CR1_M0_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M0_Pos /;"	d
USART_CR1_M1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M1 /;"	d
USART_CR1_M1_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M1_Msk /;"	d
USART_CR1_M1_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M1_Pos /;"	d
USART_CR1_MME	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_MME /;"	d
USART_CR1_MME_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_MME_Msk /;"	d
USART_CR1_MME_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_MME_Pos /;"	d
USART_CR1_M_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M_Msk /;"	d
USART_CR1_M_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_M_Pos /;"	d
USART_CR1_OVER8	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_OVER8 /;"	d
USART_CR1_OVER8_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_OVER8_Msk /;"	d
USART_CR1_OVER8_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_OVER8_Pos /;"	d
USART_CR1_PCE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PCE /;"	d
USART_CR1_PCE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PCE_Msk /;"	d
USART_CR1_PCE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PCE_Pos /;"	d
USART_CR1_PEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PEIE /;"	d
USART_CR1_PEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PEIE_Msk /;"	d
USART_CR1_PEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PEIE_Pos /;"	d
USART_CR1_PS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PS /;"	d
USART_CR1_PS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PS_Msk /;"	d
USART_CR1_PS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_PS_Pos /;"	d
USART_CR1_RE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RE /;"	d
USART_CR1_RE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RE_Msk /;"	d
USART_CR1_RE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RE_Pos /;"	d
USART_CR1_RTOIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RTOIE /;"	d
USART_CR1_RTOIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RTOIE_Msk /;"	d
USART_CR1_RTOIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RTOIE_Pos /;"	d
USART_CR1_RXFFIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXFFIE /;"	d
USART_CR1_RXFFIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXFFIE_Msk /;"	d
USART_CR1_RXFFIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXFFIE_Pos /;"	d
USART_CR1_RXNEIE_RXFNEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXNEIE_RXFNEIE /;"	d
USART_CR1_RXNEIE_RXFNEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXNEIE_RXFNEIE_Msk /;"	d
USART_CR1_RXNEIE_RXFNEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_RXNEIE_RXFNEIE_Pos /;"	d
USART_CR1_TCIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TCIE /;"	d
USART_CR1_TCIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TCIE_Msk /;"	d
USART_CR1_TCIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TCIE_Pos /;"	d
USART_CR1_TE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TE /;"	d
USART_CR1_TE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TE_Msk /;"	d
USART_CR1_TE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TE_Pos /;"	d
USART_CR1_TXEIE_TXFNFIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXEIE_TXFNFIE /;"	d
USART_CR1_TXEIE_TXFNFIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXEIE_TXFNFIE_Msk /;"	d
USART_CR1_TXEIE_TXFNFIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXEIE_TXFNFIE_Pos /;"	d
USART_CR1_TXFEIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXFEIE /;"	d
USART_CR1_TXFEIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXFEIE_Msk /;"	d
USART_CR1_TXFEIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_TXFEIE_Pos /;"	d
USART_CR1_UE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UE /;"	d
USART_CR1_UESM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UESM /;"	d
USART_CR1_UESM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UESM_Msk /;"	d
USART_CR1_UESM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UESM_Pos /;"	d
USART_CR1_UE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UE_Msk /;"	d
USART_CR1_UE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_UE_Pos /;"	d
USART_CR1_WAKE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_WAKE /;"	d
USART_CR1_WAKE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_WAKE_Msk /;"	d
USART_CR1_WAKE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR1_WAKE_Pos /;"	d
USART_CR2_ABREN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABREN /;"	d
USART_CR2_ABREN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABREN_Msk /;"	d
USART_CR2_ABREN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABREN_Pos /;"	d
USART_CR2_ABRMODE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABRMODE /;"	d
USART_CR2_ABRMODE_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABRMODE_0 /;"	d
USART_CR2_ABRMODE_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABRMODE_1 /;"	d
USART_CR2_ABRMODE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABRMODE_Msk /;"	d
USART_CR2_ABRMODE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ABRMODE_Pos /;"	d
USART_CR2_ADD	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADD /;"	d
USART_CR2_ADDM7	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADDM7 /;"	d
USART_CR2_ADDM7_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADDM7_Msk /;"	d
USART_CR2_ADDM7_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADDM7_Pos /;"	d
USART_CR2_ADD_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADD_Msk /;"	d
USART_CR2_ADD_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_ADD_Pos /;"	d
USART_CR2_CLKEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CLKEN /;"	d
USART_CR2_CLKEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CLKEN_Msk /;"	d
USART_CR2_CLKEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CLKEN_Pos /;"	d
USART_CR2_CPHA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPHA /;"	d
USART_CR2_CPHA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPHA_Msk /;"	d
USART_CR2_CPHA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPHA_Pos /;"	d
USART_CR2_CPOL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPOL /;"	d
USART_CR2_CPOL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPOL_Msk /;"	d
USART_CR2_CPOL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_CPOL_Pos /;"	d
USART_CR2_DATAINV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DATAINV /;"	d
USART_CR2_DATAINV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DATAINV_Msk /;"	d
USART_CR2_DATAINV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DATAINV_Pos /;"	d
USART_CR2_DIS_NSS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DIS_NSS /;"	d
USART_CR2_DIS_NSS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DIS_NSS_Msk /;"	d
USART_CR2_DIS_NSS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_DIS_NSS_Pos /;"	d
USART_CR2_LBCL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBCL /;"	d
USART_CR2_LBCL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBCL_Msk /;"	d
USART_CR2_LBCL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBCL_Pos /;"	d
USART_CR2_LBDIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDIE /;"	d
USART_CR2_LBDIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDIE_Msk /;"	d
USART_CR2_LBDIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDIE_Pos /;"	d
USART_CR2_LBDL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDL /;"	d
USART_CR2_LBDL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDL_Msk /;"	d
USART_CR2_LBDL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LBDL_Pos /;"	d
USART_CR2_LINEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LINEN /;"	d
USART_CR2_LINEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LINEN_Msk /;"	d
USART_CR2_LINEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_LINEN_Pos /;"	d
USART_CR2_MSBFIRST	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_MSBFIRST /;"	d
USART_CR2_MSBFIRST_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_MSBFIRST_Msk /;"	d
USART_CR2_MSBFIRST_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_MSBFIRST_Pos /;"	d
USART_CR2_RTOEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RTOEN /;"	d
USART_CR2_RTOEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RTOEN_Msk /;"	d
USART_CR2_RTOEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RTOEN_Pos /;"	d
USART_CR2_RXINV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RXINV /;"	d
USART_CR2_RXINV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RXINV_Msk /;"	d
USART_CR2_RXINV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_RXINV_Pos /;"	d
USART_CR2_SLVEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SLVEN /;"	d
USART_CR2_SLVEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SLVEN_Msk /;"	d
USART_CR2_SLVEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SLVEN_Pos /;"	d
USART_CR2_STOP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_STOP /;"	d
USART_CR2_STOP_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_STOP_1 /;"	d
USART_CR2_STOP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_STOP_Msk /;"	d
USART_CR2_STOP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_STOP_Pos /;"	d
USART_CR2_SWAP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SWAP /;"	d
USART_CR2_SWAP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SWAP_Msk /;"	d
USART_CR2_SWAP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_SWAP_Pos /;"	d
USART_CR2_TXINV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_TXINV /;"	d
USART_CR2_TXINV_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_TXINV_Msk /;"	d
USART_CR2_TXINV_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR2_TXINV_Pos /;"	d
USART_CR3_CTSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSE /;"	d
USART_CR3_CTSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSE_Msk /;"	d
USART_CR3_CTSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSE_Pos /;"	d
USART_CR3_CTSIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSIE /;"	d
USART_CR3_CTSIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSIE_Msk /;"	d
USART_CR3_CTSIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_CTSIE_Pos /;"	d
USART_CR3_DDRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DDRE /;"	d
USART_CR3_DDRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DDRE_Msk /;"	d
USART_CR3_DDRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DDRE_Pos /;"	d
USART_CR3_DEM	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEM /;"	d
USART_CR3_DEM_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEM_Msk /;"	d
USART_CR3_DEM_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEM_Pos /;"	d
USART_CR3_DEP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEP /;"	d
USART_CR3_DEP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEP_Msk /;"	d
USART_CR3_DEP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DEP_Pos /;"	d
USART_CR3_DMAR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAR /;"	d
USART_CR3_DMAR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAR_Msk /;"	d
USART_CR3_DMAR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAR_Pos /;"	d
USART_CR3_DMAT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAT /;"	d
USART_CR3_DMAT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAT_Msk /;"	d
USART_CR3_DMAT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_DMAT_Pos /;"	d
USART_CR3_EIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_EIE /;"	d
USART_CR3_EIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_EIE_Msk /;"	d
USART_CR3_EIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_EIE_Pos /;"	d
USART_CR3_FIELDS	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_uart.c	/^#define USART_CR3_FIELDS /;"	d	file:
USART_CR3_HDSEL	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_HDSEL /;"	d
USART_CR3_HDSEL_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_HDSEL_Msk /;"	d
USART_CR3_HDSEL_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_HDSEL_Pos /;"	d
USART_CR3_IREN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IREN /;"	d
USART_CR3_IREN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IREN_Msk /;"	d
USART_CR3_IREN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IREN_Pos /;"	d
USART_CR3_IRLP	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IRLP /;"	d
USART_CR3_IRLP_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IRLP_Msk /;"	d
USART_CR3_IRLP_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_IRLP_Pos /;"	d
USART_CR3_NACK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_NACK /;"	d
USART_CR3_NACK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_NACK_Msk /;"	d
USART_CR3_NACK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_NACK_Pos /;"	d
USART_CR3_ONEBIT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_ONEBIT /;"	d
USART_CR3_ONEBIT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_ONEBIT_Msk /;"	d
USART_CR3_ONEBIT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_ONEBIT_Pos /;"	d
USART_CR3_OVRDIS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_OVRDIS /;"	d
USART_CR3_OVRDIS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_OVRDIS_Msk /;"	d
USART_CR3_OVRDIS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_OVRDIS_Pos /;"	d
USART_CR3_RTSE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RTSE /;"	d
USART_CR3_RTSE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RTSE_Msk /;"	d
USART_CR3_RTSE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RTSE_Pos /;"	d
USART_CR3_RXFTCFG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG /;"	d
USART_CR3_RXFTCFG_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG_0 /;"	d
USART_CR3_RXFTCFG_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG_1 /;"	d
USART_CR3_RXFTCFG_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG_2 /;"	d
USART_CR3_RXFTCFG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG_Msk /;"	d
USART_CR3_RXFTCFG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTCFG_Pos /;"	d
USART_CR3_RXFTIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTIE /;"	d
USART_CR3_RXFTIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTIE_Msk /;"	d
USART_CR3_RXFTIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_RXFTIE_Pos /;"	d
USART_CR3_SCARCNT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT /;"	d
USART_CR3_SCARCNT_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT_0 /;"	d
USART_CR3_SCARCNT_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT_1 /;"	d
USART_CR3_SCARCNT_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT_2 /;"	d
USART_CR3_SCARCNT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT_Msk /;"	d
USART_CR3_SCARCNT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCARCNT_Pos /;"	d
USART_CR3_SCEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCEN /;"	d
USART_CR3_SCEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCEN_Msk /;"	d
USART_CR3_SCEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_SCEN_Pos /;"	d
USART_CR3_TCBGTIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TCBGTIE /;"	d
USART_CR3_TCBGTIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TCBGTIE_Msk /;"	d
USART_CR3_TCBGTIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TCBGTIE_Pos /;"	d
USART_CR3_TXFTCFG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG /;"	d
USART_CR3_TXFTCFG_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG_0 /;"	d
USART_CR3_TXFTCFG_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG_1 /;"	d
USART_CR3_TXFTCFG_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG_2 /;"	d
USART_CR3_TXFTCFG_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG_Msk /;"	d
USART_CR3_TXFTCFG_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTCFG_Pos /;"	d
USART_CR3_TXFTIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTIE /;"	d
USART_CR3_TXFTIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTIE_Msk /;"	d
USART_CR3_TXFTIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_TXFTIE_Pos /;"	d
USART_CR3_WUFIE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUFIE /;"	d
USART_CR3_WUFIE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUFIE_Msk /;"	d
USART_CR3_WUFIE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUFIE_Pos /;"	d
USART_CR3_WUS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUS /;"	d
USART_CR3_WUS_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUS_0 /;"	d
USART_CR3_WUS_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUS_1 /;"	d
USART_CR3_WUS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUS_Msk /;"	d
USART_CR3_WUS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_CR3_WUS_Pos /;"	d
USART_GTPR_GT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_GT /;"	d
USART_GTPR_GT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_GT_Msk /;"	d
USART_GTPR_GT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_GT_Pos /;"	d
USART_GTPR_PSC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_PSC /;"	d
USART_GTPR_PSC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_PSC_Msk /;"	d
USART_GTPR_PSC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_GTPR_PSC_Pos /;"	d
USART_ICR_CMCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CMCF /;"	d
USART_ICR_CMCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CMCF_Msk /;"	d
USART_ICR_CMCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CMCF_Pos /;"	d
USART_ICR_CTSCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CTSCF /;"	d
USART_ICR_CTSCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CTSCF_Msk /;"	d
USART_ICR_CTSCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_CTSCF_Pos /;"	d
USART_ICR_EOBCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_EOBCF /;"	d
USART_ICR_EOBCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_EOBCF_Msk /;"	d
USART_ICR_EOBCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_EOBCF_Pos /;"	d
USART_ICR_FECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_FECF /;"	d
USART_ICR_FECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_FECF_Msk /;"	d
USART_ICR_FECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_FECF_Pos /;"	d
USART_ICR_IDLECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_IDLECF /;"	d
USART_ICR_IDLECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_IDLECF_Msk /;"	d
USART_ICR_IDLECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_IDLECF_Pos /;"	d
USART_ICR_LBDCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_LBDCF /;"	d
USART_ICR_LBDCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_LBDCF_Msk /;"	d
USART_ICR_LBDCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_LBDCF_Pos /;"	d
USART_ICR_NECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_NECF /;"	d
USART_ICR_NECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_NECF_Msk /;"	d
USART_ICR_NECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_NECF_Pos /;"	d
USART_ICR_ORECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_ORECF /;"	d
USART_ICR_ORECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_ORECF_Msk /;"	d
USART_ICR_ORECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_ORECF_Pos /;"	d
USART_ICR_PECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_PECF /;"	d
USART_ICR_PECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_PECF_Msk /;"	d
USART_ICR_PECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_PECF_Pos /;"	d
USART_ICR_RTOCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_RTOCF /;"	d
USART_ICR_RTOCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_RTOCF_Msk /;"	d
USART_ICR_RTOCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_RTOCF_Pos /;"	d
USART_ICR_TCBGTCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCBGTCF /;"	d
USART_ICR_TCBGTCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCBGTCF_Msk /;"	d
USART_ICR_TCBGTCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCBGTCF_Pos /;"	d
USART_ICR_TCCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCCF /;"	d
USART_ICR_TCCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCCF_Msk /;"	d
USART_ICR_TCCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TCCF_Pos /;"	d
USART_ICR_TXFECF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TXFECF /;"	d
USART_ICR_TXFECF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TXFECF_Msk /;"	d
USART_ICR_TXFECF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_TXFECF_Pos /;"	d
USART_ICR_UDRCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_UDRCF /;"	d
USART_ICR_UDRCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_UDRCF_Msk /;"	d
USART_ICR_UDRCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_UDRCF_Pos /;"	d
USART_ICR_WUCF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_WUCF /;"	d
USART_ICR_WUCF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_WUCF_Msk /;"	d
USART_ICR_WUCF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ICR_WUCF_Pos /;"	d
USART_ISR_ABRE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRE /;"	d
USART_ISR_ABRE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRE_Msk /;"	d
USART_ISR_ABRE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRE_Pos /;"	d
USART_ISR_ABRF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRF /;"	d
USART_ISR_ABRF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRF_Msk /;"	d
USART_ISR_ABRF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ABRF_Pos /;"	d
USART_ISR_BUSY	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_BUSY /;"	d
USART_ISR_BUSY_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_BUSY_Msk /;"	d
USART_ISR_BUSY_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_BUSY_Pos /;"	d
USART_ISR_CMF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CMF /;"	d
USART_ISR_CMF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CMF_Msk /;"	d
USART_ISR_CMF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CMF_Pos /;"	d
USART_ISR_CTS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTS /;"	d
USART_ISR_CTSIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTSIF /;"	d
USART_ISR_CTSIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTSIF_Msk /;"	d
USART_ISR_CTSIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTSIF_Pos /;"	d
USART_ISR_CTS_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTS_Msk /;"	d
USART_ISR_CTS_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_CTS_Pos /;"	d
USART_ISR_EOBF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_EOBF /;"	d
USART_ISR_EOBF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_EOBF_Msk /;"	d
USART_ISR_EOBF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_EOBF_Pos /;"	d
USART_ISR_FE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_FE /;"	d
USART_ISR_FE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_FE_Msk /;"	d
USART_ISR_FE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_FE_Pos /;"	d
USART_ISR_IDLE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_IDLE /;"	d
USART_ISR_IDLE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_IDLE_Msk /;"	d
USART_ISR_IDLE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_IDLE_Pos /;"	d
USART_ISR_LBDF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_LBDF /;"	d
USART_ISR_LBDF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_LBDF_Msk /;"	d
USART_ISR_LBDF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_LBDF_Pos /;"	d
USART_ISR_NE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_NE /;"	d
USART_ISR_NE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_NE_Msk /;"	d
USART_ISR_NE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_NE_Pos /;"	d
USART_ISR_ORE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ORE /;"	d
USART_ISR_ORE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ORE_Msk /;"	d
USART_ISR_ORE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_ORE_Pos /;"	d
USART_ISR_PE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_PE /;"	d
USART_ISR_PE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_PE_Msk /;"	d
USART_ISR_PE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_PE_Pos /;"	d
USART_ISR_REACK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_REACK /;"	d
USART_ISR_REACK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_REACK_Msk /;"	d
USART_ISR_REACK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_REACK_Pos /;"	d
USART_ISR_RTOF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RTOF /;"	d
USART_ISR_RTOF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RTOF_Msk /;"	d
USART_ISR_RTOF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RTOF_Pos /;"	d
USART_ISR_RWU	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RWU /;"	d
USART_ISR_RWU_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RWU_Msk /;"	d
USART_ISR_RWU_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RWU_Pos /;"	d
USART_ISR_RXFF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFF /;"	d
USART_ISR_RXFF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFF_Msk /;"	d
USART_ISR_RXFF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFF_Pos /;"	d
USART_ISR_RXFT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFT /;"	d
USART_ISR_RXFT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFT_Msk /;"	d
USART_ISR_RXFT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXFT_Pos /;"	d
USART_ISR_RXNE_RXFNE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXNE_RXFNE /;"	d
USART_ISR_RXNE_RXFNE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXNE_RXFNE_Msk /;"	d
USART_ISR_RXNE_RXFNE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_RXNE_RXFNE_Pos /;"	d
USART_ISR_SBKF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_SBKF /;"	d
USART_ISR_SBKF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_SBKF_Msk /;"	d
USART_ISR_SBKF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_SBKF_Pos /;"	d
USART_ISR_TC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TC /;"	d
USART_ISR_TCBGT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TCBGT /;"	d
USART_ISR_TCBGT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TCBGT_Msk /;"	d
USART_ISR_TCBGT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TCBGT_Pos /;"	d
USART_ISR_TC_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TC_Msk /;"	d
USART_ISR_TC_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TC_Pos /;"	d
USART_ISR_TEACK	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TEACK /;"	d
USART_ISR_TEACK_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TEACK_Msk /;"	d
USART_ISR_TEACK_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TEACK_Pos /;"	d
USART_ISR_TXE_TXFNF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXE_TXFNF /;"	d
USART_ISR_TXE_TXFNF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXE_TXFNF_Msk /;"	d
USART_ISR_TXE_TXFNF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXE_TXFNF_Pos /;"	d
USART_ISR_TXFE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFE /;"	d
USART_ISR_TXFE_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFE_Msk /;"	d
USART_ISR_TXFE_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFE_Pos /;"	d
USART_ISR_TXFT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFT /;"	d
USART_ISR_TXFT_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFT_Msk /;"	d
USART_ISR_TXFT_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_TXFT_Pos /;"	d
USART_ISR_UDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_UDR /;"	d
USART_ISR_UDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_UDR_Msk /;"	d
USART_ISR_UDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_UDR_Pos /;"	d
USART_ISR_WUF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_WUF /;"	d
USART_ISR_WUF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_WUF_Msk /;"	d
USART_ISR_WUF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_ISR_WUF_Pos /;"	d
USART_PRESC_PRESCALER	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER /;"	d
USART_PRESC_PRESCALER_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_0 /;"	d
USART_PRESC_PRESCALER_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_1 /;"	d
USART_PRESC_PRESCALER_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_2 /;"	d
USART_PRESC_PRESCALER_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_3 /;"	d
USART_PRESC_PRESCALER_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_Msk /;"	d
USART_PRESC_PRESCALER_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_PRESC_PRESCALER_Pos /;"	d
USART_RDR_RDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RDR_RDR /;"	d
USART_RDR_RDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RDR_RDR_Msk /;"	d
USART_RDR_RDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RDR_RDR_Pos /;"	d
USART_RQR_ABRRQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RQR_ABRRQ /;"	d
USART_RQR_MMRQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RQR_MMRQ /;"	d
USART_RQR_RXFRQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RQR_RXFRQ /;"	d
USART_RQR_SBKRQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RQR_SBKRQ /;"	d
USART_RQR_TXFRQ	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RQR_TXFRQ /;"	d
USART_RTOR_BLEN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_BLEN /;"	d
USART_RTOR_BLEN_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_BLEN_Msk /;"	d
USART_RTOR_BLEN_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_BLEN_Pos /;"	d
USART_RTOR_RTO	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_RTO /;"	d
USART_RTOR_RTO_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_RTO_Msk /;"	d
USART_RTOR_RTO_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_RTOR_RTO_Pos /;"	d
USART_TDR_TDR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_TDR_TDR /;"	d
USART_TDR_TDR_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_TDR_TDR_Msk /;"	d
USART_TDR_TDR_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define USART_TDR_TDR_Pos /;"	d
USART_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51808
USB_EXTI_LINE_WAKEUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_EXTI_LINE_WAKEUP /;"	d
USB_FS_EXTI_LINE_WAKEUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_FS_EXTI_LINE_WAKEUP /;"	d
USB_FS_EXTI_TRIGGER_BOTH_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_BOTH_EDGE /;"	d
USB_FS_EXTI_TRIGGER_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_FALLING_EDGE /;"	d
USB_FS_EXTI_TRIGGER_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_FS_EXTI_TRIGGER_RISING_EDGE /;"	d
USB_HS_EXTI_LINE_WAKEUP	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_HS_EXTI_LINE_WAKEUP /;"	d
USB_HS_EXTI_TRIGGER_BOTH_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_BOTH_EDGE /;"	d
USB_HS_EXTI_TRIGGER_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_FALLING_EDGE /;"	d
USB_HS_EXTI_TRIGGER_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define USB_HS_EXTI_TRIGGER_RISING_EDGE /;"	d
USERConfig	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t USERConfig;        \/*!< Value of the user option byte (used for OPTIONBYTE_USER).$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
USERType	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t USERType;          \/*!< User option byte(s) to be configured (used for OPTIONBYTE_US/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
USER_OBJS	Debug/objects.mk	/^USER_OBJS :=$/;"	m
USE_HAL_ADC_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_ADC_REGISTER_CALLBACKS /;"	d
USE_HAL_CEC_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_CEC_REGISTER_CALLBACKS /;"	d
USE_HAL_COMP_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_COMP_REGISTER_CALLBACKS /;"	d
USE_HAL_CRYP_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_CRYP_REGISTER_CALLBACKS /;"	d
USE_HAL_CRYP_SUSPEND_RESUME	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_CRYP_SUSPEND_RESUME /;"	d
USE_HAL_DAC_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_DAC_REGISTER_CALLBACKS /;"	d
USE_HAL_FDCAN_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_FDCAN_REGISTER_CALLBACKS /;"	d
USE_HAL_HCD_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_HCD_REGISTER_CALLBACKS /;"	d
USE_HAL_I2C_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_I2C_REGISTER_CALLBACKS /;"	d
USE_HAL_I2S_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_I2S_REGISTER_CALLBACKS /;"	d
USE_HAL_IRDA_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_IRDA_REGISTER_CALLBACKS /;"	d
USE_HAL_LPTIM_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_LPTIM_REGISTER_CALLBACKS /;"	d
USE_HAL_PCD_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_PCD_REGISTER_CALLBACKS /;"	d
USE_HAL_RNG_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_RNG_REGISTER_CALLBACKS /;"	d
USE_HAL_RTC_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_RTC_REGISTER_CALLBACKS /;"	d
USE_HAL_SMBUS_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_SMBUS_REGISTER_CALLBACKS /;"	d
USE_HAL_SPI_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_SPI_REGISTER_CALLBACKS /;"	d
USE_HAL_TIM_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_TIM_REGISTER_CALLBACKS /;"	d
USE_HAL_UART_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_UART_REGISTER_CALLBACKS /;"	d
USE_HAL_USART_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_USART_REGISTER_CALLBACKS /;"	d
USE_HAL_WWDG_REGISTER_CALLBACKS	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_HAL_WWDG_REGISTER_CALLBACKS /;"	d
USE_RTOS	Core/Inc/stm32g0xx_hal_conf.h	/^#define  USE_RTOS /;"	d
USE_SPI_CRC	Core/Inc/stm32g0xx_hal_conf.h	/^#define USE_SPI_CRC /;"	d
U_ID	Core/Src/main.c	/^#define U_ID /;"	d	file:
Usart1ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Usart1ClockSelection;   \/*!< Specifies USART1 clock source.$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Usart2ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Usart2ClockSelection;   \/*!< Specifies USART2 clock source.$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
Usart3ClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t Usart3ClockSelection;   \/*!< Specifies USART3 clock source.$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
UsbClockSelection	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^  uint32_t UsbClockSelection;      \/*!< Specifies USB Clock clock source$/;"	m	struct:__anon2a524e270108	typeref:typename:uint32_t
V	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anonffb016bb010a::__anonffb016bb0208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecc532010a::__anon06ecc5320208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon27cf0196010a::__anon27cf01960208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecc973010a::__anon06ecc9730208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anone4869267010a::__anone48692670208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon2d834058010a::__anon2d8340580208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:1
V	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
VAL	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon6a8602f70c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anonffb016bb0b08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anonffb61ee60c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm0.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon06ecc5320b08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon27cf01960b08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm1.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon06ecc9730c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anone48692670b08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon06ecd1f50c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anone4871ec80c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon756d223a0c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon06ecd6360c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon06ece2f90c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon2d8340580c08	typeref:typename:__IOM uint32_t
VAL	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Regis/;"	m	struct:__anon2db989db0c08	typeref:typename:__IOM uint32_t
VDD_VALUE	Core/Inc/stm32g0xx_hal_conf.h	/^#define  VDD_VALUE /;"	d
VECT_TAB_OFFSET	Core/Src/system_stm32g0xx.c	/^#define VECT_TAB_OFFSET /;"	d	file:
VERSIONR	Core/Inc/w5500.h	/^#define VERSIONR /;"	d
VLAN_TAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define VLAN_TAG /;"	d
VOLTAGE_RANGE_1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_1 /;"	d
VOLTAGE_RANGE_2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_2 /;"	d
VOLTAGE_RANGE_3	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_3 /;"	d
VOLTAGE_RANGE_4	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define VOLTAGE_RANGE_4 /;"	d
VREFBUF_TIMEOUT_VALUE	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define VREFBUF_TIMEOUT_VALUE /;"	d	file:
VREFINT_CAL_ADDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define VREFINT_CAL_ADDR /;"	d
VREFINT_CAL_VREF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define VREFINT_CAL_VREF /;"	d
VTOR	Drivers/CMSIS/Include/core_armv81mml.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon6a8602f70a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_armv8mbl.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anonffb016bb0a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_armv8mml.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anonffb61ee60a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm0plus.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon27cf01960a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm23.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anone48692670a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm3.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon06ecd1f50a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm33.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anone4871ec80a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm35p.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon756d223a0a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm4.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon06ecd6360a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_cm7.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon06ece2f90a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_sc000.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon2d8340580a08	typeref:typename:__IOM uint32_t
VTOR	Drivers/CMSIS/Include/core_sc300.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Registe/;"	m	struct:__anon2db989db0a08	typeref:typename:__IOM uint32_t
W5100	Core/Inc/wizchip_conf.h	/^#define W5100	/;"	d
W5100S	Core/Inc/wizchip_conf.h	/^#define W5100S	/;"	d
W5200	Core/Inc/wizchip_conf.h	/^#define W5200	/;"	d
W5300	Core/Inc/wizchip_conf.h	/^#define W5300	/;"	d
W5500	Core/Inc/wizchip_conf.h	/^#define W5500	/;"	d
W5500_ReadBuff	Core/Src/main.c	/^void W5500_ReadBuff(uint8_t* buff, uint16_t len) {$/;"	f	typeref:typename:void
W5500_ReadByte	Core/Src/main.c	/^uint8_t W5500_ReadByte(void) {$/;"	f	typeref:typename:uint8_t
W5500_Select	Core/Src/main.c	/^void W5500_Select(void) {$/;"	f	typeref:typename:void
W5500_Unselect	Core/Src/main.c	/^void W5500_Unselect(void) {$/;"	f	typeref:typename:void
W5500_WriteBuff	Core/Src/main.c	/^void W5500_WriteBuff(uint8_t* buff, uint16_t len) {$/;"	f	typeref:typename:void
W5500_WriteByte	Core/Src/main.c	/^void W5500_WriteByte(uint8_t byte) {$/;"	f	typeref:typename:void
WINR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t WINR;        \/*!< IWDG Window register,    Address offset: 0x10 *\/$/;"	m	struct:__anon90f9dfd51008	typeref:typename:__IO uint32_t
WIZCHIP	Core/Src/wizchip_conf.c	/^_WIZCHIP  WIZCHIP =$/;"	v	typeref:typename:_WIZCHIP
WIZCHIP_CREG_BLOCK	Core/Inc/w5500.h	/^#define WIZCHIP_CREG_BLOCK /;"	d
WIZCHIP_CRITICAL_ENTER	Core/Inc/w5500.h	/^#define WIZCHIP_CRITICAL_ENTER(/;"	d
WIZCHIP_CRITICAL_EXIT	Core/Inc/w5500.h	/^#define WIZCHIP_CRITICAL_EXIT(/;"	d
WIZCHIP_OFFSET_INC	Core/Inc/w5500.h	/^#define WIZCHIP_OFFSET_INC(/;"	d
WIZCHIP_READ	Core/Src/w5500.c	/^uint8_t  WIZCHIP_READ(uint32_t AddrSel)$/;"	f	typeref:typename:uint8_t
WIZCHIP_READ_BUF	Core/Src/w5500.c	/^void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)$/;"	f	typeref:typename:void
WIZCHIP_RXBUF_BLOCK	Core/Inc/w5500.h	/^#define WIZCHIP_RXBUF_BLOCK(/;"	d
WIZCHIP_SREG_BLOCK	Core/Inc/w5500.h	/^#define WIZCHIP_SREG_BLOCK(/;"	d
WIZCHIP_TXBUF_BLOCK	Core/Inc/w5500.h	/^#define WIZCHIP_TXBUF_BLOCK(/;"	d
WIZCHIP_WRITE	Core/Src/w5500.c	/^void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )$/;"	f	typeref:typename:void
WIZCHIP_WRITE_BUF	Core/Src/w5500.c	/^void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)$/;"	f	typeref:typename:void
WPR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t WPR;         \/*!< RTC write protection register,                             Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
WRITE_REG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define WRITE_REG(/;"	d
WRP1AR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t WRP1AR;       \/*!< FLASH Bank WRP area A address register,            Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
WRP1BR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t WRP1BR;       \/*!< FLASH Bank WRP area B address register,            Address o/;"	m	struct:__anon90f9dfd50d08	typeref:typename:__IO uint32_t
WRPAREA_BANK1_AREAA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPAREA_BANK1_AREAA /;"	d
WRPAREA_BANK1_AREAB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPAREA_BANK1_AREAB /;"	d
WRPAREA_BANK2_AREAA	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPAREA_BANK2_AREAA /;"	d
WRPAREA_BANK2_AREAB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPAREA_BANK2_AREAB /;"	d
WRPArea	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t WRPArea;           \/*!< Write protection area to be programmed (used for OPTIONBYTE_/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
WRPEndOffset	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t WRPEndOffset;      \/*!< Write protection end offset (used for OPTIONBYTE_WRP).$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
WRPSTATE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPSTATE_DISABLE /;"	d
WRPSTATE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define WRPSTATE_ENABLE /;"	d
WRPStartOffset	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^  uint32_t WRPStartOffset;    \/*!< Write protection start offset (used for OPTIONBYTE_WRP).$/;"	m	struct:__anon997a70810208	typeref:typename:uint32_t
WUTR	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  __IO uint32_t WUTR;        \/*!< RTC wakeup timer register,                                 Ad/;"	m	struct:__anon90f9dfd51308	typeref:typename:__IO uint32_t
WWDG	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG /;"	d
WWDG_BASE	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_EWI /;"	d
WWDG_CFR_EWI_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_EWI_Msk /;"	d
WWDG_CFR_EWI_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_EWI_Pos /;"	d
WWDG_CFR_W	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W /;"	d
WWDG_CFR_WDGTB	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB /;"	d
WWDG_CFR_WDGTB_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB_0 /;"	d
WWDG_CFR_WDGTB_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB_1 /;"	d
WWDG_CFR_WDGTB_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB_2 /;"	d
WWDG_CFR_WDGTB_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB_Msk /;"	d
WWDG_CFR_WDGTB_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_WDGTB_Pos /;"	d
WWDG_CFR_W_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_0 /;"	d
WWDG_CFR_W_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_1 /;"	d
WWDG_CFR_W_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_2 /;"	d
WWDG_CFR_W_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_3 /;"	d
WWDG_CFR_W_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_4 /;"	d
WWDG_CFR_W_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_5 /;"	d
WWDG_CFR_W_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_6 /;"	d
WWDG_CFR_W_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_Msk /;"	d
WWDG_CFR_W_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CFR_W_Pos /;"	d
WWDG_CR_T	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T /;"	d
WWDG_CR_T_0	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_0 /;"	d
WWDG_CR_T_1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_1 /;"	d
WWDG_CR_T_2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_2 /;"	d
WWDG_CR_T_3	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_3 /;"	d
WWDG_CR_T_4	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_4 /;"	d
WWDG_CR_T_5	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_5 /;"	d
WWDG_CR_T_6	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_6 /;"	d
WWDG_CR_T_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_Msk /;"	d
WWDG_CR_T_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_T_Pos /;"	d
WWDG_CR_WDGA	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_WDGA /;"	d
WWDG_CR_WDGA_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_WDGA_Msk /;"	d
WWDG_CR_WDGA_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_CR_WDGA_Pos /;"	d
WWDG_IRQn	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                         /;"	e	enum:__anon90f9dfd50103
WWDG_SR_EWIF	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_SR_EWIF /;"	d
WWDG_SR_EWIF_Msk	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_SR_EWIF_Msk /;"	d
WWDG_SR_EWIF_Pos	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define WWDG_SR_EWIF_Pos /;"	d
WWDG_TypeDef	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon90f9dfd51908
WakeUpEvent	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^  uint32_t WakeUpEvent;        \/*!< Specifies which event will activate the Wakeup from Stop mo/;"	m	struct:__anonacbdd64b0108	typeref:typename:uint32_t
WakeupCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  void (* WakeupCallback)(struct __UART_HandleTypeDef *huart);            \/*!< UART Wakeup Call/;"	m	struct:__UART_HandleTypeDef	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart)
WatchdogMode	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t WatchdogMode;      \/*!< Configure the ADC analog watchdog mode: single\/all\/none ch/;"	m	struct:__anon8c95057b0408	typeref:typename:uint32_t
WatchdogNumber	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^  uint32_t WatchdogNumber;    \/*!< Select which ADC analog watchdog is monitoring the selected /;"	m	struct:__anon8c95057b0408	typeref:typename:uint32_t
WordLength	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint32_t WordLength;                \/*!< Specifies the number of data bits transmitted or rec/;"	m	struct:__anon4daff44f0108	typeref:typename:uint32_t
XferAbortCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  void (* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma);       \/*!< DMA transfer abort c/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:void (*)(struct __DMA_HandleTypeDef * hdma)
XferCount	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO uint16_t              XferCount;      \/*!< I2C transfer counter                      *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO uint16_t
XferCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  void (* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma);        \/*!< DMA transfer complet/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:void (*)(struct __DMA_HandleTypeDef * hdma)
XferErrorCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  void (* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma);       \/*!< DMA transfer error c/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:void (*)(struct __DMA_HandleTypeDef * hdma)
XferHalfCpltCallback	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^  void (* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma);    \/*!< DMA Half transfer co/;"	m	struct:__DMA_HandleTypeDef	typeref:typename:void (*)(struct __DMA_HandleTypeDef * hdma)
XferISR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSou/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:HAL_StatusTypeDef (*)(struct __I2C_HandleTypeDef * hi2c,uint32_t ITFlags,uint32_t ITSources)
XferOptions	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  __IO uint32_t              XferOptions;    \/*!< I2C sequantial transfer options, this paramet/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:__IO uint32_t
XferSize	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint16_t                   XferSize;       \/*!< I2C transfer size                         *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:uint16_t
Z	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anonffb016bb010a::__anonffb016bb0208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecc532010a::__anon06ecc5320208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon27cf0196010a::__anon27cf01960208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecc973010a::__anon06ecc9730208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anone4869267010a::__anone48692670208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon2d834058010a::__anon2d8340580208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:1
Z	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
_BIT_SHIFT	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define _BIT_SHIFT(/;"	d
_BIT_SHIFT	Drivers/CMSIS/Include/core_cm0.h	/^#define _BIT_SHIFT(/;"	d
_BIT_SHIFT	Drivers/CMSIS/Include/core_cm0plus.h	/^#define _BIT_SHIFT(/;"	d
_BIT_SHIFT	Drivers/CMSIS/Include/core_cm1.h	/^#define _BIT_SHIFT(/;"	d
_BIT_SHIFT	Drivers/CMSIS/Include/core_cm23.h	/^#define _BIT_SHIFT(/;"	d
_BIT_SHIFT	Drivers/CMSIS/Include/core_sc000.h	/^#define _BIT_SHIFT(/;"	d
_CRIS	Core/Inc/wizchip_conf.h	/^   struct _CRIS$/;"	s	struct:__WIZCHIP
_CS	Core/Inc/wizchip_conf.h	/^   struct _CS$/;"	s	struct:__WIZCHIP
_DHCP_	Core/Src/wizchip_conf.c	/^static dhcp_mode  _DHCP_;        \/\/ DHCP mode$/;"	v	typeref:typename:dhcp_mode	file:
_DHCP_H_	Core/Inc/dhcp.h	/^#define _DHCP_H_$/;"	d
_DNS_	Core/Src/wizchip_conf.c	/^static uint8_t    _DNS_[4];      \/\/ DNS server ip address$/;"	v	typeref:typename:uint8_t[4]	file:
_DNS_H_	Core/Inc/dns.h	/^#define	_DNS_H_$/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_armv81mml.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_armv8mml.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm0.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm0plus.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm1.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm23.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm3.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm33.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm35p.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm4.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_cm7.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_sc000.h	/^#define _FLD2VAL(/;"	d
_FLD2VAL	Drivers/CMSIS/Include/core_sc300.h	/^#define _FLD2VAL(/;"	d
_HTTPSERVER_DEBUG_	Core/Inc/httpServer.h	/^#define _HTTPSERVER_DEBUG_$/;"	d
_IF	Core/Inc/wizchip_conf.h	/^   union _IF$/;"	u	struct:__WIZCHIP
_IMR_	Core/Inc/w5500.h	/^#define _IMR_ /;"	d
_IP_IDX	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define _IP_IDX(/;"	d
_IP_IDX	Drivers/CMSIS/Include/core_cm0.h	/^#define _IP_IDX(/;"	d
_IP_IDX	Drivers/CMSIS/Include/core_cm0plus.h	/^#define _IP_IDX(/;"	d
_IP_IDX	Drivers/CMSIS/Include/core_cm1.h	/^#define _IP_IDX(/;"	d
_IP_IDX	Drivers/CMSIS/Include/core_cm23.h	/^#define _IP_IDX(/;"	d
_IP_IDX	Drivers/CMSIS/Include/core_sc000.h	/^#define _IP_IDX(/;"	d
_NOTUSED_STORAGE_	Core/Inc/httpServer.h	/^#define _NOTUSED_STORAGE_$/;"	d
_RCR_	Core/Inc/w5500.h	/^#define _RCR_ /;"	d
_RTR_	Core/Inc/w5500.h	/^#define _RTR_ /;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define _SHP_IDX(/;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_cm0.h	/^#define _SHP_IDX(/;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_cm0plus.h	/^#define _SHP_IDX(/;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_cm1.h	/^#define _SHP_IDX(/;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_cm23.h	/^#define _SHP_IDX(/;"	d
_SHP_IDX	Drivers/CMSIS/Include/core_sc000.h	/^#define _SHP_IDX(/;"	d
_SOCKET_H_	Core/Inc/socket.h	/^#define _SOCKET_H_$/;"	d
_STM32_EEPROM_SPI_H	Core/Inc/STM32_EEPROM_SPI.h	/^#define _STM32_EEPROM_SPI_H$/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_armv81mml.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_armv8mml.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm0.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm0plus.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm1.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm23.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm3.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm33.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm35p.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm4.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_cm7.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_sc000.h	/^#define _VAL2FLD(/;"	d
_VAL2FLD	Drivers/CMSIS/Include/core_sc300.h	/^#define _VAL2FLD(/;"	d
_W5500_H_	Core/Inc/w5500.h	/^#define  _W5500_H_$/;"	d
_W5500_IO_BASE_	Core/Inc/w5500.h	/^#define _W5500_IO_BASE_ /;"	d
_W5500_SPI_FDM_OP_LEN1_	Core/Src/w5500.c	/^#define _W5500_SPI_FDM_OP_LEN1_ /;"	d	file:
_W5500_SPI_FDM_OP_LEN2_	Core/Src/w5500.c	/^#define _W5500_SPI_FDM_OP_LEN2_ /;"	d	file:
_W5500_SPI_FDM_OP_LEN4_	Core/Src/w5500.c	/^#define _W5500_SPI_FDM_OP_LEN4_ /;"	d	file:
_W5500_SPI_READ_	Core/Inc/w5500.h	/^#define _W5500_SPI_READ_	/;"	d
_W5500_SPI_VDM_OP_	Core/Src/w5500.c	/^#define _W5500_SPI_VDM_OP_ /;"	d	file:
_W5500_SPI_WRITE_	Core/Inc/w5500.h	/^#define _W5500_SPI_WRITE_	/;"	d
_WIZCHIP	Core/Inc/wizchip_conf.h	/^}_WIZCHIP;$/;"	t	typeref:struct:__WIZCHIP
_WIZCHIP_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_ /;"	d
_WIZCHIP_CONF_H_	Core/Inc/wizchip_conf.h	/^#define  _WIZCHIP_CONF_H_$/;"	d
_WIZCHIP_ID_	Core/Inc/wizchip_conf.h	/^   #define _WIZCHIP_ID_ /;"	d
_WIZCHIP_IO_BASE_	Core/Inc/wizchip_conf.h	/^	#define _WIZCHIP_IO_BASE_	/;"	d
_WIZCHIP_IO_BASE_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_BASE_ /;"	d
_WIZCHIP_IO_MODE_	Core/Inc/wizchip_conf.h	/^   	   #define _WIZCHIP_IO_MODE_ /;"	d
_WIZCHIP_IO_MODE_BUS_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_BUS_ /;"	d
_WIZCHIP_IO_MODE_BUS_DIR_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_BUS_DIR_ /;"	d
_WIZCHIP_IO_MODE_BUS_INDIR_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_BUS_INDIR_ /;"	d
_WIZCHIP_IO_MODE_NONE_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_NONE_ /;"	d
_WIZCHIP_IO_MODE_SPI_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_SPI_ /;"	d
_WIZCHIP_IO_MODE_SPI_5500_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_SPI_5500_ /;"	d
_WIZCHIP_IO_MODE_SPI_FDM_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_SPI_FDM_ /;"	d
_WIZCHIP_IO_MODE_SPI_VDM_	Core/Inc/wizchip_conf.h	/^#define _WIZCHIP_IO_MODE_SPI_VDM_ /;"	d
_WIZCHIP_SOCK_NUM_	Core/Inc/wizchip_conf.h	/^   #define _WIZCHIP_SOCK_NUM_ /;"	d
__ADC12_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_CLK_DISABLE /;"	d
__ADC12_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_CLK_ENABLE /;"	d
__ADC12_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_FORCE_RESET /;"	d
__ADC12_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_IS_CLK_DISABLED /;"	d
__ADC12_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_IS_CLK_ENABLED /;"	d
__ADC12_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC12_RELEASE_RESET /;"	d
__ADC1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_CLK_DISABLE /;"	d
__ADC1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_CLK_ENABLE /;"	d
__ADC1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_CLK_SLEEP_DISABLE /;"	d
__ADC1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_CLK_SLEEP_ENABLE /;"	d
__ADC1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_FORCE_RESET /;"	d
__ADC1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_IS_CLK_DISABLED /;"	d
__ADC1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_IS_CLK_ENABLED /;"	d
__ADC1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC1_RELEASE_RESET /;"	d
__ADC2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_CLK_DISABLE /;"	d
__ADC2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_CLK_ENABLE /;"	d
__ADC2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_CLK_SLEEP_DISABLE /;"	d
__ADC2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_CLK_SLEEP_ENABLE /;"	d
__ADC2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_FORCE_RESET /;"	d
__ADC2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC2_RELEASE_RESET /;"	d
__ADC34_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_CLK_DISABLE /;"	d
__ADC34_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_CLK_ENABLE /;"	d
__ADC34_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_FORCE_RESET /;"	d
__ADC34_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_IS_CLK_DISABLED /;"	d
__ADC34_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_IS_CLK_ENABLED /;"	d
__ADC34_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC34_RELEASE_RESET /;"	d
__ADC3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_CLK_DISABLE /;"	d
__ADC3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_CLK_ENABLE /;"	d
__ADC3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_CLK_SLEEP_DISABLE /;"	d
__ADC3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_CLK_SLEEP_ENABLE /;"	d
__ADC3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_FORCE_RESET /;"	d
__ADC3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC3_RELEASE_RESET /;"	d
__ADC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_CLK_DISABLE /;"	d
__ADC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_CLK_ENABLE /;"	d
__ADC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_CLK_SLEEP_DISABLE /;"	d
__ADC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_CLK_SLEEP_ENABLE /;"	d
__ADC_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_DISABLE /;"	d
__ADC_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_ENABLE /;"	d
__ADC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_FORCE_RESET /;"	d
__ADC_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^typedef struct __ADC_HandleTypeDef$/;"	s
__ADC_IS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_IS_ENABLED /;"	d
__ADC_MULTIMODE_IS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_MULTIMODE_IS_ENABLED /;"	d
__ADC_PTR_REG_OFFSET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __ADC_PTR_REG_OFFSET(/;"	d
__ADC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADC_RELEASE_RESET /;"	d
__ADDR_1st_CYCLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADDR_1st_CYCLE /;"	d
__ADDR_2nd_CYCLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADDR_2nd_CYCLE /;"	d
__ADDR_3rd_CYCLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADDR_3rd_CYCLE /;"	d
__ADDR_4th_CYCLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ADDR_4th_CYCLE /;"	d
__AES_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_CLK_DISABLE /;"	d
__AES_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_CLK_ENABLE /;"	d
__AES_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_CLK_SLEEP_DISABLE /;"	d
__AES_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_CLK_SLEEP_ENABLE /;"	d
__AES_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_FORCE_RESET /;"	d
__AES_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AES_RELEASE_RESET /;"	d
__AFIO_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AFIO_CLK_DISABLE /;"	d
__AFIO_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AFIO_CLK_ENABLE /;"	d
__AFIO_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AFIO_FORCE_RESET /;"	d
__AFIO_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AFIO_RELEASE_RESET /;"	d
__AHB1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB1_FORCE_RESET /;"	d
__AHB1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB1_RELEASE_RESET /;"	d
__AHB2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB2_FORCE_RESET /;"	d
__AHB2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB2_RELEASE_RESET /;"	d
__AHB3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB3_FORCE_RESET /;"	d
__AHB3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB3_RELEASE_RESET /;"	d
__AHB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB_FORCE_RESET /;"	d
__AHB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __AHB_RELEASE_RESET /;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ALIGNED(/;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __ALIGNED(/;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __ALIGNED(/;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __ALIGNED(/;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __ALIGNED(/;"	d
__ALIGNED	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ALIGNED(/;"	d
__ALIGN_BEGIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^    #define __ALIGN_BEGIN$/;"	d
__ALIGN_BEGIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __ALIGN_BEGIN /;"	d
__ALIGN_BEGIN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __ALIGN_BEGIN$/;"	d
__ALIGN_END	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^    #define __ALIGN_END /;"	d
__ALIGN_END	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __ALIGN_END /;"	d
__ALIGN_END	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __ALIGN_END$/;"	d
__APB1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __APB1_FORCE_RESET /;"	d
__APB1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __APB1_RELEASE_RESET /;"	d
__APB2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __APB2_FORCE_RESET /;"	d
__APB2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __APB2_RELEASE_RESET /;"	d
__ARM_ARCH_6M__	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ARM_ARCH_6M__ /;"	d
__ARM_ARCH_6M__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^      #define __ARM_ARCH_6M__ /;"	d
__ARM_ARCH_6M__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ARM_ARCH_6M__ /;"	d
__ARM_ARCH_7EM__	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ARM_ARCH_7EM__ /;"	d
__ARM_ARCH_7EM__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^        #define __ARM_ARCH_7EM__ /;"	d
__ARM_ARCH_7EM__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ARM_ARCH_7EM__ /;"	d
__ARM_ARCH_7M__	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ARM_ARCH_7M__ /;"	d
__ARM_ARCH_7M__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^        #define __ARM_ARCH_7M__ /;"	d
__ARM_ARCH_7M__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ARM_ARCH_7M__ /;"	d
__ARM_ARCH_8M_BASE__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ARM_ARCH_8M_BASE__ /;"	d
__ARM_ARCH_8M_MAIN__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __ARM_ARCH_8M_MAIN__ /;"	d
__ARM_ARCH_8M_MAIN__	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __ARM_ARCH_8M_MAIN__ /;"	d
__ARM_FEATURE_DSP	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ARM_FEATURE_DSP /;"	d
__ARMv81MML_CMSIS_VERSION	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __ARMv81MML_CMSIS_VERSION /;"	d
__ARMv81MML_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __ARMv81MML_CMSIS_VERSION_MAIN /;"	d
__ARMv81MML_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __ARMv81MML_CMSIS_VERSION_SUB /;"	d
__ARMv81MML_REV	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __ARMv81MML_REV /;"	d
__ARMv8MBL_CMSIS_VERSION	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __ARMv8MBL_CMSIS_VERSION /;"	d
__ARMv8MBL_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __ARMv8MBL_CMSIS_VERSION_MAIN /;"	d
__ARMv8MBL_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __ARMv8MBL_CMSIS_VERSION_SUB /;"	d
__ARMv8MBL_REV	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __ARMv8MBL_REV /;"	d
__ARMv8MML_CMSIS_VERSION	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __ARMv8MML_CMSIS_VERSION /;"	d
__ARMv8MML_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __ARMv8MML_CMSIS_VERSION_MAIN /;"	d
__ARMv8MML_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __ARMv8MML_CMSIS_VERSION_SUB /;"	d
__ARMv8MML_REV	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __ARMv8MML_REV /;"	d
__ARRAY_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ARRAY_ADDRESS /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __ASM /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __ASM /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __ASM /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __ASM /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __ASM /;"	d
__ASM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __ASM /;"	d
__BKPSRAM_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_DISABLE /;"	d
__BKPSRAM_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_ENABLE /;"	d
__BKPSRAM_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_SLEEP_DISABLE /;"	d
__BKPSRAM_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKPSRAM_CLK_SLEEP_ENABLE /;"	d
__BKPT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __BKPT(/;"	d
__BKPT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __BKPT(/;"	d
__BKPT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __BKPT(/;"	d
__BKPT	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __BKPT(/;"	d
__BKPT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __BKPT(/;"	d
__BKP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKP_CLK_DISABLE /;"	d
__BKP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKP_CLK_ENABLE /;"	d
__BKP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKP_FORCE_RESET /;"	d
__BKP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __BKP_RELEASE_RESET /;"	d
__CAN1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_CLK_DISABLE /;"	d
__CAN1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_CLK_ENABLE /;"	d
__CAN1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_CLK_SLEEP_DISABLE /;"	d
__CAN1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_CLK_SLEEP_ENABLE /;"	d
__CAN1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_FORCE_RESET /;"	d
__CAN1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN1_RELEASE_RESET /;"	d
__CAN2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_CLK_DISABLE /;"	d
__CAN2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_CLK_ENABLE /;"	d
__CAN2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_CLK_SLEEP_DISABLE /;"	d
__CAN2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_CLK_SLEEP_ENABLE /;"	d
__CAN2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_FORCE_RESET /;"	d
__CAN2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN2_RELEASE_RESET /;"	d
__CAN_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN_CLK_DISABLE /;"	d
__CAN_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN_CLK_ENABLE /;"	d
__CAN_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN_FORCE_RESET /;"	d
__CAN_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CAN_RELEASE_RESET /;"	d
__CCMDATARAMEN_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CCMDATARAMEN_CLK_DISABLE /;"	d
__CCMDATARAMEN_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CCMDATARAMEN_CLK_ENABLE /;"	d
__CEC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_CLK_DISABLE /;"	d
__CEC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_CLK_ENABLE /;"	d
__CEC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_FORCE_RESET /;"	d
__CEC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_IS_CLK_DISABLED /;"	d
__CEC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_IS_CLK_ENABLED /;"	d
__CEC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CEC_RELEASE_RESET /;"	d
__CLREX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __CLREX /;"	d
__CLREX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __CLREX /;"	d
__CLREX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __CLREX /;"	d
__CLREX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __CLREX(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__CLREX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __CLREX /;"	d
__CLZ	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __CLZ /;"	d
__CLZ	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__CLZ	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__CLZ	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__CLZ	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __CLZ /;"	d
__CLZ	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __STATIC_INLINE uint8_t __CLZ(uint32_t data)$/;"	f	typeref:typename:__STATIC_INLINE uint8_t
__CLZ	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __CLZ /;"	d
__CM0PLUS_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION /;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION_MAIN /;"	d
__CM0PLUS_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CM0PLUS_CMSIS_VERSION_SUB /;"	d
__CM0PLUS_REV	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define __CM0PLUS_REV /;"	d
__CM0PLUS_REV	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define __CM0PLUS_REV /;"	d
__CM0_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION /;"	d
__CM0_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION_MAIN /;"	d
__CM0_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm0.h	/^#define __CM0_CMSIS_VERSION_SUB /;"	d
__CM0_REV	Drivers/CMSIS/Include/core_cm0.h	/^    #define __CM0_REV /;"	d
__CM1_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm1.h	/^#define __CM1_CMSIS_VERSION /;"	d
__CM1_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm1.h	/^#define __CM1_CMSIS_VERSION_MAIN /;"	d
__CM1_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm1.h	/^#define __CM1_CMSIS_VERSION_SUB /;"	d
__CM1_REV	Drivers/CMSIS/Include/core_cm1.h	/^    #define __CM1_REV /;"	d
__CM23_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm23.h	/^#define __CM23_CMSIS_VERSION /;"	d
__CM23_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm23.h	/^#define __CM23_CMSIS_VERSION_MAIN /;"	d
__CM23_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm23.h	/^#define __CM23_CMSIS_VERSION_SUB /;"	d
__CM23_REV	Drivers/CMSIS/Include/core_cm23.h	/^    #define __CM23_REV /;"	d
__CM33_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm33.h	/^#define __CM33_CMSIS_VERSION /;"	d
__CM33_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm33.h	/^#define __CM33_CMSIS_VERSION_MAIN /;"	d
__CM33_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm33.h	/^#define __CM33_CMSIS_VERSION_SUB /;"	d
__CM33_REV	Drivers/CMSIS/Include/core_cm33.h	/^    #define __CM33_REV /;"	d
__CM35P_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CM35P_CMSIS_VERSION /;"	d
__CM35P_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CM35P_CMSIS_VERSION_MAIN /;"	d
__CM35P_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CM35P_CMSIS_VERSION_SUB /;"	d
__CM35P_REV	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __CM35P_REV /;"	d
__CM3_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION /;"	d
__CM3_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION_MAIN /;"	d
__CM3_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm3.h	/^#define __CM3_CMSIS_VERSION_SUB /;"	d
__CM3_REV	Drivers/CMSIS/Include/core_cm3.h	/^    #define __CM3_REV /;"	d
__CM4_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION /;"	d
__CM4_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION_MAIN /;"	d
__CM4_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm4.h	/^#define __CM4_CMSIS_VERSION_SUB /;"	d
__CM4_REV	Drivers/CMSIS/Include/core_cm4.h	/^    #define __CM4_REV /;"	d
__CM7_CMSIS_VERSION	Drivers/CMSIS/Include/core_cm7.h	/^#define __CM7_CMSIS_VERSION /;"	d
__CM7_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_cm7.h	/^#define __CM7_CMSIS_VERSION_MAIN /;"	d
__CM7_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_cm7.h	/^#define __CM7_CMSIS_VERSION_SUB /;"	d
__CM7_REV	Drivers/CMSIS/Include/core_cm7.h	/^    #define __CM7_REV /;"	d
__CMSIS_ARMCC_H	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __CMSIS_ARMCC_H$/;"	d
__CMSIS_ARMCLANG_H	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __CMSIS_ARMCLANG_H$/;"	d
__CMSIS_ARMCLANG_H	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __CMSIS_ARMCLANG_H$/;"	d
__CMSIS_COMPILER_H	Drivers/CMSIS/Include/cmsis_compiler.h	/^#define __CMSIS_COMPILER_H$/;"	d
__CMSIS_GCC_H	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __CMSIS_GCC_H$/;"	d
__CMSIS_GCC_OUT_REG	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __CMSIS_GCC_OUT_REG(/;"	d
__CMSIS_GCC_OUT_REG	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __CMSIS_GCC_OUT_REG(/;"	d
__CMSIS_GCC_OUT_REG	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __CMSIS_GCC_OUT_REG(/;"	d
__CMSIS_GCC_RW_REG	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __CMSIS_GCC_RW_REG(/;"	d
__CMSIS_GCC_RW_REG	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __CMSIS_GCC_RW_REG(/;"	d
__CMSIS_GCC_USE_REG	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __CMSIS_GCC_USE_REG(/;"	d
__CMSIS_GCC_USE_REG	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __CMSIS_GCC_USE_REG(/;"	d
__CMSIS_GCC_USE_REG	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __CMSIS_GCC_USE_REG(/;"	d
__CMSIS_ICCARM_H__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __CMSIS_ICCARM_H__$/;"	d
__CMSIS_VERSION_H	Drivers/CMSIS/Include/cmsis_version.h	/^#define __CMSIS_VERSION_H$/;"	d
__CM_CMSIS_VERSION	Drivers/CMSIS/Include/cmsis_version.h	/^#define __CM_CMSIS_VERSION /;"	d
__CM_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/cmsis_version.h	/^#define __CM_CMSIS_VERSION_MAIN /;"	d
__CM_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/cmsis_version.h	/^#define __CM_CMSIS_VERSION_SUB /;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __COMPILER_BARRIER(/;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __COMPILER_BARRIER(/;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __COMPILER_BARRIER(/;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __COMPILER_BARRIER(/;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __COMPILER_BARRIER(/;"	d
__COMPILER_BARRIER	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __COMPILER_BARRIER(/;"	d
__COMP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_CLK_DISABLE /;"	d
__COMP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_CLK_ENABLE /;"	d
__COMP_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_CLK_SLEEP_DISABLE /;"	d
__COMP_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_CLK_SLEEP_ENABLE /;"	d
__COMP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_FORCE_RESET /;"	d
__COMP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __COMP_RELEASE_RESET /;"	d
__CORE_ARMV81MML_H_DEPENDANT	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __CORE_ARMV81MML_H_DEPENDANT$/;"	d
__CORE_ARMV81MML_H_GENERIC	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __CORE_ARMV81MML_H_GENERIC$/;"	d
__CORE_ARMV8MBL_H_DEPENDANT	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __CORE_ARMV8MBL_H_DEPENDANT$/;"	d
__CORE_ARMV8MBL_H_GENERIC	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __CORE_ARMV8MBL_H_GENERIC$/;"	d
__CORE_ARMV8MML_H_DEPENDANT	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __CORE_ARMV8MML_H_DEPENDANT$/;"	d
__CORE_ARMV8MML_H_GENERIC	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __CORE_ARMV8MML_H_GENERIC$/;"	d
__CORE_CM0PLUS_H_DEPENDANT	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CORE_CM0PLUS_H_DEPENDANT$/;"	d
__CORE_CM0PLUS_H_GENERIC	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CORE_CM0PLUS_H_GENERIC$/;"	d
__CORE_CM0_H_DEPENDANT	Drivers/CMSIS/Include/core_cm0.h	/^#define __CORE_CM0_H_DEPENDANT$/;"	d
__CORE_CM0_H_GENERIC	Drivers/CMSIS/Include/core_cm0.h	/^#define __CORE_CM0_H_GENERIC$/;"	d
__CORE_CM1_H_DEPENDANT	Drivers/CMSIS/Include/core_cm1.h	/^#define __CORE_CM1_H_DEPENDANT$/;"	d
__CORE_CM1_H_GENERIC	Drivers/CMSIS/Include/core_cm1.h	/^#define __CORE_CM1_H_GENERIC$/;"	d
__CORE_CM23_H_DEPENDANT	Drivers/CMSIS/Include/core_cm23.h	/^#define __CORE_CM23_H_DEPENDANT$/;"	d
__CORE_CM23_H_GENERIC	Drivers/CMSIS/Include/core_cm23.h	/^#define __CORE_CM23_H_GENERIC$/;"	d
__CORE_CM33_H_DEPENDANT	Drivers/CMSIS/Include/core_cm33.h	/^#define __CORE_CM33_H_DEPENDANT$/;"	d
__CORE_CM33_H_GENERIC	Drivers/CMSIS/Include/core_cm33.h	/^#define __CORE_CM33_H_GENERIC$/;"	d
__CORE_CM35P_H_DEPENDANT	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CORE_CM35P_H_DEPENDANT$/;"	d
__CORE_CM35P_H_GENERIC	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CORE_CM35P_H_GENERIC$/;"	d
__CORE_CM3_H_DEPENDANT	Drivers/CMSIS/Include/core_cm3.h	/^#define __CORE_CM3_H_DEPENDANT$/;"	d
__CORE_CM3_H_GENERIC	Drivers/CMSIS/Include/core_cm3.h	/^#define __CORE_CM3_H_GENERIC$/;"	d
__CORE_CM4_H_DEPENDANT	Drivers/CMSIS/Include/core_cm4.h	/^#define __CORE_CM4_H_DEPENDANT$/;"	d
__CORE_CM4_H_GENERIC	Drivers/CMSIS/Include/core_cm4.h	/^#define __CORE_CM4_H_GENERIC$/;"	d
__CORE_CM7_H_DEPENDANT	Drivers/CMSIS/Include/core_cm7.h	/^#define __CORE_CM7_H_DEPENDANT$/;"	d
__CORE_CM7_H_GENERIC	Drivers/CMSIS/Include/core_cm7.h	/^#define __CORE_CM7_H_GENERIC$/;"	d
__CORE_SC000_H_DEPENDANT	Drivers/CMSIS/Include/core_sc000.h	/^#define __CORE_SC000_H_DEPENDANT$/;"	d
__CORE_SC000_H_GENERIC	Drivers/CMSIS/Include/core_sc000.h	/^#define __CORE_SC000_H_GENERIC$/;"	d
__CORE_SC300_H_DEPENDANT	Drivers/CMSIS/Include/core_sc300.h	/^#define __CORE_SC300_H_DEPENDANT$/;"	d
__CORE_SC300_H_GENERIC	Drivers/CMSIS/Include/core_sc300.h	/^#define __CORE_SC300_H_GENERIC$/;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_armv81mml.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_armv8mml.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm0.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm1.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm23.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm3.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm33.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm35p.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm4.h	/^#define __CORTEX_M /;"	d
__CORTEX_M	Drivers/CMSIS/Include/core_cm7.h	/^#define __CORTEX_M /;"	d
__CORTEX_SC	Drivers/CMSIS/Include/core_sc000.h	/^#define __CORTEX_SC /;"	d
__CORTEX_SC	Drivers/CMSIS/Include/core_sc300.h	/^#define __CORTEX_SC /;"	d
__CRC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_CLK_DISABLE /;"	d
__CRC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_CLK_ENABLE /;"	d
__CRC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_CLK_SLEEP_DISABLE /;"	d
__CRC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_CLK_SLEEP_ENABLE /;"	d
__CRC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_FORCE_RESET /;"	d
__CRC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_IS_CLK_DISABLED /;"	d
__CRC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_IS_CLK_ENABLED /;"	d
__CRC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRC_RELEASE_RESET /;"	d
__CRS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_CLK_DISABLE /;"	d
__CRS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_CLK_ENABLE /;"	d
__CRS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_CLK_SLEEP_DISABLE /;"	d
__CRS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_CLK_SLEEP_ENABLE /;"	d
__CRS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_FORCE_RESET /;"	d
__CRS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRS_RELEASE_RESET /;"	d
__CRYP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_CLK_DISABLE /;"	d
__CRYP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_CLK_ENABLE /;"	d
__CRYP_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_CLK_SLEEP_DISABLE /;"	d
__CRYP_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_CLK_SLEEP_ENABLE /;"	d
__CRYP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_FORCE_RESET /;"	d
__CRYP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __CRYP_RELEASE_RESET /;"	d
__DAC1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_CLK_DISABLE /;"	d
__DAC1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_CLK_ENABLE /;"	d
__DAC1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_CLK_SLEEP_DISABLE /;"	d
__DAC1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_CLK_SLEEP_ENABLE /;"	d
__DAC1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_FORCE_RESET /;"	d
__DAC1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_IS_CLK_DISABLED /;"	d
__DAC1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_IS_CLK_ENABLED /;"	d
__DAC1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC1_RELEASE_RESET /;"	d
__DAC2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_CLK_DISABLE /;"	d
__DAC2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_CLK_ENABLE /;"	d
__DAC2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_FORCE_RESET /;"	d
__DAC2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_IS_CLK_DISABLED /;"	d
__DAC2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_IS_CLK_ENABLED /;"	d
__DAC2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC2_RELEASE_RESET /;"	d
__DAC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_CLK_DISABLE /;"	d
__DAC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_CLK_ENABLE /;"	d
__DAC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_CLK_SLEEP_DISABLE /;"	d
__DAC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_CLK_SLEEP_ENABLE /;"	d
__DAC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_FORCE_RESET /;"	d
__DAC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DAC_RELEASE_RESET /;"	d
__DBGMCU_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DBGMCU_CLK_DISABLE /;"	d
__DBGMCU_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DBGMCU_CLK_ENABLE /;"	d
__DBGMCU_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DBGMCU_FORCE_RESET /;"	d
__DBGMCU_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DBGMCU_RELEASE_RESET /;"	d
__DCACHE_PRESENT	Drivers/CMSIS/Include/core_cm7.h	/^    #define __DCACHE_PRESENT /;"	d
__DCMI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_CLK_DISABLE /;"	d
__DCMI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_CLK_ENABLE /;"	d
__DCMI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_CLK_SLEEP_DISABLE /;"	d
__DCMI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_CLK_SLEEP_ENABLE /;"	d
__DCMI_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_FORCE_RESET /;"	d
__DCMI_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DCMI_RELEASE_RESET /;"	d
__DFSDM_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_CLK_DISABLE /;"	d
__DFSDM_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_CLK_ENABLE /;"	d
__DFSDM_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_CLK_SLEEP_DISABLE /;"	d
__DFSDM_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_CLK_SLEEP_ENABLE /;"	d
__DFSDM_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_FORCE_RESET /;"	d
__DFSDM_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DFSDM_RELEASE_RESET /;"	d
__DIVFRAQ_SAMPLING16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIVFRAQ_SAMPLING16 /;"	d
__DIVFRAQ_SAMPLING8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIVFRAQ_SAMPLING8 /;"	d
__DIVMANT_SAMPLING16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIVMANT_SAMPLING16 /;"	d
__DIVMANT_SAMPLING8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIVMANT_SAMPLING8 /;"	d
__DIV_LPUART	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIV_LPUART /;"	d
__DIV_SAMPLING16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIV_SAMPLING16 /;"	d
__DIV_SAMPLING8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DIV_SAMPLING8 /;"	d
__DMA1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_CLK_DISABLE /;"	d
__DMA1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_CLK_ENABLE /;"	d
__DMA1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_CLK_SLEEP_DISABLE /;"	d
__DMA1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_CLK_SLEEP_ENABLE /;"	d
__DMA1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_FORCE_RESET /;"	d
__DMA1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_IS_CLK_DISABLED /;"	d
__DMA1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_IS_CLK_ENABLED /;"	d
__DMA1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA1_RELEASE_RESET /;"	d
__DMA2D_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_CLK_DISABLE /;"	d
__DMA2D_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_CLK_ENABLE /;"	d
__DMA2D_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_CLK_SLEEP_DISABLE /;"	d
__DMA2D_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_CLK_SLEEP_ENABLE /;"	d
__DMA2D_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_FORCE_RESET /;"	d
__DMA2D_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2D_RELEASE_RESET /;"	d
__DMA2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_CLK_DISABLE /;"	d
__DMA2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_CLK_ENABLE /;"	d
__DMA2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_CLK_SLEEP_DISABLE /;"	d
__DMA2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_CLK_SLEEP_ENABLE /;"	d
__DMA2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_FORCE_RESET /;"	d
__DMA2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_IS_CLK_DISABLED /;"	d
__DMA2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_IS_CLK_ENABLED /;"	d
__DMA2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __DMA2_RELEASE_RESET /;"	d
__DMA_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^typedef struct __DMA_HandleTypeDef$/;"	s
__DMB	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __DMB(/;"	d
__DMB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __DMB(/;"	d
__DMB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __DMB(/;"	d
__DMB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __DMB(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__DMB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __DMB /;"	d
__DSB	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __DSB(/;"	d
__DSB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __DSB(/;"	d
__DSB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __DSB(/;"	d
__DSB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __DSB(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__DSB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __DSB /;"	d
__DSP_PRESENT	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __DSP_PRESENT /;"	d
__DSP_PRESENT	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __DSP_PRESENT /;"	d
__DSP_PRESENT	Drivers/CMSIS/Include/core_cm33.h	/^    #define __DSP_PRESENT /;"	d
__DSP_PRESENT	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __DSP_PRESENT /;"	d
__DSP_USED	Drivers/CMSIS/Include/core_armv81mml.h	/^      #define __DSP_USED /;"	d
__DSP_USED	Drivers/CMSIS/Include/core_armv8mml.h	/^      #define __DSP_USED /;"	d
__DSP_USED	Drivers/CMSIS/Include/core_cm33.h	/^      #define __DSP_USED /;"	d
__DSP_USED	Drivers/CMSIS/Include/core_cm35p.h	/^      #define __DSP_USED /;"	d
__DTCM_PRESENT	Drivers/CMSIS/Include/core_cm7.h	/^    #define __DTCM_PRESENT /;"	d
__ETHMACPTP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_DISABLE /;"	d
__ETHMACPTP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_ENABLE /;"	d
__ETHMACPTP_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_SLEEP_DISABLE /;"	d
__ETHMACPTP_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACPTP_CLK_SLEEP_ENABLE /;"	d
__ETHMACRX_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_DISABLE /;"	d
__ETHMACRX_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_ENABLE /;"	d
__ETHMACRX_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_SLEEP_DISABLE /;"	d
__ETHMACRX_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACRX_CLK_SLEEP_ENABLE /;"	d
__ETHMACTX_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_DISABLE /;"	d
__ETHMACTX_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_ENABLE /;"	d
__ETHMACTX_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_SLEEP_DISABLE /;"	d
__ETHMACTX_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMACTX_CLK_SLEEP_ENABLE /;"	d
__ETHMAC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_DISABLE /;"	d
__ETHMAC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_ENABLE /;"	d
__ETHMAC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_SLEEP_DISABLE /;"	d
__ETHMAC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_CLK_SLEEP_ENABLE /;"	d
__ETHMAC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_FORCE_RESET /;"	d
__ETHMAC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETHMAC_RELEASE_RESET /;"	d
__ETH_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETH_CLK_DISABLE /;"	d
__ETH_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __ETH_CLK_ENABLE /;"	d
__ETM_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __ETM_PRESENT /;"	d
__ETM_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __ETM_PRESENT /;"	d
__FIREWALL_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FIREWALL_CLK_DISABLE /;"	d
__FIREWALL_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FIREWALL_CLK_ENABLE /;"	d
__FLASH_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_CLK_DISABLE /;"	d
__FLASH_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_CLK_ENABLE /;"	d
__FLASH_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_CLK_SLEEP_DISABLE /;"	d
__FLASH_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_CLK_SLEEP_ENABLE /;"	d
__FLASH_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_FORCE_RESET /;"	d
__FLASH_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLASH_RELEASE_RESET /;"	d
__FLITF_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_CLK_DISABLE /;"	d
__FLITF_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_CLK_ENABLE /;"	d
__FLITF_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_CLK_SLEEP_DISABLE /;"	d
__FLITF_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_CLK_SLEEP_ENABLE /;"	d
__FLITF_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_FORCE_RESET /;"	d
__FLITF_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_IS_CLK_DISABLED /;"	d
__FLITF_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_IS_CLK_ENABLED /;"	d
__FLITF_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FLITF_RELEASE_RESET /;"	d
__FMC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_CLK_DISABLE /;"	d
__FMC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_CLK_ENABLE /;"	d
__FMC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_CLK_SLEEP_DISABLE /;"	d
__FMC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_CLK_SLEEP_ENABLE /;"	d
__FMC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_FORCE_RESET /;"	d
__FMC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_IS_CLK_DISABLED /;"	d
__FMC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_IS_CLK_ENABLED /;"	d
__FMC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FMC_RELEASE_RESET /;"	d
__FORCEINLINE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __FORCEINLINE /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_cm33.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_cm4.h	/^    #define __FPU_PRESENT /;"	d
__FPU_PRESENT	Drivers/CMSIS/Include/core_cm7.h	/^    #define __FPU_PRESENT /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_armv81mml.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_armv8mml.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm0.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm1.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm23.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm3.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm33.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm35p.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm4.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_cm7.h	/^      #define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_sc000.h	/^#define __FPU_USED /;"	d
__FPU_USED	Drivers/CMSIS/Include/core_sc300.h	/^#define __FPU_USED /;"	d
__FSMC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_CLK_DISABLE /;"	d
__FSMC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_CLK_ENABLE /;"	d
__FSMC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_CLK_SLEEP_DISABLE /;"	d
__FSMC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_CLK_SLEEP_ENABLE /;"	d
__FSMC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_FORCE_RESET /;"	d
__FSMC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __FSMC_RELEASE_RESET /;"	d
__GPIOA_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_CLK_DISABLE /;"	d
__GPIOA_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_CLK_ENABLE /;"	d
__GPIOA_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_CLK_SLEEP_DISABLE /;"	d
__GPIOA_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_CLK_SLEEP_ENABLE /;"	d
__GPIOA_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_FORCE_RESET /;"	d
__GPIOA_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_IS_CLK_DISABLED /;"	d
__GPIOA_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_IS_CLK_ENABLED /;"	d
__GPIOA_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOA_RELEASE_RESET /;"	d
__GPIOB_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_CLK_DISABLE /;"	d
__GPIOB_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_CLK_ENABLE /;"	d
__GPIOB_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_CLK_SLEEP_DISABLE /;"	d
__GPIOB_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_CLK_SLEEP_ENABLE /;"	d
__GPIOB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_FORCE_RESET /;"	d
__GPIOB_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_IS_CLK_DISABLED /;"	d
__GPIOB_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_IS_CLK_ENABLED /;"	d
__GPIOB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOB_RELEASE_RESET /;"	d
__GPIOC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_CLK_DISABLE /;"	d
__GPIOC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_CLK_ENABLE /;"	d
__GPIOC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_CLK_SLEEP_DISABLE /;"	d
__GPIOC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_CLK_SLEEP_ENABLE /;"	d
__GPIOC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_FORCE_RESET /;"	d
__GPIOC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_IS_CLK_DISABLED /;"	d
__GPIOC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_IS_CLK_ENABLED /;"	d
__GPIOC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOC_RELEASE_RESET /;"	d
__GPIOD_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_CLK_DISABLE /;"	d
__GPIOD_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_CLK_ENABLE /;"	d
__GPIOD_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_CLK_SLEEP_DISABLE /;"	d
__GPIOD_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_CLK_SLEEP_ENABLE /;"	d
__GPIOD_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_FORCE_RESET /;"	d
__GPIOD_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_IS_CLK_DISABLED /;"	d
__GPIOD_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_IS_CLK_ENABLED /;"	d
__GPIOD_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOD_RELEASE_RESET /;"	d
__GPIOE_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_CLK_DISABLE /;"	d
__GPIOE_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_CLK_ENABLE /;"	d
__GPIOE_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_CLK_SLEEP_DISABLE /;"	d
__GPIOE_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_CLK_SLEEP_ENABLE /;"	d
__GPIOE_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_FORCE_RESET /;"	d
__GPIOE_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_IS_CLK_DISABLED /;"	d
__GPIOE_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_IS_CLK_ENABLED /;"	d
__GPIOE_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOE_RELEASE_RESET /;"	d
__GPIOF_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_CLK_DISABLE /;"	d
__GPIOF_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_CLK_ENABLE /;"	d
__GPIOF_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_CLK_SLEEP_DISABLE /;"	d
__GPIOF_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_CLK_SLEEP_ENABLE /;"	d
__GPIOF_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_FORCE_RESET /;"	d
__GPIOF_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_IS_CLK_DISABLED /;"	d
__GPIOF_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_IS_CLK_ENABLED /;"	d
__GPIOF_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOF_RELEASE_RESET /;"	d
__GPIOG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_CLK_DISABLE /;"	d
__GPIOG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_CLK_ENABLE /;"	d
__GPIOG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_CLK_SLEEP_DISABLE /;"	d
__GPIOG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_CLK_SLEEP_ENABLE /;"	d
__GPIOG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_FORCE_RESET /;"	d
__GPIOG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_IS_CLK_DISABLED /;"	d
__GPIOG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_IS_CLK_ENABLED /;"	d
__GPIOG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOG_RELEASE_RESET /;"	d
__GPIOH_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_CLK_DISABLE /;"	d
__GPIOH_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_CLK_ENABLE /;"	d
__GPIOH_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_CLK_SLEEP_DISABLE /;"	d
__GPIOH_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_CLK_SLEEP_ENABLE /;"	d
__GPIOH_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_FORCE_RESET /;"	d
__GPIOH_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_IS_CLK_DISABLED /;"	d
__GPIOH_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_IS_CLK_ENABLED /;"	d
__GPIOH_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOH_RELEASE_RESET /;"	d
__GPIOI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_CLK_DISABLE /;"	d
__GPIOI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_CLK_ENABLE /;"	d
__GPIOI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_CLK_SLEEP_DISABLE /;"	d
__GPIOI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_CLK_SLEEP_ENABLE /;"	d
__GPIOI_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_FORCE_RESET /;"	d
__GPIOI_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOI_RELEASE_RESET /;"	d
__GPIOJ_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_DISABLE /;"	d
__GPIOJ_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_ENABLE /;"	d
__GPIOJ_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_SLEEP_DISABLE /;"	d
__GPIOJ_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_CLK_SLEEP_ENABLE /;"	d
__GPIOJ_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_FORCE_RESET /;"	d
__GPIOJ_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOJ_RELEASE_RESET /;"	d
__GPIOK_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOK_CLK_DISABLE /;"	d
__GPIOK_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOK_CLK_ENABLE /;"	d
__GPIOK_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOK_CLK_SLEEP_DISABLE /;"	d
__GPIOK_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOK_CLK_SLEEP_ENABLE /;"	d
__GPIOK_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __GPIOK_RELEASE_RESET /;"	d
__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION /;"	d
__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION /;"	d
__HAL_ADC_CALC_DATA_TO_VOLTAGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CALC_DATA_TO_VOLTAGE(/;"	d
__HAL_ADC_CALC_TEMPERATURE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CALC_TEMPERATURE(/;"	d
__HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS(/;"	d
__HAL_ADC_CALC_VREFANALOG_VOLTAGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CALC_VREFANALOG_VOLTAGE(/;"	d
__HAL_ADC_CALFACT_DIFF_GET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CALFACT_DIFF_GET /;"	d
__HAL_ADC_CALFACT_DIFF_SET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CALFACT_DIFF_SET /;"	d
__HAL_ADC_CFGR1_AUTOOFF	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_AUTOOFF /;"	d
__HAL_ADC_CFGR1_AUTOWAIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_AUTOWAIT /;"	d
__HAL_ADC_CFGR1_CONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_CONTINUOUS /;"	d
__HAL_ADC_CFGR1_DMACONTREQ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_DMACONTREQ /;"	d
__HAL_ADC_CFGR1_OVERRUN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_OVERRUN /;"	d
__HAL_ADC_CFGR1_REG_DISCCONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS /;"	d
__HAL_ADC_CFGR1_SCANDIR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR1_SCANDIR /;"	d
__HAL_ADC_CFGR_AUTOWAIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AUTOWAIT /;"	d
__HAL_ADC_CFGR_AWD1CH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AWD1CH /;"	d
__HAL_ADC_CFGR_AWD23CR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_AWD23CR /;"	d
__HAL_ADC_CFGR_CONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_CONTINUOUS /;"	d
__HAL_ADC_CFGR_DISCONTINUOUS_NUM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM /;"	d
__HAL_ADC_CFGR_DMACONTREQ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_DMACONTREQ /;"	d
__HAL_ADC_CFGR_EXTSEL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_EXTSEL /;"	d
__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION /;"	d
__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE /;"	d
__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS /;"	d
__HAL_ADC_CFGR_OVERRUN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_OVERRUN /;"	d
__HAL_ADC_CFGR_REG_DISCCONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS /;"	d
__HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(/;"	d
__HAL_ADC_CHANNEL_TO_DECIMAL_NB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CHANNEL_TO_DECIMAL_NB(/;"	d
__HAL_ADC_CHSELR_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CHSELR_CHANNEL /;"	d
__HAL_ADC_CLEAR_ERRORCODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CLEAR_ERRORCODE /;"	d
__HAL_ADC_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CLEAR_FLAG(/;"	d
__HAL_ADC_CLOCK_PRESCALER_RANGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CLOCK_PRESCALER_RANGE /;"	d
__HAL_ADC_COMMON_ADC_OTHER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_ADC_OTHER /;"	d
__HAL_ADC_COMMON_CCR_MULTI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_CCR_MULTI /;"	d
__HAL_ADC_COMMON_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_COMMON_INSTANCE(/;"	d
__HAL_ADC_COMMON_REGISTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_COMMON_REGISTER /;"	d
__HAL_ADC_CONVCYCLES_MAX_RANGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CONVCYCLES_MAX_RANGE /;"	d
__HAL_ADC_CONVERT_DATA_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_CONVERT_DATA_RESOLUTION(/;"	d
__HAL_ADC_CR1_DISCONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_DISCONTINUOUS /;"	d
__HAL_ADC_CR1_DISCONTINUOUS_NUM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_DISCONTINUOUS_NUM /;"	d
__HAL_ADC_CR1_SCAN	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_SCAN /;"	d
__HAL_ADC_CR1_SCANCONV	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR1_SCANCONV /;"	d
__HAL_ADC_CR2_CONTINUOUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_CONTINUOUS /;"	d
__HAL_ADC_CR2_DMAContReq	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_DMAContReq /;"	d
__HAL_ADC_CR2_EOCSelection	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_CR2_EOCSelection /;"	d
__HAL_ADC_DECIMAL_NB_TO_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_DECIMAL_NB_TO_CHANNEL(/;"	d
__HAL_ADC_DIFSEL_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_DIFSEL_CHANNEL /;"	d
__HAL_ADC_DIGITAL_SCALE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_DIGITAL_SCALE(/;"	d
__HAL_ADC_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_DISABLE_IT(/;"	d
__HAL_ADC_DISABLING_CONDITIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_DISABLING_CONDITIONS /;"	d
__HAL_ADC_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_ENABLE_IT(/;"	d
__HAL_ADC_ENABLING_CONDITIONS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_ENABLING_CONDITIONS /;"	d
__HAL_ADC_GET_CLOCK_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_GET_CLOCK_PRESCALER /;"	d
__HAL_ADC_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_GET_FLAG(/;"	d
__HAL_ADC_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_GET_IT_SOURCE(/;"	d
__HAL_ADC_GET_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_GET_RESOLUTION /;"	d
__HAL_ADC_IS_CHANNEL_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_IS_CHANNEL_INTERNAL(/;"	d
__HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(/;"	d
__HAL_ADC_IS_CONVERSION_ONGOING	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR /;"	d
__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED /;"	d
__HAL_ADC_IS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_ENABLED /;"	d
__HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(/;"	d
__HAL_ADC_IS_SOFTWARE_START_INJECTED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_SOFTWARE_START_INJECTED /;"	d
__HAL_ADC_IS_SOFTWARE_START_REGULAR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_IS_SOFTWARE_START_REGULAR /;"	d
__HAL_ADC_JSQR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR /;"	d
__HAL_ADC_JSQR_JEXTSEL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_JEXTSEL /;"	d
__HAL_ADC_JSQR_JL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_JL /;"	d
__HAL_ADC_JSQR_RK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_RK /;"	d
__HAL_ADC_JSQR_RK_JL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_JSQR_RK_JL /;"	d
__HAL_ADC_MULTIMODE_IS_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_MULTIMODE_IS_ENABLED /;"	d
__HAL_ADC_MULTI_SLAVE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_MULTI_SLAVE /;"	d
__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER /;"	d
__HAL_ADC_OFFSET_SHIFT_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION /;"	d
__HAL_ADC_OFR_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_OFR_CHANNEL /;"	d
__HAL_ADC_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^#define __HAL_ADC_RESET_HANDLE_STATE(/;"	d
__HAL_ADC_SMPR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SMPR1 /;"	d
__HAL_ADC_SMPR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SMPR2 /;"	d
__HAL_ADC_SQR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1 /;"	d
__HAL_ADC_SQR1_L	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1_L /;"	d
__HAL_ADC_SQR1_RK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR1_RK /;"	d
__HAL_ADC_SQR2_RK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR2_RK /;"	d
__HAL_ADC_SQR3_RK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_SQR3_RK /;"	d
__HAL_ADC_TRX_HIGHTHRESHOLD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ADC_TRX_HIGHTHRESHOLD /;"	d
__HAL_CEC_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_CEC_GET_IT /;"	d
__HAL_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_CLEAR_FLAG /;"	d
__HAL_COMP_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_CLEAR_FLAG(/;"	d
__HAL_COMP_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_DISABLE_IT(/;"	d
__HAL_COMP_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_ENABLE_IT(/;"	d
__HAL_COMP_EXTI_FALLING_IT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(/;"	d
__HAL_COMP_EXTI_FALLING_IT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(/;"	d
__HAL_COMP_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_GET_FLAG(/;"	d
__HAL_COMP_EXTI_RISING_IT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_RISING_IT_DISABLE(/;"	d
__HAL_COMP_EXTI_RISING_IT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_EXTI_RISING_IT_ENABLE(/;"	d
__HAL_COMP_GET_EXTI_LINE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_GET_EXTI_LINE /;"	d
__HAL_COMP_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_COMP_GET_FLAG(/;"	d
__HAL_CORTEX_SYSTICKCLK_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_CORTEX_SYSTICKCLK_CONFIG /;"	d
__HAL_CRC_DR_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define __HAL_CRC_DR_RESET(/;"	d
__HAL_CRC_GET_IDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define __HAL_CRC_GET_IDR(/;"	d
__HAL_CRC_INITIALCRCVALUE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define __HAL_CRC_INITIALCRCVALUE_CONFIG(/;"	d
__HAL_CRC_OUTPUTREVERSAL_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define __HAL_CRC_OUTPUTREVERSAL_DISABLE(/;"	d
__HAL_CRC_OUTPUTREVERSAL_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define  __HAL_CRC_OUTPUTREVERSAL_ENABLE(/;"	d
__HAL_CRC_POLYNOMIAL_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc_ex.h	/^#define __HAL_CRC_POLYNOMIAL_CONFIG(/;"	d
__HAL_CRC_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define __HAL_CRC_RESET_HANDLE_STATE(/;"	d
__HAL_CRC_SET_IDR	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^#define __HAL_CRC_SET_IDR(/;"	d
__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT(/;"	d
__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT(/;"	d
__HAL_DBGMCU_FREEZE_IWDG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_IWDG(/;"	d
__HAL_DBGMCU_FREEZE_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_LPTIM1(/;"	d
__HAL_DBGMCU_FREEZE_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_LPTIM2(/;"	d
__HAL_DBGMCU_FREEZE_RTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_RTC(/;"	d
__HAL_DBGMCU_FREEZE_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM1(/;"	d
__HAL_DBGMCU_FREEZE_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM14(/;"	d
__HAL_DBGMCU_FREEZE_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM15(/;"	d
__HAL_DBGMCU_FREEZE_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM16(/;"	d
__HAL_DBGMCU_FREEZE_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM17(/;"	d
__HAL_DBGMCU_FREEZE_TIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM2(/;"	d
__HAL_DBGMCU_FREEZE_TIM3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM3(/;"	d
__HAL_DBGMCU_FREEZE_TIM4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM4(/;"	d
__HAL_DBGMCU_FREEZE_TIM6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM6(/;"	d
__HAL_DBGMCU_FREEZE_TIM7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_TIM7(/;"	d
__HAL_DBGMCU_FREEZE_WWDG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_FREEZE_WWDG(/;"	d
__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT(/;"	d
__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT(/;"	d
__HAL_DBGMCU_UNFREEZE_IWDG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_IWDG(/;"	d
__HAL_DBGMCU_UNFREEZE_LPTIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_LPTIM1(/;"	d
__HAL_DBGMCU_UNFREEZE_LPTIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_LPTIM2(/;"	d
__HAL_DBGMCU_UNFREEZE_RTC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_RTC(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM1	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM1(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM14	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM14(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM15	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM15(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM16	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM16(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM17	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM17(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM2	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM2(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM3	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM3(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM4	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM4(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM6	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM6(/;"	d
__HAL_DBGMCU_UNFREEZE_TIM7	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_TIM7(/;"	d
__HAL_DBGMCU_UNFREEZE_WWDG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_DBGMCU_UNFREEZE_WWDG(/;"	d
__HAL_DHR12R1_ALIGNEMENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_DHR12R1_ALIGNEMENT /;"	d
__HAL_DHR12R2_ALIGNEMENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_DHR12R2_ALIGNEMENT /;"	d
__HAL_DHR12RD_ALIGNEMENT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_DHR12RD_ALIGNEMENT /;"	d
__HAL_DMA_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_CLEAR_FLAG(/;"	d
__HAL_DMA_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_DISABLE(/;"	d
__HAL_DMA_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_DISABLE_IT(/;"	d
__HAL_DMA_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_ENABLE(/;"	d
__HAL_DMA_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_ENABLE_IT(/;"	d
__HAL_DMA_GET_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_COUNTER(/;"	d
__HAL_DMA_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_FLAG(/;"	d
__HAL_DMA_GET_GI_FLAG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_GI_FLAG_INDEX(/;"	d
__HAL_DMA_GET_HT_FLAG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_HT_FLAG_INDEX(/;"	d
__HAL_DMA_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_IT_SOURCE(/;"	d
__HAL_DMA_GET_TC_FLAG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_TC_FLAG_INDEX(/;"	d
__HAL_DMA_GET_TE_FLAG_INDEX	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_GET_TE_FLAG_INDEX(/;"	d
__HAL_DMA_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^#define __HAL_DMA_RESET_HANDLE_STATE(/;"	d
__HAL_ETH_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_CLEAR_FLAG /;"	d
__HAL_ETH_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_DISABLE_IT /;"	d
__HAL_ETH_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_ENABLE_IT /;"	d
__HAL_ETH_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_GET_FLAG /;"	d
__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_FLASH_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_CLEAR_FLAG(/;"	d
__HAL_FLASH_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_DISABLE_IT(/;"	d
__HAL_FLASH_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_ENABLE_IT(/;"	d
__HAL_FLASH_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_GET_FLAG(/;"	d
__HAL_FLASH_GET_LATENCY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_GET_LATENCY(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE(/;"	d
__HAL_FLASH_INSTRUCTION_CACHE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_INSTRUCTION_CACHE_RESET(/;"	d
__HAL_FLASH_PREFETCH_BUFFER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE(/;"	d
__HAL_FLASH_PREFETCH_BUFFER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE(/;"	d
__HAL_FLASH_SET_LATENCY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^#define __HAL_FLASH_SET_LATENCY(/;"	d
__HAL_FMC_BANK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FMC_BANK /;"	d
__HAL_FREEZE_CAN1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_CAN1_DBGMCU /;"	d
__HAL_FREEZE_CAN2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_CAN2_DBGMCU /;"	d
__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU /;"	d
__HAL_FREEZE_IWDG_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define __HAL_FREEZE_IWDG_DBGMCU /;"	d
__HAL_FREEZE_LPTIM1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_LPTIM1_DBGMCU /;"	d
__HAL_FREEZE_LPTIM2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_LPTIM2_DBGMCU /;"	d
__HAL_FREEZE_RTC_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_RTC_DBGMCU /;"	d
__HAL_FREEZE_TIM10_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM10_DBGMCU /;"	d
__HAL_FREEZE_TIM11_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM11_DBGMCU /;"	d
__HAL_FREEZE_TIM12_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM12_DBGMCU /;"	d
__HAL_FREEZE_TIM13_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM13_DBGMCU /;"	d
__HAL_FREEZE_TIM14_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM14_DBGMCU /;"	d
__HAL_FREEZE_TIM15_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM15_DBGMCU /;"	d
__HAL_FREEZE_TIM16_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM16_DBGMCU /;"	d
__HAL_FREEZE_TIM17_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM17_DBGMCU /;"	d
__HAL_FREEZE_TIM1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM1_DBGMCU /;"	d
__HAL_FREEZE_TIM2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM2_DBGMCU /;"	d
__HAL_FREEZE_TIM3_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM3_DBGMCU /;"	d
__HAL_FREEZE_TIM4_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM4_DBGMCU /;"	d
__HAL_FREEZE_TIM5_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM5_DBGMCU /;"	d
__HAL_FREEZE_TIM6_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM6_DBGMCU /;"	d
__HAL_FREEZE_TIM7_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM7_DBGMCU /;"	d
__HAL_FREEZE_TIM8_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM8_DBGMCU /;"	d
__HAL_FREEZE_TIM9_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_FREEZE_TIM9_DBGMCU /;"	d
__HAL_FREEZE_WWDG_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define __HAL_FREEZE_WWDG_DBGMCU /;"	d
__HAL_GET_BOOT_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_GET_BOOT_MODE /;"	d
__HAL_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_GET_FLAG /;"	d
__HAL_GET_PENDING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_GET_PENDING_IT(/;"	d
__HAL_GPIO_EXTI_CLEAR_FALLING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_FALLING_IT(/;"	d
__HAL_GPIO_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_FLAG(/;"	d
__HAL_GPIO_EXTI_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_IT(/;"	d
__HAL_GPIO_EXTI_CLEAR_RISING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_CLEAR_RISING_IT(/;"	d
__HAL_GPIO_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GENERATE_SWIT(/;"	d
__HAL_GPIO_EXTI_GET_FALLING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_FALLING_IT(/;"	d
__HAL_GPIO_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_FLAG(/;"	d
__HAL_GPIO_EXTI_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_IT(/;"	d
__HAL_GPIO_EXTI_GET_RISING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^#define __HAL_GPIO_EXTI_GET_RISING_IT(/;"	d
__HAL_HRTIM_GetClockPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_GetClockPrescaler /;"	d
__HAL_HRTIM_GetCompare	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_GetCompare /;"	d
__HAL_HRTIM_GetCounter	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_GetCounter /;"	d
__HAL_HRTIM_GetPeriod	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_GetPeriod /;"	d
__HAL_HRTIM_SetClockPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_SetClockPrescaler /;"	d
__HAL_HRTIM_SetCompare	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_SetCompare /;"	d
__HAL_HRTIM_SetCounter	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_SetCounter /;"	d
__HAL_HRTIM_SetPeriod	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_HRTIM_SetPeriod /;"	d
__HAL_I2C_10BIT_ADDRESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_ADDRESS /;"	d
__HAL_I2C_10BIT_HEADER_READ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_HEADER_READ /;"	d
__HAL_I2C_10BIT_HEADER_WRITE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_10BIT_HEADER_WRITE /;"	d
__HAL_I2C_7BIT_ADD_READ	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_7BIT_ADD_READ /;"	d
__HAL_I2C_7BIT_ADD_WRITE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_7BIT_ADD_WRITE /;"	d
__HAL_I2C_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_CLEAR_FLAG(/;"	d
__HAL_I2C_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_DISABLE(/;"	d
__HAL_I2C_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_DISABLE_IT(/;"	d
__HAL_I2C_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_ENABLE(/;"	d
__HAL_I2C_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_ENABLE_IT(/;"	d
__HAL_I2C_FREQRANGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_FREQRANGE /;"	d
__HAL_I2C_FREQ_RANGE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_FREQ_RANGE /;"	d
__HAL_I2C_GENERATE_NACK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_GENERATE_NACK(/;"	d
__HAL_I2C_GENERATE_START	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_GENERATE_START /;"	d
__HAL_I2C_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_GET_FLAG(/;"	d
__HAL_I2C_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_GET_IT_SOURCE(/;"	d
__HAL_I2C_MEM_ADD_LSB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_MEM_ADD_LSB /;"	d
__HAL_I2C_MEM_ADD_MSB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_MEM_ADD_MSB /;"	d
__HAL_I2C_RESET_CR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_RESET_CR2 /;"	d
__HAL_I2C_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^#define __HAL_I2C_RESET_HANDLE_STATE(/;"	d
__HAL_I2C_RISE_TIME	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_RISE_TIME /;"	d
__HAL_I2C_SPEED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED /;"	d
__HAL_I2C_SPEED_FAST	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED_FAST /;"	d
__HAL_I2C_SPEED_STANDARD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_I2C_SPEED_STANDARD /;"	d
__HAL_I2S_CLEAR_FREFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define __HAL_I2S_CLEAR_FREFLAG /;"	d
__HAL_IRDA_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_IRDA_GETCLOCKSOURCE /;"	d
__HAL_IRDA_MASK_COMPUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_IRDA_MASK_COMPUTATION /;"	d
__HAL_IWDG_DISABLE_WRITE_ACCESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_IWDG_DISABLE_WRITE_ACCESS /;"	d
__HAL_IWDG_ENABLE_WRITE_ACCESS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_IWDG_ENABLE_WRITE_ACCESS /;"	d
__HAL_LINKDMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __HAL_LINKDMA(/;"	d
__HAL_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __HAL_LOCK(/;"	d
__HAL_LPTIM_DISABLE_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_LPTIM_DISABLE_INTERRUPT /;"	d
__HAL_LPTIM_ENABLE_INTERRUPT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_LPTIM_ENABLE_INTERRUPT /;"	d
__HAL_LPTIM_GET_ITSTATUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_LPTIM_GET_ITSTATUS /;"	d
__HAL_LTDC_LAYER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_LTDC_LAYER /;"	d
__HAL_LTDC_RELOAD_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_LTDC_RELOAD_CONFIG /;"	d
__HAL_PVD_EVENT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EVENT_DISABLE /;"	d
__HAL_PVD_EVENT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EVENT_ENABLE /;"	d
__HAL_PVD_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_CLEAR_FLAG(/;"	d
__HAL_PVD_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_DISABLE_IT(/;"	d
__HAL_PVD_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_ENABLE_IT(/;"	d
__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PVD_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GENERATE_SWIT(/;"	d
__HAL_PVD_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_GET_FLAG(/;"	d
__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PVM_EVENT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EVENT_DISABLE /;"	d
__HAL_PVM_EVENT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EVENT_ENABLE /;"	d
__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PWR_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define __HAL_PWR_CLEAR_FLAG(/;"	d
__HAL_PWR_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h	/^#define __HAL_PWR_GET_FLAG(/;"	d
__HAL_PWR_INTERNALWAKEUP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_INTERNALWAKEUP_DISABLE /;"	d
__HAL_PWR_INTERNALWAKEUP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_INTERNALWAKEUP_ENABLE /;"	d
__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE /;"	d
__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER(/;"	d
__HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_CLEAR_FALLING_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_CLEAR_RISING_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_IT(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_IT(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVD_EXTI_EVENT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_EVENT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT(/;"	d
__HAL_PWR_PVD_EXTI_GET_FALLING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_GET_FALLING_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_GET_RISING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVD_EXTI_GET_RISING_FLAG(/;"	d
__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE /;"	d
__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE /;"	d
__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER /;"	d
__HAL_PWR_PVM_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVM_DISABLE(/;"	d
__HAL_PWR_PVM_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_PVM_ENABLE(/;"	d
__HAL_PWR_PVM_EXTI_CLEAR_FALLING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_CLEAR_FALLING_FLAG(/;"	d
__HAL_PWR_PVM_EXTI_CLEAR_RISING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_CLEAR_RISING_FLAG(/;"	d
__HAL_PWR_PVM_EXTI_DISABLE_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_DISABLE_EVENT(/;"	d
__HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_DISABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_DISABLE_IT(/;"	d
__HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_DISABLE_RISING_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_DISABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_ENABLE_EVENT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_ENABLE_EVENT(/;"	d
__HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_ENABLE_FALLING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_ENABLE_IT(/;"	d
__HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_ENABLE_RISING_FALLING_EDGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_ENABLE_RISING_FALLING_EDGE(/;"	d
__HAL_PWR_PVM_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_GENERATE_SWIT(/;"	d
__HAL_PWR_PVM_EXTI_GET_FALLING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_GET_FALLING_FLAG(/;"	d
__HAL_PWR_PVM_EXTI_GET_RISING_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^#define __HAL_PWR_PVM_EXTI_GET_RISING_FLAG(/;"	d
__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE /;"	d
__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE /;"	d
__HAL_PWR_VDDIO2_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_DISABLE /;"	d
__HAL_PWR_VDDIO2_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_ENABLE /;"	d
__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER /;"	d
__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_PWR_VDDUSB_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDUSB_DISABLE /;"	d
__HAL_PWR_VDDUSB_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_PWR_VDDUSB_ENABLE /;"	d
__HAL_RCC_ADC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_CLK_DISABLE(/;"	d
__HAL_RCC_ADC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_CLK_ENABLE(/;"	d
__HAL_RCC_ADC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_ADC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_ADC_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_ADC_CONFIG(/;"	d
__HAL_RCC_ADC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_FORCE_RESET(/;"	d
__HAL_RCC_ADC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_IS_CLK_DISABLED(/;"	d
__HAL_RCC_ADC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_IS_CLK_ENABLED(/;"	d
__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_ADC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ADC_RELEASE_RESET(/;"	d
__HAL_RCC_AES_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_CLK_DISABLE(/;"	d
__HAL_RCC_AES_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_CLK_ENABLE(/;"	d
__HAL_RCC_AES_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_AES_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_AES_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_FORCE_RESET(/;"	d
__HAL_RCC_AES_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_IS_CLK_DISABLED(/;"	d
__HAL_RCC_AES_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_IS_CLK_ENABLED(/;"	d
__HAL_RCC_AES_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_AES_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_AES_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AES_RELEASE_RESET(/;"	d
__HAL_RCC_AHB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AHB_FORCE_RESET(/;"	d
__HAL_RCC_AHB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_AHB_RELEASE_RESET(/;"	d
__HAL_RCC_APB1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_APB1_FORCE_RESET(/;"	d
__HAL_RCC_APB1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_APB1_RELEASE_RESET(/;"	d
__HAL_RCC_APB2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_APB2_FORCE_RESET(/;"	d
__HAL_RCC_APB2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_APB2_RELEASE_RESET(/;"	d
__HAL_RCC_BACKUPRESET_FORCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_BACKUPRESET_FORCE(/;"	d
__HAL_RCC_BACKUPRESET_RELEASE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_BACKUPRESET_RELEASE(/;"	d
__HAL_RCC_CEC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_CLK_DISABLE(/;"	d
__HAL_RCC_CEC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_CLK_ENABLE(/;"	d
__HAL_RCC_CEC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CEC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CEC_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CEC_CONFIG(/;"	d
__HAL_RCC_CEC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_FORCE_RESET(/;"	d
__HAL_RCC_CEC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_IS_CLK_DISABLED(/;"	d
__HAL_RCC_CEC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_IS_CLK_ENABLED(/;"	d
__HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_CEC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CEC_RELEASE_RESET(/;"	d
__HAL_RCC_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CLEAR_IT(/;"	d
__HAL_RCC_CLEAR_RESET_FLAGS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CLEAR_RESET_FLAGS(/;"	d
__HAL_RCC_CRC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_DISABLE(/;"	d
__HAL_RCC_CRC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_ENABLE(/;"	d
__HAL_RCC_CRC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CRC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CRC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_FORCE_RESET(/;"	d
__HAL_RCC_CRC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_IS_CLK_DISABLED(/;"	d
__HAL_RCC_CRC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_IS_CLK_ENABLED(/;"	d
__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_CRC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRC_RELEASE_RESET(/;"	d
__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE(/;"	d
__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE(/;"	d
__HAL_RCC_CRS_CALCULATE_RELOADVALUE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE /;"	d
__HAL_RCC_CRS_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_CLEAR_FLAG(/;"	d
__HAL_RCC_CRS_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_CLEAR_IT(/;"	d
__HAL_RCC_CRS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_CLK_DISABLE(/;"	d
__HAL_RCC_CRS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_CLK_ENABLE(/;"	d
__HAL_RCC_CRS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_CRS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB /;"	d
__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER /;"	d
__HAL_RCC_CRS_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_DISABLE_IT(/;"	d
__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB /;"	d
__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER /;"	d
__HAL_RCC_CRS_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_ENABLE_IT(/;"	d
__HAL_RCC_CRS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_FORCE_RESET(/;"	d
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE(/;"	d
__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE(/;"	d
__HAL_RCC_CRS_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_GET_FLAG(/;"	d
__HAL_RCC_CRS_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_GET_IT_SOURCE(/;"	d
__HAL_RCC_CRS_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_IS_CLK_DISABLED(/;"	d
__HAL_RCC_CRS_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_IS_CLK_ENABLED(/;"	d
__HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_CRS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_CRS_RELEASE_RESET(/;"	d
__HAL_RCC_CRS_RELOADVALUE_CALCULATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(/;"	d
__HAL_RCC_CRYP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_CLK_DISABLE /;"	d
__HAL_RCC_CRYP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_CLK_ENABLE /;"	d
__HAL_RCC_CRYP_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_CRYP_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_CRYP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_FORCE_RESET /;"	d
__HAL_RCC_CRYP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_CRYP_RELEASE_RESET /;"	d
__HAL_RCC_DAC1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_CLK_DISABLE(/;"	d
__HAL_RCC_DAC1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_CLK_ENABLE(/;"	d
__HAL_RCC_DAC1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DAC1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DAC1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_FORCE_RESET(/;"	d
__HAL_RCC_DAC1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_DAC1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_DAC1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DAC1_RELEASE_RESET(/;"	d
__HAL_RCC_DBGMCU_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_CLK_DISABLE(/;"	d
__HAL_RCC_DBGMCU_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_CLK_ENABLE(/;"	d
__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DBGMCU_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_FORCE_RESET(/;"	d
__HAL_RCC_DBGMCU_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_IS_CLK_DISABLED(/;"	d
__HAL_RCC_DBGMCU_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_IS_CLK_ENABLED(/;"	d
__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_DBGMCU_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DBGMCU_RELEASE_RESET(/;"	d
__HAL_RCC_DFSDM_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_CLK_DISABLE /;"	d
__HAL_RCC_DFSDM_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_CLK_ENABLE /;"	d
__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_DFSDM_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_CONFIG /;"	d
__HAL_RCC_DFSDM_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_FORCE_RESET /;"	d
__HAL_RCC_DFSDM_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_IS_CLK_DISABLED /;"	d
__HAL_RCC_DFSDM_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_IS_CLK_ENABLED /;"	d
__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED /;"	d
__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED /;"	d
__HAL_RCC_DFSDM_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_DFSDM_RELEASE_RESET /;"	d
__HAL_RCC_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DISABLE_IT(/;"	d
__HAL_RCC_DMA1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_DISABLE(/;"	d
__HAL_RCC_DMA1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_ENABLE(/;"	d
__HAL_RCC_DMA1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DMA1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DMA1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_FORCE_RESET(/;"	d
__HAL_RCC_DMA1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_DMA1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_DMA1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA1_RELEASE_RESET(/;"	d
__HAL_RCC_DMA2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_DISABLE(/;"	d
__HAL_RCC_DMA2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_ENABLE(/;"	d
__HAL_RCC_DMA2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_DMA2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_DMA2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_FORCE_RESET(/;"	d
__HAL_RCC_DMA2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_DMA2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_DMA2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_DMA2_RELEASE_RESET(/;"	d
__HAL_RCC_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_ENABLE_IT(/;"	d
__HAL_RCC_FDCAN_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_CLK_DISABLE(/;"	d
__HAL_RCC_FDCAN_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_CLK_ENABLE(/;"	d
__HAL_RCC_FDCAN_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FDCAN_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_FDCAN_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_FDCAN_CONFIG(/;"	d
__HAL_RCC_FDCAN_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_FORCE_RESET(/;"	d
__HAL_RCC_FDCAN_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_IS_CLK_DISABLED(/;"	d
__HAL_RCC_FDCAN_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_IS_CLK_ENABLED(/;"	d
__HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_FDCAN_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FDCAN_RELEASE_RESET(/;"	d
__HAL_RCC_FLASH_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_CLK_DISABLE(/;"	d
__HAL_RCC_FLASH_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_CLK_ENABLE(/;"	d
__HAL_RCC_FLASH_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_FLASH_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_FLASH_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_FORCE_RESET(/;"	d
__HAL_RCC_FLASH_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_IS_CLK_DISABLED(/;"	d
__HAL_RCC_FLASH_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_IS_CLK_ENABLED(/;"	d
__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_FLASH_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_FLASH_RELEASE_RESET(/;"	d
__HAL_RCC_GET_ADC_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_ADC_SOURCE(/;"	d
__HAL_RCC_GET_CEC_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_CEC_SOURCE(/;"	d
__HAL_RCC_GET_DFSDM_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_GET_DFSDM_SOURCE /;"	d
__HAL_RCC_GET_FDCAN_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_FDCAN_SOURCE(/;"	d
__HAL_RCC_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GET_FLAG(/;"	d
__HAL_RCC_GET_I2C1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2C1_SOURCE(/;"	d
__HAL_RCC_GET_I2C2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2C2_SOURCE(/;"	d
__HAL_RCC_GET_I2S1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2S1_SOURCE(/;"	d
__HAL_RCC_GET_I2S2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_I2S2_SOURCE(/;"	d
__HAL_RCC_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GET_IT(/;"	d
__HAL_RCC_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_GET_IT_SOURCE /;"	d
__HAL_RCC_GET_LPTIM1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_LPTIM1_SOURCE(/;"	d
__HAL_RCC_GET_LPTIM2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_LPTIM2_SOURCE(/;"	d
__HAL_RCC_GET_LPUART1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_LPUART1_SOURCE(/;"	d
__HAL_RCC_GET_LPUART2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_LPUART2_SOURCE(/;"	d
__HAL_RCC_GET_PLLCLKOUT_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(/;"	d
__HAL_RCC_GET_PLL_OSCSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GET_PLL_OSCSOURCE(/;"	d
__HAL_RCC_GET_RNG_DIV	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_RNG_DIV(/;"	d
__HAL_RCC_GET_RNG_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_RNG_SOURCE(/;"	d
__HAL_RCC_GET_RTC_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define  __HAL_RCC_GET_RTC_SOURCE(/;"	d
__HAL_RCC_GET_SDIO_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_GET_SDIO_SOURCE /;"	d
__HAL_RCC_GET_SDMMC1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_GET_SDMMC1_SOURCE /;"	d
__HAL_RCC_GET_SYSCLK_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GET_SYSCLK_SOURCE(/;"	d
__HAL_RCC_GET_TIM15_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_TIM15_SOURCE(/;"	d
__HAL_RCC_GET_TIM1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_TIM1_SOURCE(/;"	d
__HAL_RCC_GET_USART1_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_USART1_SOURCE(/;"	d
__HAL_RCC_GET_USART2_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_USART2_SOURCE(/;"	d
__HAL_RCC_GET_USART3_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_USART3_SOURCE(/;"	d
__HAL_RCC_GET_USB_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_GET_USB_SOURCE(/;"	d
__HAL_RCC_GPIOA_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOA_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOA_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_FORCE_RESET(/;"	d
__HAL_RCC_GPIOA_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOA_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOA_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOA_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOB_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOB_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_FORCE_RESET(/;"	d
__HAL_RCC_GPIOB_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOB_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOB_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_FORCE_RESET(/;"	d
__HAL_RCC_GPIOC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOC_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOD_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOD_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOD_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_FORCE_RESET(/;"	d
__HAL_RCC_GPIOD_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOD_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOD_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOD_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOE_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOE_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOE_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_FORCE_RESET(/;"	d
__HAL_RCC_GPIOE_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOE_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOE_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOE_RELEASE_RESET(/;"	d
__HAL_RCC_GPIOF_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_CLK_DISABLE(/;"	d
__HAL_RCC_GPIOF_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_CLK_ENABLE(/;"	d
__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_GPIOF_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_FORCE_RESET(/;"	d
__HAL_RCC_GPIOF_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_IS_CLK_DISABLED(/;"	d
__HAL_RCC_GPIOF_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_IS_CLK_ENABLED(/;"	d
__HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_GPIOF_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_GPIOF_RELEASE_RESET(/;"	d
__HAL_RCC_HSE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSE_CONFIG(/;"	d
__HAL_RCC_HSI48_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI48_DISABLE(/;"	d
__HAL_RCC_HSI48_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI48_ENABLE(/;"	d
__HAL_RCC_HSISTOP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSISTOP_DISABLE(/;"	d
__HAL_RCC_HSISTOP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSISTOP_ENABLE(/;"	d
__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(/;"	d
__HAL_RCC_HSI_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI_CONFIG(/;"	d
__HAL_RCC_HSI_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI_DISABLE(/;"	d
__HAL_RCC_HSI_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_HSI_ENABLE(/;"	d
__HAL_RCC_I2C1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_DISABLE(/;"	d
__HAL_RCC_I2C1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_ENABLE(/;"	d
__HAL_RCC_I2C1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2C1_CONFIG(/;"	d
__HAL_RCC_I2C1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_FORCE_RESET(/;"	d
__HAL_RCC_I2C1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_I2C1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_I2C1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C1_RELEASE_RESET(/;"	d
__HAL_RCC_I2C2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_DISABLE(/;"	d
__HAL_RCC_I2C2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_ENABLE(/;"	d
__HAL_RCC_I2C2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2C2_CONFIG(/;"	d
__HAL_RCC_I2C2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_FORCE_RESET(/;"	d
__HAL_RCC_I2C2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_I2C2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_I2C2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C2_RELEASE_RESET(/;"	d
__HAL_RCC_I2C3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_DISABLE(/;"	d
__HAL_RCC_I2C3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_ENABLE(/;"	d
__HAL_RCC_I2C3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_I2C3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_I2C3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_FORCE_RESET(/;"	d
__HAL_RCC_I2C3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_IS_CLK_DISABLED(/;"	d
__HAL_RCC_I2C3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_IS_CLK_ENABLED(/;"	d
__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_I2C3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_I2C3_RELEASE_RESET(/;"	d
__HAL_RCC_I2S1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2S1_CONFIG(/;"	d
__HAL_RCC_I2S2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_I2S2_CONFIG(/;"	d
__HAL_RCC_I2SCLK	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_I2SCLK /;"	d
__HAL_RCC_I2SCLK_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_I2SCLK_CONFIG /;"	d
__HAL_RCC_IOP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_IOP_FORCE_RESET(/;"	d
__HAL_RCC_IOP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_IOP_RELEASE_RESET(/;"	d
__HAL_RCC_JPEG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_CLK_DISABLE /;"	d
__HAL_RCC_JPEG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_CLK_ENABLE /;"	d
__HAL_RCC_JPEG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_JPEG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_JPEG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_FORCE_RESET /;"	d
__HAL_RCC_JPEG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_JPEG_RELEASE_RESET /;"	d
__HAL_RCC_LPTIM1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_CLK_DISABLE(/;"	d
__HAL_RCC_LPTIM1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_CLK_ENABLE(/;"	d
__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_LPTIM1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_LPTIM1_CONFIG(/;"	d
__HAL_RCC_LPTIM1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_FORCE_RESET(/;"	d
__HAL_RCC_LPTIM1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_LPTIM1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_LPTIM1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM1_RELEASE_RESET(/;"	d
__HAL_RCC_LPTIM2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_CLK_DISABLE(/;"	d
__HAL_RCC_LPTIM2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_CLK_ENABLE(/;"	d
__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_LPTIM2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_LPTIM2_CONFIG(/;"	d
__HAL_RCC_LPTIM2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_FORCE_RESET(/;"	d
__HAL_RCC_LPTIM2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_LPTIM2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_LPTIM2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPTIM2_RELEASE_RESET(/;"	d
__HAL_RCC_LPUART1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_CLK_DISABLE(/;"	d
__HAL_RCC_LPUART1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_CLK_ENABLE(/;"	d
__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_LPUART1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_LPUART1_CONFIG(/;"	d
__HAL_RCC_LPUART1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_FORCE_RESET(/;"	d
__HAL_RCC_LPUART1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_LPUART1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_LPUART1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART1_RELEASE_RESET(/;"	d
__HAL_RCC_LPUART2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_CLK_DISABLE(/;"	d
__HAL_RCC_LPUART2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_CLK_ENABLE(/;"	d
__HAL_RCC_LPUART2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_LPUART2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_LPUART2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_LPUART2_CONFIG(/;"	d
__HAL_RCC_LPUART2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_FORCE_RESET(/;"	d
__HAL_RCC_LPUART2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_LPUART2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_LPUART2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_LPUART2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_LPUART2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LPUART2_RELEASE_RESET(/;"	d
__HAL_RCC_LSEDRIVE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LSEDRIVE_CONFIG(/;"	d
__HAL_RCC_LSE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LSE_CONFIG(/;"	d
__HAL_RCC_LSI_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LSI_DISABLE(/;"	d
__HAL_RCC_LSI_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_LSI_ENABLE(/;"	d
__HAL_RCC_MCO1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_MCO1_CONFIG(/;"	d
__HAL_RCC_MCO2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_MCO2_CONFIG(/;"	d
__HAL_RCC_MCO_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_MCO_CONFIG /;"	d
__HAL_RCC_OTGFS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGFS_FORCE_RESET /;"	d
__HAL_RCC_OTGFS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGFS_RELEASE_RESET /;"	d
__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED /;"	d
__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED /;"	d
__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_OTGHS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_FORCE_RESET /;"	d
__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED /;"	d
__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED /;"	d
__HAL_RCC_OTGHS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_OTGHS_RELEASE_RESET /;"	d
__HAL_RCC_PLLCLKOUT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLLCLKOUT_DISABLE(/;"	d
__HAL_RCC_PLLCLKOUT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLLCLKOUT_ENABLE(/;"	d
__HAL_RCC_PLL_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLL_CONFIG(/;"	d
__HAL_RCC_PLL_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLL_DISABLE(/;"	d
__HAL_RCC_PLL_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLL_ENABLE(/;"	d
__HAL_RCC_PLL_PLLM_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLL_PLLM_CONFIG(/;"	d
__HAL_RCC_PLL_PLLSOURCE_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(/;"	d
__HAL_RCC_PWR_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_DISABLE(/;"	d
__HAL_RCC_PWR_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_ENABLE(/;"	d
__HAL_RCC_PWR_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_PWR_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_PWR_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_FORCE_RESET(/;"	d
__HAL_RCC_PWR_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_IS_CLK_DISABLED(/;"	d
__HAL_RCC_PWR_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_IS_CLK_ENABLED(/;"	d
__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_PWR_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_PWR_RELEASE_RESET(/;"	d
__HAL_RCC_QSPI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_CLK_DISABLE /;"	d
__HAL_RCC_QSPI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_CLK_ENABLE /;"	d
__HAL_RCC_QSPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_QSPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_QSPI_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_FORCE_RESET /;"	d
__HAL_RCC_QSPI_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_IS_CLK_DISABLED /;"	d
__HAL_RCC_QSPI_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_IS_CLK_ENABLED /;"	d
__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED /;"	d
__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED /;"	d
__HAL_RCC_QSPI_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_QSPI_RELEASE_RESET /;"	d
__HAL_RCC_RNGDIV_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_RNGDIV_CONFIG(/;"	d
__HAL_RCC_RNG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_DISABLE(/;"	d
__HAL_RCC_RNG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_ENABLE(/;"	d
__HAL_RCC_RNG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_RNG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_RNG_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_RNG_CONFIG(/;"	d
__HAL_RCC_RNG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_FORCE_RESET(/;"	d
__HAL_RCC_RNG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_IS_CLK_DISABLED(/;"	d
__HAL_RCC_RNG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_IS_CLK_ENABLED(/;"	d
__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_RNG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RNG_RELEASE_RESET(/;"	d
__HAL_RCC_RTCAPB_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_CLK_DISABLE(/;"	d
__HAL_RCC_RTCAPB_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_CLK_ENABLE(/;"	d
__HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_RTCAPB_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED(/;"	d
__HAL_RCC_RTCAPB_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED(/;"	d
__HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_RTC_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTC_CONFIG(/;"	d
__HAL_RCC_RTC_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTC_DISABLE(/;"	d
__HAL_RCC_RTC_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_RTC_ENABLE(/;"	d
__HAL_RCC_SDIO_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_CLK_DISABLE /;"	d
__HAL_RCC_SDIO_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_CLK_ENABLE /;"	d
__HAL_RCC_SDIO_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_SDIO_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_SDIO_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_CONFIG /;"	d
__HAL_RCC_SDIO_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_FORCE_RESET /;"	d
__HAL_RCC_SDIO_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_IS_CLK_DISABLED /;"	d
__HAL_RCC_SDIO_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_IS_CLK_ENABLED /;"	d
__HAL_RCC_SDIO_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDIO_RELEASE_RESET /;"	d
__HAL_RCC_SDMMC1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_CLK_DISABLE /;"	d
__HAL_RCC_SDMMC1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_CLK_ENABLE /;"	d
__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_SDMMC1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_CONFIG /;"	d
__HAL_RCC_SDMMC1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_FORCE_RESET /;"	d
__HAL_RCC_SDMMC1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED /;"	d
__HAL_RCC_SDMMC1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED /;"	d
__HAL_RCC_SDMMC1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_SDMMC1_RELEASE_RESET /;"	d
__HAL_RCC_SPI1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_DISABLE(/;"	d
__HAL_RCC_SPI1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_ENABLE(/;"	d
__HAL_RCC_SPI1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_FORCE_RESET(/;"	d
__HAL_RCC_SPI1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_SPI1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_SPI1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI1_RELEASE_RESET(/;"	d
__HAL_RCC_SPI2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_DISABLE(/;"	d
__HAL_RCC_SPI2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_ENABLE(/;"	d
__HAL_RCC_SPI2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_FORCE_RESET(/;"	d
__HAL_RCC_SPI2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_SPI2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_SPI2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI2_RELEASE_RESET(/;"	d
__HAL_RCC_SPI3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_DISABLE(/;"	d
__HAL_RCC_SPI3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_ENABLE(/;"	d
__HAL_RCC_SPI3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SPI3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SPI3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_FORCE_RESET(/;"	d
__HAL_RCC_SPI3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_IS_CLK_DISABLED(/;"	d
__HAL_RCC_SPI3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_IS_CLK_ENABLED(/;"	d
__HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_SPI3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SPI3_RELEASE_RESET(/;"	d
__HAL_RCC_SRAM_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SRAM_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SRAM_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SRAM_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_SYSCFG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_DISABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_ENABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_SYSCFG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_FORCE_RESET(/;"	d
__HAL_RCC_SYSCFG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED(/;"	d
__HAL_RCC_SYSCFG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED(/;"	d
__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_SYSCFG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCFG_RELEASE_RESET(/;"	d
__HAL_RCC_SYSCLK_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_SYSCLK_CONFIG(/;"	d
__HAL_RCC_TIM14_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_CLK_DISABLE(/;"	d
__HAL_RCC_TIM14_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_CLK_ENABLE(/;"	d
__HAL_RCC_TIM14_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM14_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM14_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_FORCE_RESET(/;"	d
__HAL_RCC_TIM14_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM14_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM14_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM14_RELEASE_RESET(/;"	d
__HAL_RCC_TIM15_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_CLK_DISABLE(/;"	d
__HAL_RCC_TIM15_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_CLK_ENABLE(/;"	d
__HAL_RCC_TIM15_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM15_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM15_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM15_CONFIG(/;"	d
__HAL_RCC_TIM15_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_FORCE_RESET(/;"	d
__HAL_RCC_TIM15_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM15_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM15_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM15_RELEASE_RESET(/;"	d
__HAL_RCC_TIM16_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_CLK_DISABLE(/;"	d
__HAL_RCC_TIM16_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_CLK_ENABLE(/;"	d
__HAL_RCC_TIM16_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM16_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM16_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_FORCE_RESET(/;"	d
__HAL_RCC_TIM16_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM16_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM16_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM16_RELEASE_RESET(/;"	d
__HAL_RCC_TIM17_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_CLK_DISABLE(/;"	d
__HAL_RCC_TIM17_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_CLK_ENABLE(/;"	d
__HAL_RCC_TIM17_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM17_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM17_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_FORCE_RESET(/;"	d
__HAL_RCC_TIM17_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM17_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM17_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM17_RELEASE_RESET(/;"	d
__HAL_RCC_TIM1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_DISABLE(/;"	d
__HAL_RCC_TIM1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_ENABLE(/;"	d
__HAL_RCC_TIM1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_TIM1_CONFIG(/;"	d
__HAL_RCC_TIM1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_FORCE_RESET(/;"	d
__HAL_RCC_TIM1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM1_RELEASE_RESET(/;"	d
__HAL_RCC_TIM2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_DISABLE(/;"	d
__HAL_RCC_TIM2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_ENABLE(/;"	d
__HAL_RCC_TIM2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_FORCE_RESET(/;"	d
__HAL_RCC_TIM2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM2_RELEASE_RESET(/;"	d
__HAL_RCC_TIM3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_DISABLE(/;"	d
__HAL_RCC_TIM3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_ENABLE(/;"	d
__HAL_RCC_TIM3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_FORCE_RESET(/;"	d
__HAL_RCC_TIM3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM3_RELEASE_RESET(/;"	d
__HAL_RCC_TIM4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_DISABLE(/;"	d
__HAL_RCC_TIM4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_ENABLE(/;"	d
__HAL_RCC_TIM4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_FORCE_RESET(/;"	d
__HAL_RCC_TIM4_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM4_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM4_RELEASE_RESET(/;"	d
__HAL_RCC_TIM6_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_CLK_DISABLE(/;"	d
__HAL_RCC_TIM6_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_CLK_ENABLE(/;"	d
__HAL_RCC_TIM6_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM6_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM6_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_FORCE_RESET(/;"	d
__HAL_RCC_TIM6_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM6_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM6_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM6_RELEASE_RESET(/;"	d
__HAL_RCC_TIM7_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_CLK_DISABLE(/;"	d
__HAL_RCC_TIM7_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_CLK_ENABLE(/;"	d
__HAL_RCC_TIM7_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_TIM7_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_TIM7_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_FORCE_RESET(/;"	d
__HAL_RCC_TIM7_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_IS_CLK_DISABLED(/;"	d
__HAL_RCC_TIM7_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_IS_CLK_ENABLED(/;"	d
__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_TIM7_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_TIM7_RELEASE_RESET(/;"	d
__HAL_RCC_UCPD1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_CLK_DISABLE(/;"	d
__HAL_RCC_UCPD1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_CLK_ENABLE(/;"	d
__HAL_RCC_UCPD1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UCPD1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UCPD1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_FORCE_RESET(/;"	d
__HAL_RCC_UCPD1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_UCPD1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_UCPD1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_UCPD1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_UCPD1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD1_RELEASE_RESET(/;"	d
__HAL_RCC_UCPD2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_CLK_DISABLE(/;"	d
__HAL_RCC_UCPD2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_CLK_ENABLE(/;"	d
__HAL_RCC_UCPD2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_UCPD2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_UCPD2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_FORCE_RESET(/;"	d
__HAL_RCC_UCPD2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_UCPD2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_UCPD2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_UCPD2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_UCPD2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_UCPD2_RELEASE_RESET(/;"	d
__HAL_RCC_USART1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_DISABLE(/;"	d
__HAL_RCC_USART1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_ENABLE(/;"	d
__HAL_RCC_USART1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART1_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART1_CONFIG(/;"	d
__HAL_RCC_USART1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_FORCE_RESET(/;"	d
__HAL_RCC_USART1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART1_RELEASE_RESET(/;"	d
__HAL_RCC_USART2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_DISABLE(/;"	d
__HAL_RCC_USART2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_ENABLE(/;"	d
__HAL_RCC_USART2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART2_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART2_CONFIG(/;"	d
__HAL_RCC_USART2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_FORCE_RESET(/;"	d
__HAL_RCC_USART2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART2_RELEASE_RESET(/;"	d
__HAL_RCC_USART3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_CLK_DISABLE(/;"	d
__HAL_RCC_USART3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_CLK_ENABLE(/;"	d
__HAL_RCC_USART3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART3_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_USART3_CONFIG(/;"	d
__HAL_RCC_USART3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_FORCE_RESET(/;"	d
__HAL_RCC_USART3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART3_RELEASE_RESET(/;"	d
__HAL_RCC_USART4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_CLK_DISABLE(/;"	d
__HAL_RCC_USART4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_CLK_ENABLE(/;"	d
__HAL_RCC_USART4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_FORCE_RESET(/;"	d
__HAL_RCC_USART4_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART4_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART4_RELEASE_RESET(/;"	d
__HAL_RCC_USART5_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_CLK_DISABLE(/;"	d
__HAL_RCC_USART5_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_CLK_ENABLE(/;"	d
__HAL_RCC_USART5_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART5_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART5_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_FORCE_RESET(/;"	d
__HAL_RCC_USART5_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART5_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART5_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART5_RELEASE_RESET(/;"	d
__HAL_RCC_USART6_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_DISABLE(/;"	d
__HAL_RCC_USART6_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_ENABLE(/;"	d
__HAL_RCC_USART6_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USART6_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USART6_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_FORCE_RESET(/;"	d
__HAL_RCC_USART6_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USART6_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USART6_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USART6_RELEASE_RESET(/;"	d
__HAL_RCC_USB_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_CLK_DISABLE(/;"	d
__HAL_RCC_USB_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_CLK_ENABLE(/;"	d
__HAL_RCC_USB_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_CONFIG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^#define __HAL_RCC_USB_CONFIG(/;"	d
__HAL_RCC_USB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_FORCE_RESET(/;"	d
__HAL_RCC_USB_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_IS_CLK_DISABLED(/;"	d
__HAL_RCC_USB_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_IS_CLK_ENABLED(/;"	d
__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_OTG_FS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_FORCE_RESET(/;"	d
__HAL_RCC_USB_OTG_FS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET(/;"	d
__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_FORCE_RESET(/;"	d
__HAL_RCC_USB_OTG_HS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_USB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_USB_RELEASE_RESET(/;"	d
__HAL_RCC_WWDG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_CLK_DISABLE /;"	d
__HAL_RCC_WWDG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_CLK_ENABLE /;"	d
__HAL_RCC_WWDG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_ENABLE(/;"	d
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE /;"	d
__HAL_RCC_WWDG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE(/;"	d
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE /;"	d
__HAL_RCC_WWDG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE(/;"	d
__HAL_RCC_WWDG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_FORCE_RESET /;"	d
__HAL_RCC_WWDG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_RCC_WWDG_IS_CLK_DISABLED /;"	d
__HAL_RCC_WWDG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_IS_CLK_DISABLED(/;"	d
__HAL_RCC_WWDG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_RCC_WWDG_IS_CLK_ENABLED /;"	d
__HAL_RCC_WWDG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_IS_CLK_ENABLED(/;"	d
__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED(/;"	d
__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED(/;"	d
__HAL_RCC_WWDG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RCC_WWDG_RELEASE_RESET /;"	d
__HAL_REMAPDMA_CHANNEL_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPDMA_CHANNEL_DISABLE /;"	d
__HAL_REMAPDMA_CHANNEL_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPDMA_CHANNEL_ENABLE /;"	d
__HAL_REMAPMEMORY_FLASH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FLASH /;"	d
__HAL_REMAPMEMORY_FMC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FMC /;"	d
__HAL_REMAPMEMORY_FMC_SDRAM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FMC_SDRAM /;"	d
__HAL_REMAPMEMORY_FSMC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_FSMC /;"	d
__HAL_REMAPMEMORY_QUADSPI	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_QUADSPI /;"	d
__HAL_REMAPMEMORY_SRAM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_SRAM /;"	d
__HAL_REMAPMEMORY_SYSTEMFLASH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_REMAPMEMORY_SYSTEMFLASH /;"	d
__HAL_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __HAL_RESET_HANDLE_STATE(/;"	d
__HAL_RTC_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_DISABLE_IT /;"	d
__HAL_RTC_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_ENABLE_IT /;"	d
__HAL_RTC_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_CLEAR_FLAG(/;"	d
__HAL_RTC_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_DISABLE_IT(/;"	d
__HAL_RTC_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_ENABLE_IT(/;"	d
__HAL_RTC_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_GENERATE_SWIT(/;"	d
__HAL_RTC_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_RTC_EXTI_GET_FLAG(/;"	d
__HAL_SD_SDIO_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_CLEAR_FLAG /;"	d
__HAL_SD_SDIO_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_CLEAR_IT /;"	d
__HAL_SD_SDIO_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_DISABLE /;"	d
__HAL_SD_SDIO_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_DISABLE_IT /;"	d
__HAL_SD_SDIO_DMA_DISABL	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_DMA_DISABL /;"	d
__HAL_SD_SDIO_DMA_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_DMA_ENABLE /;"	d
__HAL_SD_SDIO_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_ENABLE /;"	d
__HAL_SD_SDIO_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_ENABLE_IT /;"	d
__HAL_SD_SDIO_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_GET_FLAG /;"	d
__HAL_SD_SDIO_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDIO_GET_IT /;"	d
__HAL_SD_SDMMC_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_CLEAR_FLAG /;"	d
__HAL_SD_SDMMC_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_CLEAR_IT /;"	d
__HAL_SD_SDMMC_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_DISABLE /;"	d
__HAL_SD_SDMMC_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_DISABLE_IT /;"	d
__HAL_SD_SDMMC_DMA_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_DMA_DISABLE /;"	d
__HAL_SD_SDMMC_DMA_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_DMA_ENABLE /;"	d
__HAL_SD_SDMMC_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_ENABLE /;"	d
__HAL_SD_SDMMC_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_ENABLE_IT /;"	d
__HAL_SD_SDMMC_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_GET_FLAG /;"	d
__HAL_SD_SDMMC_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define  __HAL_SD_SDMMC_GET_IT /;"	d
__HAL_SMARTCARD_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMARTCARD_GETCLOCKSOURCE /;"	d
__HAL_SMBUS_GENERATE_START	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GENERATE_START /;"	d
__HAL_SMBUS_GET_ADDR_MATCH	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_ADDR_MATCH /;"	d
__HAL_SMBUS_GET_ALERT_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_ALERT_ENABLED /;"	d
__HAL_SMBUS_GET_DIR	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_DIR /;"	d
__HAL_SMBUS_GET_PEC_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_PEC_MODE /;"	d
__HAL_SMBUS_GET_STOP_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_GET_STOP_MODE /;"	d
__HAL_SMBUS_RESET_CR1	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_RESET_CR1 /;"	d
__HAL_SMBUS_RESET_CR2	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SMBUS_RESET_CR2 /;"	d
__HAL_SPI_1LINE_RX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SPI_1LINE_RX /;"	d
__HAL_SPI_1LINE_TX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SPI_1LINE_TX /;"	d
__HAL_SPI_CLEAR_CRCERRFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_CRCERRFLAG(/;"	d
__HAL_SPI_CLEAR_FREFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_FREFLAG(/;"	d
__HAL_SPI_CLEAR_MODFFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_MODFFLAG(/;"	d
__HAL_SPI_CLEAR_OVRFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_CLEAR_OVRFLAG(/;"	d
__HAL_SPI_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_DISABLE(/;"	d
__HAL_SPI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_DISABLE_IT(/;"	d
__HAL_SPI_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_ENABLE(/;"	d
__HAL_SPI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_ENABLE_IT(/;"	d
__HAL_SPI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_GET_FLAG(/;"	d
__HAL_SPI_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_GET_IT_SOURCE(/;"	d
__HAL_SPI_RESET_CRC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SPI_RESET_CRC /;"	d
__HAL_SPI_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^#define __HAL_SPI_RESET_HANDLE_STATE(/;"	d
__HAL_SYSCFG_BREAK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_DISABLE(/;"	d
__HAL_SYSCFG_BREAK_ECC_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_ECC_LOCK(/;"	d
__HAL_SYSCFG_BREAK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_ENABLE(/;"	d
__HAL_SYSCFG_BREAK_LOCKUP_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK(/;"	d
__HAL_SYSCFG_BREAK_PVD_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_PVD_LOCK(/;"	d
__HAL_SYSCFG_BREAK_SRAMPARITY_LOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_BREAK_SRAMPARITY_LOCK(/;"	d
__HAL_SYSCFG_CLAMPINGDIODE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_CLAMPINGDIODE_DISABLE(/;"	d
__HAL_SYSCFG_CLAMPINGDIODE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_CLAMPINGDIODE_ENABLE(/;"	d
__HAL_SYSCFG_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_CLEAR_FLAG(/;"	d
__HAL_SYSCFG_FASTMODEPLUS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(/;"	d
__HAL_SYSCFG_FASTMODEPLUS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(/;"	d
__HAL_SYSCFG_GET_BOOT_MODE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_GET_BOOT_MODE(/;"	d
__HAL_SYSCFG_GET_IRDA_ENV_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_GET_IRDA_ENV_SELECTION(/;"	d
__HAL_SYSCFG_GET_PENDING_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_GET_PENDING_IT(/;"	d
__HAL_SYSCFG_GET_POLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_GET_POLARITY(/;"	d
__HAL_SYSCFG_IRDA_ENV_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_IRDA_ENV_SELECTION(/;"	d
__HAL_SYSCFG_IRDA_OUT_POLARITY_SELECTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_IRDA_OUT_POLARITY_SELECTION(/;"	d
__HAL_SYSCFG_RAM_PARITYCHECK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_RAM_PARITYCHECK_DISABLE(/;"	d
__HAL_SYSCFG_REMAPMEMORY_FLASH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_FLASH(/;"	d
__HAL_SYSCFG_REMAPMEMORY_SRAM	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_SRAM(/;"	d
__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH(/;"	d
__HAL_SYSCFG_SRAM2_WRP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_SYSCFG_SRAM2_WRP_ENABLE /;"	d
__HAL_TIM_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_CLEAR_FLAG(/;"	d
__HAL_TIM_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_CLEAR_IT(/;"	d
__HAL_TIM_DIRECTION_STATUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_DIRECTION_STATUS /;"	d
__HAL_TIM_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_DISABLE(/;"	d
__HAL_TIM_DISABLE_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_DMA(/;"	d
__HAL_TIM_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_IT(/;"	d
__HAL_TIM_DISABLE_OCxFAST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_OCxFAST(/;"	d
__HAL_TIM_DISABLE_OCxPRELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_DISABLE_OCxPRELOAD(/;"	d
__HAL_TIM_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_ENABLE(/;"	d
__HAL_TIM_ENABLE_DMA	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_DMA(/;"	d
__HAL_TIM_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_IT(/;"	d
__HAL_TIM_ENABLE_OCxFAST	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_OCxFAST(/;"	d
__HAL_TIM_ENABLE_OCxPRELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_ENABLE_OCxPRELOAD(/;"	d
__HAL_TIM_GET_AUTORELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_AUTORELOAD(/;"	d
__HAL_TIM_GET_CLOCKDIVISION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_CLOCKDIVISION(/;"	d
__HAL_TIM_GET_COMPARE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_COMPARE(/;"	d
__HAL_TIM_GET_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_COUNTER(/;"	d
__HAL_TIM_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_FLAG(/;"	d
__HAL_TIM_GET_ICPRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_ICPRESCALER(/;"	d
__HAL_TIM_GET_ITSTATUS	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GET_ITSTATUS /;"	d
__HAL_TIM_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_IT_SOURCE(/;"	d
__HAL_TIM_GET_UIFCPY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_GET_UIFCPY(/;"	d
__HAL_TIM_GetAutoreload	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GetAutoreload /;"	d
__HAL_TIM_GetClockDivision	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GetClockDivision /;"	d
__HAL_TIM_GetCompare	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GetCompare /;"	d
__HAL_TIM_GetCounter	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GetCounter /;"	d
__HAL_TIM_GetICPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_GetICPrescaler /;"	d
__HAL_TIM_IS_TIM_COUNTING_DOWN	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_IS_TIM_COUNTING_DOWN(/;"	d
__HAL_TIM_MOE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_MOE_DISABLE(/;"	d
__HAL_TIM_MOE_DISABLE_UNCONDITIONALLY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(/;"	d
__HAL_TIM_MOE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_MOE_ENABLE(/;"	d
__HAL_TIM_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_PRESCALER /;"	d
__HAL_TIM_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_RESET_HANDLE_STATE(/;"	d
__HAL_TIM_ResetICPrescalerValue	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_ResetICPrescalerValue /;"	d
__HAL_TIM_SET_AUTORELOAD	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_AUTORELOAD(/;"	d
__HAL_TIM_SET_CAPTUREPOLARITY	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_CAPTUREPOLARITY(/;"	d
__HAL_TIM_SET_CLOCKDIVISION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_CLOCKDIVISION(/;"	d
__HAL_TIM_SET_COMPARE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_COMPARE(/;"	d
__HAL_TIM_SET_COUNTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_COUNTER(/;"	d
__HAL_TIM_SET_ICPRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_ICPRESCALER(/;"	d
__HAL_TIM_SET_PRESCALER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_SET_PRESCALER(/;"	d
__HAL_TIM_SetAutoreload	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetAutoreload /;"	d
__HAL_TIM_SetClockDivision	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetClockDivision /;"	d
__HAL_TIM_SetCompare	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetCompare /;"	d
__HAL_TIM_SetCounter	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetCounter /;"	d
__HAL_TIM_SetICPrescaler	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetICPrescaler /;"	d
__HAL_TIM_SetICPrescalerValue	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_TIM_SetICPrescalerValue /;"	d
__HAL_TIM_UIFREMAP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_UIFREMAP_DISABLE(/;"	d
__HAL_TIM_UIFREMAP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_UIFREMAP_ENABLE(/;"	d
__HAL_TIM_URS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_URS_DISABLE(/;"	d
__HAL_TIM_URS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^#define __HAL_TIM_URS_ENABLE(/;"	d
__HAL_UART_CLEAR_FEFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_FEFLAG(/;"	d
__HAL_UART_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_FLAG(/;"	d
__HAL_UART_CLEAR_IDLEFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_IDLEFLAG(/;"	d
__HAL_UART_CLEAR_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_IT(/;"	d
__HAL_UART_CLEAR_NEFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_NEFLAG(/;"	d
__HAL_UART_CLEAR_OREFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_OREFLAG(/;"	d
__HAL_UART_CLEAR_PEFLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_PEFLAG(/;"	d
__HAL_UART_CLEAR_TXFECF	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_CLEAR_TXFECF(/;"	d
__HAL_UART_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_DISABLE(/;"	d
__HAL_UART_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_DISABLE_IT(/;"	d
__HAL_UART_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_ENABLE(/;"	d
__HAL_UART_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_ENABLE_IT(/;"	d
__HAL_UART_FLUSH_DRREGISTER	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_FLUSH_DRREGISTER(/;"	d
__HAL_UART_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UART_GETCLOCKSOURCE /;"	d
__HAL_UART_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_GET_FLAG(/;"	d
__HAL_UART_GET_IT	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_GET_IT(/;"	d
__HAL_UART_GET_IT_SOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_GET_IT_SOURCE(/;"	d
__HAL_UART_HWCONTROL_CTS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_CTS_DISABLE(/;"	d
__HAL_UART_HWCONTROL_CTS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_CTS_ENABLE(/;"	d
__HAL_UART_HWCONTROL_RTS_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_RTS_DISABLE(/;"	d
__HAL_UART_HWCONTROL_RTS_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_HWCONTROL_RTS_ENABLE(/;"	d
__HAL_UART_MASK_COMPUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UART_MASK_COMPUTATION /;"	d
__HAL_UART_ONEBIT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UART_ONEBIT_DISABLE /;"	d
__HAL_UART_ONEBIT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UART_ONEBIT_ENABLE /;"	d
__HAL_UART_ONE_BIT_SAMPLE_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(/;"	d
__HAL_UART_ONE_BIT_SAMPLE_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(/;"	d
__HAL_UART_RESET_HANDLE_STATE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_RESET_HANDLE_STATE(/;"	d
__HAL_UART_SEND_REQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^#define __HAL_UART_SEND_REQ(/;"	d
__HAL_UNFREEZE_CAN1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_CAN1_DBGMCU /;"	d
__HAL_UNFREEZE_CAN2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_CAN2_DBGMCU /;"	d
__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU /;"	d
__HAL_UNFREEZE_IWDG_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define __HAL_UNFREEZE_IWDG_DBGMCU /;"	d
__HAL_UNFREEZE_LPTIM1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_LPTIM1_DBGMCU /;"	d
__HAL_UNFREEZE_LPTIM2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_LPTIM2_DBGMCU /;"	d
__HAL_UNFREEZE_RTC_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_RTC_DBGMCU /;"	d
__HAL_UNFREEZE_TIM10_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM10_DBGMCU /;"	d
__HAL_UNFREEZE_TIM11_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM11_DBGMCU /;"	d
__HAL_UNFREEZE_TIM12_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM12_DBGMCU /;"	d
__HAL_UNFREEZE_TIM13_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM13_DBGMCU /;"	d
__HAL_UNFREEZE_TIM14_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM14_DBGMCU /;"	d
__HAL_UNFREEZE_TIM15_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM15_DBGMCU /;"	d
__HAL_UNFREEZE_TIM16_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM16_DBGMCU /;"	d
__HAL_UNFREEZE_TIM17_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM17_DBGMCU /;"	d
__HAL_UNFREEZE_TIM1_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM1_DBGMCU /;"	d
__HAL_UNFREEZE_TIM2_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM2_DBGMCU /;"	d
__HAL_UNFREEZE_TIM3_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM3_DBGMCU /;"	d
__HAL_UNFREEZE_TIM4_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM4_DBGMCU /;"	d
__HAL_UNFREEZE_TIM5_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM5_DBGMCU /;"	d
__HAL_UNFREEZE_TIM6_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM6_DBGMCU /;"	d
__HAL_UNFREEZE_TIM7_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM7_DBGMCU /;"	d
__HAL_UNFREEZE_TIM8_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM8_DBGMCU /;"	d
__HAL_UNFREEZE_TIM9_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_UNFREEZE_TIM9_DBGMCU /;"	d
__HAL_UNFREEZE_WWDG_DBGMCU	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^  #define __HAL_UNFREEZE_WWDG_DBGMCU /;"	d
__HAL_UNLOCK	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __HAL_UNLOCK(/;"	d
__HAL_USART_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USART_GETCLOCKSOURCE /;"	d
__HAL_USB_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_DISABLE_IT /;"	d
__HAL_USB_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_ENABLE_IT /;"	d
__HAL_USB_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_GET_FLAG /;"	d
__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER /;"	d
__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER /;"	d
__HAL_USB_FS_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_FS_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_DISABLE_IT /;"	d
__HAL_USB_FS_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_ENABLE_IT /;"	d
__HAL_USB_FS_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_GENERATE_SWIT /;"	d
__HAL_USB_FS_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_GET_FLAG /;"	d
__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_USB_HS_EXTI_CLEAR_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_CLEAR_FLAG /;"	d
__HAL_USB_HS_EXTI_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_DISABLE_IT /;"	d
__HAL_USB_HS_EXTI_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_ENABLE_IT /;"	d
__HAL_USB_HS_EXTI_GENERATE_SWIT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_GENERATE_SWIT /;"	d
__HAL_USB_HS_EXTI_GET_FLAG	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_GET_FLAG /;"	d
__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER /;"	d
__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER /;"	d
__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER /;"	d
__HAL_VREFINT_OUT_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_VREFINT_OUT_DISABLE /;"	d
__HAL_VREFINT_OUT_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HAL_VREFINT_OUT_ENABLE /;"	d
__HASH_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_CLK_DISABLE /;"	d
__HASH_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_CLK_ENABLE /;"	d
__HASH_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_CLK_SLEEP_DISABLE /;"	d
__HASH_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_CLK_SLEEP_ENABLE /;"	d
__HASH_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_FORCE_RESET /;"	d
__HASH_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HASH_RELEASE_RESET /;"	d
__HRTIM1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_CLK_DISABLE /;"	d
__HRTIM1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_CLK_ENABLE /;"	d
__HRTIM1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_FORCE_RESET /;"	d
__HRTIM1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_IS_CLK_DISABLED /;"	d
__HRTIM1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_IS_CLK_ENABLED /;"	d
__HRTIM1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __HRTIM1_RELEASE_RESET /;"	d
__HTTPPARSER_H__	Core/Inc/httpParser.h	/^#define	__HTTPPARSER_H__$/;"	d
__HTTPSERVER_H__	Core/Inc/httpServer.h	/^#define	__HTTPSERVER_H__$/;"	d
__HTTPUTIL_H__	Core/Inc/httpUtil.h	/^#define	__HTTPUTIL_H__$/;"	d
__I	Drivers/CMSIS/Include/core_armv81mml.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_armv8mbl.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_armv8mml.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm0.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm0plus.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm1.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm23.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm3.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm33.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm35p.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm4.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_cm7.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_sc000.h	/^  #define   __I /;"	d
__I	Drivers/CMSIS/Include/core_sc300.h	/^  #define   __I /;"	d
__I2C1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_CLK_DISABLE /;"	d
__I2C1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_CLK_ENABLE /;"	d
__I2C1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_CLK_SLEEP_DISABLE /;"	d
__I2C1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_CLK_SLEEP_ENABLE /;"	d
__I2C1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_FORCE_RESET /;"	d
__I2C1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_IS_CLK_DISABLED /;"	d
__I2C1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_IS_CLK_ENABLED /;"	d
__I2C1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C1_RELEASE_RESET /;"	d
__I2C2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_CLK_DISABLE /;"	d
__I2C2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_CLK_ENABLE /;"	d
__I2C2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_CLK_SLEEP_DISABLE /;"	d
__I2C2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_CLK_SLEEP_ENABLE /;"	d
__I2C2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_FORCE_RESET /;"	d
__I2C2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_IS_CLK_DISABLED /;"	d
__I2C2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_IS_CLK_ENABLED /;"	d
__I2C2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C2_RELEASE_RESET /;"	d
__I2C3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_CLK_DISABLE /;"	d
__I2C3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_CLK_ENABLE /;"	d
__I2C3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_CLK_SLEEP_DISABLE /;"	d
__I2C3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_CLK_SLEEP_ENABLE /;"	d
__I2C3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_FORCE_RESET /;"	d
__I2C3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_IS_CLK_DISABLED /;"	d
__I2C3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_IS_CLK_ENABLED /;"	d
__I2C3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __I2C3_RELEASE_RESET /;"	d
__I2C_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^typedef struct __I2C_HandleTypeDef$/;"	s
__IAR_FT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __IAR_FT /;"	d
__IAR_M0_FAMILY	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __IAR_M0_FAMILY /;"	d
__ICACHE_PRESENT	Drivers/CMSIS/Include/core_cm7.h	/^    #define __ICACHE_PRESENT /;"	d
__ICCARM_INTRINSICS_VERSION__	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __ICCARM_INTRINSICS_VERSION__ /;"	d
__ICCARM_V8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __ICCARM_V8 /;"	d
__IM	Drivers/CMSIS/Include/core_armv81mml.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_armv8mml.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm0.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm0plus.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm1.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm23.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm3.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm33.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm35p.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm4.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_cm7.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_sc000.h	/^#define     __IM /;"	d
__IM	Drivers/CMSIS/Include/core_sc300.h	/^#define     __IM /;"	d
__INITIAL_SP	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __INITIAL_SP /;"	d
__INITIAL_SP	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __INITIAL_SP /;"	d
__INITIAL_SP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __INITIAL_SP /;"	d
__INITIAL_SP	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __INITIAL_SP /;"	d
__INITIAL_SP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __INITIAL_SP /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __INLINE /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __INLINE /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __INLINE /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __INLINE /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __INLINE /;"	d
__INLINE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __INLINE /;"	d
__IO	Drivers/CMSIS/Include/core_armv81mml.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_armv8mml.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm0.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm0plus.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm1.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm23.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm3.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm33.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm35p.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm4.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_cm7.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_sc000.h	/^#define     __IO /;"	d
__IO	Drivers/CMSIS/Include/core_sc300.h	/^#define     __IO /;"	d
__IOM	Drivers/CMSIS/Include/core_armv81mml.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_armv8mml.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm0.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm0plus.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm1.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm23.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm3.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm33.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm35p.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm4.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_cm7.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_sc000.h	/^#define     __IOM /;"	d
__IOM	Drivers/CMSIS/Include/core_sc300.h	/^#define     __IOM /;"	d
__IRDA_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __IRDA_DISABLE /;"	d
__IRDA_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __IRDA_ENABLE /;"	d
__IRDA_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __IRDA_GETCLOCKSOURCE /;"	d
__IRDA_MASK_COMPUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __IRDA_MASK_COMPUTATION /;"	d
__ISB	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __ISB(/;"	d
__ISB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __ISB(/;"	d
__ISB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __ISB(/;"	d
__ISB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __ISB(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__ISB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __ISB /;"	d
__LCD_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_CLK_DISABLE /;"	d
__LCD_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_CLK_ENABLE /;"	d
__LCD_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_CLK_SLEEP_DISABLE /;"	d
__LCD_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_CLK_SLEEP_ENABLE /;"	d
__LCD_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_FORCE_RESET /;"	d
__LCD_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LCD_RELEASE_RESET /;"	d
__LDA	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDA	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDA	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDA	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __LDA(volatile uint32_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__LDAB	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDAB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDAB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDAB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint8_t
__LDAEX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __LDAEX /;"	d
__LDAEX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __LDAEX /;"	d
__LDAEX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDAEX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__LDAEXB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __LDAEXB /;"	d
__LDAEXB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __LDAEXB /;"	d
__LDAEXB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDAEXB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint8_t
__LDAEXH	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __LDAEXH /;"	d
__LDAEXH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __LDAEXH /;"	d
__LDAEXH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDAEXH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint16_t
__LDAH	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDAH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDAH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDAH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint16_t
__LDRBT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __LDRBT(/;"	d
__LDRBT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDRBT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDRBT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDRBT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f	typeref:typename:__IAR_FT uint8_t
__LDREXB	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __LDREXB(/;"	d
__LDREXB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __LDREXB /;"	d
__LDREXB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __LDREXB /;"	d
__LDREXB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint8_t
__LDREXB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __LDREXB /;"	d
__LDREXH	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __LDREXH(/;"	d
__LDREXH	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __LDREXH /;"	d
__LDREXH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __LDREXH /;"	d
__LDREXH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDREXH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __LDREXH /;"	d
__LDREXW	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __LDREXW(/;"	d
__LDREXW	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __LDREXW /;"	d
__LDREXW	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __LDREXW /;"	d
__LDREXW	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDREXW	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__LDREXW	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __LDREXW /;"	d
__LDRHT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __LDRHT(/;"	d
__LDRHT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDRHT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDRHT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint16_t
__LDRHT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f	typeref:typename:__IAR_FT uint16_t
__LDRT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __LDRT(/;"	d
__LDRT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDRT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDRT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__LDRT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __LDRT(volatile uint32_t *addr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__LL_ADC_ANALOGWD_CHANNEL_GROUP	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(/;"	d
__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(/;"	d
__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(/;"	d
__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(/;"	d
__LL_ADC_CALC_DATA_TO_VOLTAGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CALC_DATA_TO_VOLTAGE(/;"	d
__LL_ADC_CALC_TEMPERATURE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CALC_TEMPERATURE(/;"	d
__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(/;"	d
__LL_ADC_CALC_VREFANALOG_VOLTAGE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(/;"	d
__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(/;"	d
__LL_ADC_CHANNEL_TO_DECIMAL_NB	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(/;"	d
__LL_ADC_COMMON_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_COMMON_INSTANCE(/;"	d
__LL_ADC_CONVERT_DATA_RESOLUTION	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_CONVERT_DATA_RESOLUTION(/;"	d
__LL_ADC_DECIMAL_NB_TO_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(/;"	d
__LL_ADC_DIGITAL_SCALE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_DIGITAL_SCALE(/;"	d
__LL_ADC_IS_CHANNEL_INTERNAL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_IS_CHANNEL_INTERNAL(/;"	d
__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(/;"	d
__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(/;"	d
__LL_DMA_GET_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define __LL_DMA_GET_CHANNEL(/;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define __LL_DMA_GET_CHANNEL_INSTANCE(/;"	d
__LL_DMA_GET_INSTANCE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define __LL_DMA_GET_INSTANCE(/;"	d
__LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^#define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(/;"	d
__LL_RCC_CALC_HCLK_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_HCLK_FREQ(/;"	d
__LL_RCC_CALC_HSI_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_HSI_FREQ(/;"	d
__LL_RCC_CALC_PCLK1_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PCLK1_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_ADC_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_FDCAN_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_FDCAN_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_I2S1_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_I2S1_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_I2S2_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_I2S2_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_RNG_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_RNG_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_TIM15_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_TIM15_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_TIM1_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_TIM1_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_USB_FREQ	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_USB_FREQ(/;"	d
__LPTIM1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_DISABLE /;"	d
__LPTIM1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_ENABLE /;"	d
__LPTIM1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_SLEEP_DISABLE /;"	d
__LPTIM1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_CLK_SLEEP_ENABLE /;"	d
__LPTIM1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_FORCE_RESET /;"	d
__LPTIM1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM1_RELEASE_RESET /;"	d
__LPTIM2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_DISABLE /;"	d
__LPTIM2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_ENABLE /;"	d
__LPTIM2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_SLEEP_DISABLE /;"	d
__LPTIM2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_CLK_SLEEP_ENABLE /;"	d
__LPTIM2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_FORCE_RESET /;"	d
__LPTIM2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPTIM2_RELEASE_RESET /;"	d
__LPUART1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_CLK_DISABLE /;"	d
__LPUART1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_CLK_ENABLE /;"	d
__LPUART1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_CLK_SLEEP_DISABLE /;"	d
__LPUART1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_CLK_SLEEP_ENABLE /;"	d
__LPUART1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_FORCE_RESET /;"	d
__LPUART1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LPUART1_RELEASE_RESET /;"	d
__LTDC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LTDC_CLK_DISABLE /;"	d
__LTDC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LTDC_CLK_ENABLE /;"	d
__LTDC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LTDC_CLK_SLEEP_ENABLE /;"	d
__LTDC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LTDC_FORCE_RESET /;"	d
__LTDC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __LTDC_RELEASE_RESET /;"	d
__MAIN_H	Core/Inc/main.h	/^#define __MAIN_H$/;"	d
__MPU_PRESENT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm3.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm33.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm4.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_cm7.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_sc000.h	/^    #define __MPU_PRESENT /;"	d
__MPU_PRESENT	Drivers/CMSIS/Include/core_sc300.h	/^    #define __MPU_PRESENT /;"	d
__MTB_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __MTB_PRESENT /;"	d
__MTB_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __MTB_PRESENT /;"	d
__NOINLINE	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __NOINLINE /;"	d
__NOP	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __NOP /;"	d
__NOP	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __NOP /;"	d
__NOP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __NOP /;"	d
__NOP	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __NOP(/;"	d
__NOP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __NOP /;"	d
__NOR_ADDR_SHIFT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __NOR_ADDR_SHIFT /;"	d
__NOR_WRITE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __NOR_WRITE /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __NO_RETURN /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __NO_RETURN /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __NO_RETURN /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __NO_RETURN /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __NO_RETURN$/;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __NO_RETURN /;"	d
__NO_RETURN	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __NO_RETURN /;"	d
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_ClearPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_DisableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_EnableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_GetActive	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetActive	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetEnableIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriority	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __NVIC_GetPriorityGrouping(/;"	d
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm0.h	/^#define __NVIC_GetPriorityGrouping(/;"	d
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __NVIC_GetPriorityGrouping(/;"	d
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm1.h	/^#define __NVIC_GetPriorityGrouping(/;"	d
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm23.h	/^#define __NVIC_GetPriorityGrouping(/;"	d
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetPriorityGrouping	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_GetVector	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__NVIC_PRIO_BITS	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm0.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm1.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm23.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm3.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm33.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm4.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_cm7.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_sc000.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	Drivers/CMSIS/Include/core_sc300.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPendingIRQ	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriority	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define __NVIC_SetPriorityGrouping(/;"	d
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm0.h	/^#define __NVIC_SetPriorityGrouping(/;"	d
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm0plus.h	/^#define __NVIC_SetPriorityGrouping(/;"	d
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm1.h	/^#define __NVIC_SetPriorityGrouping(/;"	d
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm23.h	/^#define __NVIC_SetPriorityGrouping(/;"	d
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetPriorityGrouping	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_armv81mml.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_armv8mbl.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_armv8mml.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm1.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm23.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm33.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm35p.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_cm7.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SetVector	Drivers/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)$/;"	f	typeref:typename:__STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_armv81mml.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_armv8mbl.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_armv8mml.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm0.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm0plus.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm1.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm23.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm3.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm33.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm35p.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm4.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_cm7.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_sc000.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__NVIC_SystemReset	Drivers/CMSIS/Include/core_sc300.h	/^__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)$/;"	f	typeref:typename:__NO_RETURN __STATIC_INLINE void
__O	Drivers/CMSIS/Include/core_armv81mml.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_armv8mml.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm0.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm0plus.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm1.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm23.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm3.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm33.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm35p.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm4.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_cm7.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_sc000.h	/^#define     __O /;"	d
__O	Drivers/CMSIS/Include/core_sc300.h	/^#define     __O /;"	d
__OM	Drivers/CMSIS/Include/core_armv81mml.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_armv8mml.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm0.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm0plus.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm1.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm23.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm3.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm33.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm35p.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm4.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_cm7.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_sc000.h	/^#define     __OM /;"	d
__OM	Drivers/CMSIS/Include/core_sc300.h	/^#define     __OM /;"	d
__OPAMP_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CLK_DISABLE /;"	d
__OPAMP_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CLK_ENABLE /;"	d
__OPAMP_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CLK_SLEEP_DISABLE /;"	d
__OPAMP_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CLK_SLEEP_ENABLE /;"	d
__OPAMP_CSR_ALL_SWITCHES	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_ALL_SWITCHES /;"	d
__OPAMP_CSR_ANAWSELX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_ANAWSELX /;"	d
__OPAMP_CSR_OPAXCALOUT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCALOUT /;"	d
__OPAMP_CSR_OPAXCAL_H	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCAL_H /;"	d
__OPAMP_CSR_OPAXCAL_L	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXCAL_L /;"	d
__OPAMP_CSR_OPAXLPM	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXLPM /;"	d
__OPAMP_CSR_OPAXPD	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_OPAXPD /;"	d
__OPAMP_CSR_S3SELX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S3SELX /;"	d
__OPAMP_CSR_S4SELX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S4SELX /;"	d
__OPAMP_CSR_S5SELX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S5SELX /;"	d
__OPAMP_CSR_S6SELX	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_CSR_S6SELX /;"	d
__OPAMP_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_FORCE_RESET /;"	d
__OPAMP_OFFSET_TRIM_BITSPOSITION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_OFFSET_TRIM_BITSPOSITION /;"	d
__OPAMP_OFFSET_TRIM_SET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_OFFSET_TRIM_SET /;"	d
__OPAMP_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OPAMP_RELEASE_RESET /;"	d
__OTGFS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_CLK_DISABLE /;"	d
__OTGFS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_CLK_ENABLE /;"	d
__OTGFS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_CLK_SLEEP_DISABLE /;"	d
__OTGFS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_CLK_SLEEP_ENABLE /;"	d
__OTGFS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_FORCE_RESET /;"	d
__OTGFS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGFS_RELEASE_RESET /;"	d
__OTGHSULPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHSULPI_CLK_SLEEP_DISABLE /;"	d
__OTGHSULPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHSULPI_CLK_SLEEP_ENABLE /;"	d
__OTGHS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHS_CLK_SLEEP_DISABLE /;"	d
__OTGHS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHS_CLK_SLEEP_ENABLE /;"	d
__OTGHS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHS_FORCE_RESET /;"	d
__OTGHS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __OTGHS_RELEASE_RESET /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __PACKED /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __PACKED /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __PACKED /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __PACKED /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __PACKED /;"	d
__PACKED	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __PACKED /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __PACKED_STRUCT /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __PACKED_STRUCT /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __PACKED_STRUCT /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __PACKED_STRUCT /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __PACKED_STRUCT /;"	d
__PACKED_STRUCT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __PACKED_STRUCT /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __PACKED_UNION /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __PACKED_UNION /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __PACKED_UNION /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __PACKED_UNION /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __PACKED_UNION /;"	d
__PACKED_UNION	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __PACKED_UNION /;"	d
__PKHBT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __PKHBT(/;"	d
__PKHBT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __PKHBT(/;"	d
__PKHBT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __PKHBT(/;"	d
__PKHBT	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __PKHBT(/;"	d
__PKHBT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __PKHBT /;"	d
__PKHTB	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __PKHTB(/;"	d
__PKHTB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __PKHTB(/;"	d
__PKHTB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __PKHTB(/;"	d
__PKHTB	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __PKHTB(/;"	d
__PKHTB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __PKHTB /;"	d
__PROGRAM_START	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __PROGRAM_START /;"	d
__PROGRAM_START	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __PROGRAM_START /;"	d
__PROGRAM_START	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __PROGRAM_START /;"	d
__PROGRAM_START	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __PROGRAM_START /;"	d
__PROGRAM_START	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __PROGRAM_START /;"	d
__PWR_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_CLK_DISABLE /;"	d
__PWR_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_CLK_ENABLE /;"	d
__PWR_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_CLK_SLEEP_DISABLE /;"	d
__PWR_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_CLK_SLEEP_ENABLE /;"	d
__PWR_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_FORCE_RESET /;"	d
__PWR_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_IS_CLK_DISABLED /;"	d
__PWR_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_IS_CLK_ENABLED /;"	d
__PWR_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __PWR_RELEASE_RESET /;"	d
__QADD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QADD /;"	d
__QADD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QADD /;"	d
__QADD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__QADD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__QADD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QADD /;"	d
__QADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QADD16 /;"	d
__QADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QADD16 /;"	d
__QADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QADD16 /;"	d
__QADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QADD8 /;"	d
__QADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QADD8 /;"	d
__QADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QADD8 /;"	d
__QASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QASX /;"	d
__QASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QASX /;"	d
__QASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QASX /;"	d
__QSAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QSAX /;"	d
__QSAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QSAX /;"	d
__QSAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QSAX /;"	d
__QSPI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_CLK_DISABLE /;"	d
__QSPI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_CLK_ENABLE /;"	d
__QSPI_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_CLK_SLEEP_DISABLE /;"	d
__QSPI_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_CLK_SLEEP_ENABLE /;"	d
__QSPI_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_FORCE_RESET /;"	d
__QSPI_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __QSPI_RELEASE_RESET /;"	d
__QSUB	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QSUB /;"	d
__QSUB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QSUB /;"	d
__QSUB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__QSUB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__QSUB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QSUB /;"	d
__QSUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QSUB16 /;"	d
__QSUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QSUB16 /;"	d
__QSUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QSUB16 /;"	d
__QSUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __QSUB8 /;"	d
__QSUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __QSUB8 /;"	d
__QSUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__QSUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __QSUB8 /;"	d
__RAM_FUNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __RAM_FUNC /;"	d
__RAM_FUNC	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __RAM_FUNC$/;"	d
__RBIT	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __RBIT /;"	d
__RBIT	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__RBIT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __RBIT /;"	d
__RBIT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __RBIT /;"	d
__RBIT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__RBIT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __RBIT /;"	d
__RBIT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __STATIC_INLINE uint32_t __RBIT(uint32_t v)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__RBIT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __RBIT /;"	d
__RCC_BACKUPRESET_FORCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RCC_BACKUPRESET_FORCE /;"	d
__RCC_BACKUPRESET_RELEASE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RCC_BACKUPRESET_RELEASE /;"	d
__RCC_PLLSRC	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RCC_PLLSRC /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __RESTRICT /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __RESTRICT /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __RESTRICT /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __RESTRICT /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __RESTRICT$/;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __RESTRICT /;"	d
__RESTRICT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __RESTRICT /;"	d
__REV	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __REV /;"	d
__REV	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __REV(/;"	d
__REV	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __REV(/;"	d
__REV	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__REV	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __REV /;"	d
__REV16	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__STATIC_INLINE __ASM uint32_t
__REV16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __REV16(/;"	d
__REV16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __REV16(/;"	d
__REV16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__REV16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __REV16 /;"	d
__REVSH	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)$/;"	f	typeref:typename:__STATIC_INLINE __ASM int16_t
__REVSH	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __REVSH(/;"	d
__REVSH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __REVSH(/;"	d
__REVSH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int16_t
__REVSH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT int16_t __REVSH(int16_t val)$/;"	f	typeref:typename:__IAR_FT int16_t
__RNG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_CLK_DISABLE /;"	d
__RNG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_CLK_ENABLE /;"	d
__RNG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_CLK_SLEEP_DISABLE /;"	d
__RNG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_CLK_SLEEP_ENABLE /;"	d
__RNG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_FORCE_RESET /;"	d
__RNG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RNG_RELEASE_RESET /;"	d
__ROR	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __ROR /;"	d
__ROR	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__ROR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__ROR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__ROR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __ROR /;"	d
__ROR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__IAR_FT uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)$/;"	f	typeref:typename:__STATIC_INLINE __ASM uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t __RRX(uint32_t value)$/;"	f	typeref:typename:__IAR_FT uint32_t
__RRX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __RRX /;"	d
__RTC_WRITEPROTECTION_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RTC_WRITEPROTECTION_DISABLE /;"	d
__RTC_WRITEPROTECTION_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __RTC_WRITEPROTECTION_ENABLE /;"	d
__SADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SADD16 /;"	d
__SADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SADD16 /;"	d
__SADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SADD16 /;"	d
__SADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SADD8 /;"	d
__SADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SADD8 /;"	d
__SADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SADD8 /;"	d
__SAI1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_CLK_DISABLE /;"	d
__SAI1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_CLK_ENABLE /;"	d
__SAI1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_CLK_SLEEP_DISABLE /;"	d
__SAI1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_CLK_SLEEP_ENABLE /;"	d
__SAI1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_FORCE_RESET /;"	d
__SAI1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI1_RELEASE_RESET /;"	d
__SAI2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_CLK_DISABLE /;"	d
__SAI2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_CLK_ENABLE /;"	d
__SAI2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_CLK_SLEEP_DISABLE /;"	d
__SAI2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_CLK_SLEEP_ENABLE /;"	d
__SAI2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_FORCE_RESET /;"	d
__SAI2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SAI2_RELEASE_RESET /;"	d
__SASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SASX /;"	d
__SASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SASX /;"	d
__SASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SASX /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __SAUREGION_PRESENT /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __SAUREGION_PRESENT /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __SAUREGION_PRESENT /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __SAUREGION_PRESENT /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_cm33.h	/^    #define __SAUREGION_PRESENT /;"	d
__SAUREGION_PRESENT	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __SAUREGION_PRESENT /;"	d
__SC000_CMSIS_VERSION	Drivers/CMSIS/Include/core_sc000.h	/^#define __SC000_CMSIS_VERSION /;"	d
__SC000_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_sc000.h	/^#define __SC000_CMSIS_VERSION_MAIN /;"	d
__SC000_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_sc000.h	/^#define __SC000_CMSIS_VERSION_SUB /;"	d
__SC000_REV	Drivers/CMSIS/Include/core_sc000.h	/^    #define __SC000_REV /;"	d
__SC300_CMSIS_VERSION	Drivers/CMSIS/Include/core_sc300.h	/^#define __SC300_CMSIS_VERSION /;"	d
__SC300_CMSIS_VERSION_MAIN	Drivers/CMSIS/Include/core_sc300.h	/^#define __SC300_CMSIS_VERSION_MAIN /;"	d
__SC300_CMSIS_VERSION_SUB	Drivers/CMSIS/Include/core_sc300.h	/^#define __SC300_CMSIS_VERSION_SUB /;"	d
__SC300_REV	Drivers/CMSIS/Include/core_sc300.h	/^    #define __SC300_REV /;"	d
__SCB_DCACHE_LINE_SIZE	Drivers/CMSIS/Include/core_cm7.h	/^#define __SCB_DCACHE_LINE_SIZE /;"	d
__SCB_ICACHE_LINE_SIZE	Drivers/CMSIS/Include/core_cm7.h	/^#define __SCB_ICACHE_LINE_SIZE /;"	d
__SDADC1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_CLK_DISABLE /;"	d
__SDADC1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_CLK_ENABLE /;"	d
__SDADC1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_FORCE_RESET /;"	d
__SDADC1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_IS_CLK_DISABLED /;"	d
__SDADC1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_IS_CLK_ENABLED /;"	d
__SDADC1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC1_RELEASE_RESET /;"	d
__SDADC2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_CLK_DISABLE /;"	d
__SDADC2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_CLK_ENABLE /;"	d
__SDADC2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_FORCE_RESET /;"	d
__SDADC2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_IS_CLK_DISABLED /;"	d
__SDADC2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_IS_CLK_ENABLED /;"	d
__SDADC2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC2_RELEASE_RESET /;"	d
__SDADC3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_CLK_DISABLE /;"	d
__SDADC3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_CLK_ENABLE /;"	d
__SDADC3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_FORCE_RESET /;"	d
__SDADC3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_IS_CLK_DISABLED /;"	d
__SDADC3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_IS_CLK_ENABLED /;"	d
__SDADC3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDADC3_RELEASE_RESET /;"	d
__SDIO_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_CLK_DISABLE /;"	d
__SDIO_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_CLK_ENABLE /;"	d
__SDIO_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_CLK_SLEEP_DISABLE /;"	d
__SDIO_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_CLK_SLEEP_ENABLE /;"	d
__SDIO_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_FORCE_RESET /;"	d
__SDIO_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDIO_RELEASE_RESET /;"	d
__SDMMC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_CLK_DISABLE /;"	d
__SDMMC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_CLK_ENABLE /;"	d
__SDMMC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_CLK_SLEEP_DISABLE /;"	d
__SDMMC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_CLK_SLEEP_ENABLE /;"	d
__SDMMC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_FORCE_RESET /;"	d
__SDMMC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SDMMC_RELEASE_RESET /;"	d
__SEL	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SEL /;"	d
__SEL	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SEL /;"	d
__SEL	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SEL	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SEL	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SEL /;"	d
__SEV	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SEV /;"	d
__SEV	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __SEV /;"	d
__SEV	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __SEV /;"	d
__SEV	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __SEV(/;"	d
__SEV	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __SEV /;"	d
__SHADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHADD16 /;"	d
__SHADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHADD16 /;"	d
__SHADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHADD16 /;"	d
__SHADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHADD8 /;"	d
__SHADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHADD8 /;"	d
__SHADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHADD8 /;"	d
__SHASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHASX /;"	d
__SHASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHASX /;"	d
__SHASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHASX /;"	d
__SHSAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHSAX /;"	d
__SHSAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHSAX /;"	d
__SHSAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHSAX /;"	d
__SHSUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHSUB16 /;"	d
__SHSUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHSUB16 /;"	d
__SHSUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHSUB16 /;"	d
__SHSUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SHSUB8 /;"	d
__SHSUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SHSUB8 /;"	d
__SHSUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SHSUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SHSUB8 /;"	d
__SMARTCARD_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_DISABLE /;"	d
__SMARTCARD_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_DISABLE_IT /;"	d
__SMARTCARD_DMA_REQUEST_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_DMA_REQUEST_DISABLE /;"	d
__SMARTCARD_DMA_REQUEST_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_DMA_REQUEST_ENABLE /;"	d
__SMARTCARD_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_ENABLE /;"	d
__SMARTCARD_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_ENABLE_IT /;"	d
__SMARTCARD_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SMARTCARD_GETCLOCKSOURCE /;"	d
__SMLAD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLAD /;"	d
__SMLAD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLAD /;"	d
__SMLAD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLAD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLAD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLAD /;"	d
__SMLADX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLADX /;"	d
__SMLADX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLADX /;"	d
__SMLADX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLADX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLADX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLADX /;"	d
__SMLALD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLALD /;"	d
__SMLALD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLALD /;"	d
__SMLALD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLALD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLALD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLALD /;"	d
__SMLALDX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLALDX /;"	d
__SMLALDX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLALDX /;"	d
__SMLALDX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLALDX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLALDX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLALDX /;"	d
__SMLSD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLSD /;"	d
__SMLSD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLSD /;"	d
__SMLSD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLSD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLSD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLSD /;"	d
__SMLSDX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLSDX /;"	d
__SMLSDX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLSDX /;"	d
__SMLSDX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLSDX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMLSDX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLSDX /;"	d
__SMLSLD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLSLD /;"	d
__SMLSLD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLSLD /;"	d
__SMLSLD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLSLD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLSLD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLSLD /;"	d
__SMLSLDX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMLSLDX /;"	d
__SMLSLDX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMLSLDX /;"	d
__SMLSLDX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLSLDX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint64_t
__SMLSLDX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMLSLDX /;"	d
__SMMLA	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMMLA(/;"	d
__SMMLA	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SMMLA	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SMMLA	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SMMLA	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMMLA /;"	d
__SMUAD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMUAD /;"	d
__SMUAD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMUAD /;"	d
__SMUAD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUAD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUAD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMUAD /;"	d
__SMUADX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMUADX /;"	d
__SMUADX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMUADX /;"	d
__SMUADX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUADX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUADX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMUADX /;"	d
__SMUSD	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMUSD /;"	d
__SMUSD	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMUSD /;"	d
__SMUSD	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUSD	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUSD	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMUSD /;"	d
__SMUSDX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SMUSDX /;"	d
__SMUSDX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SMUSDX /;"	d
__SMUSDX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUSDX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SMUSDX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SMUSDX /;"	d
__SPI1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_CLK_DISABLE /;"	d
__SPI1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_CLK_ENABLE /;"	d
__SPI1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_CLK_SLEEP_DISABLE /;"	d
__SPI1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_CLK_SLEEP_ENABLE /;"	d
__SPI1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_FORCE_RESET /;"	d
__SPI1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_IS_CLK_DISABLED /;"	d
__SPI1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_IS_CLK_ENABLED /;"	d
__SPI1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI1_RELEASE_RESET /;"	d
__SPI2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_CLK_DISABLE /;"	d
__SPI2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_CLK_ENABLE /;"	d
__SPI2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_CLK_SLEEP_DISABLE /;"	d
__SPI2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_CLK_SLEEP_ENABLE /;"	d
__SPI2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_FORCE_RESET /;"	d
__SPI2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_IS_CLK_DISABLED /;"	d
__SPI2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_IS_CLK_ENABLED /;"	d
__SPI2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI2_RELEASE_RESET /;"	d
__SPI3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_CLK_DISABLE /;"	d
__SPI3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_CLK_ENABLE /;"	d
__SPI3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_CLK_SLEEP_DISABLE /;"	d
__SPI3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_CLK_SLEEP_ENABLE /;"	d
__SPI3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_FORCE_RESET /;"	d
__SPI3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_IS_CLK_DISABLED /;"	d
__SPI3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_IS_CLK_ENABLED /;"	d
__SPI3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI3_RELEASE_RESET /;"	d
__SPI4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_CLK_DISABLE /;"	d
__SPI4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_CLK_ENABLE /;"	d
__SPI4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_CLK_SLEEP_DISABLE /;"	d
__SPI4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_CLK_SLEEP_ENABLE /;"	d
__SPI4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_FORCE_RESET /;"	d
__SPI4_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_IS_CLK_DISABLED /;"	d
__SPI4_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_IS_CLK_ENABLED /;"	d
__SPI4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI4_RELEASE_RESET /;"	d
__SPI5_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_CLK_DISABLE /;"	d
__SPI5_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_CLK_ENABLE /;"	d
__SPI5_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_CLK_SLEEP_DISABLE /;"	d
__SPI5_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_CLK_SLEEP_ENABLE /;"	d
__SPI5_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_FORCE_RESET /;"	d
__SPI5_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI5_RELEASE_RESET /;"	d
__SPI6_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_CLK_DISABLE /;"	d
__SPI6_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_CLK_ENABLE /;"	d
__SPI6_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_CLK_SLEEP_DISABLE /;"	d
__SPI6_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_CLK_SLEEP_ENABLE /;"	d
__SPI6_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_FORCE_RESET /;"	d
__SPI6_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SPI6_RELEASE_RESET /;"	d
__SPI_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^typedef struct __SPI_HandleTypeDef$/;"	s
__SRAM1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM1_CLK_SLEEP_DISABLE /;"	d
__SRAM1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM1_CLK_SLEEP_ENABLE /;"	d
__SRAM2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM2_CLK_SLEEP_DISABLE /;"	d
__SRAM2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM2_CLK_SLEEP_ENABLE /;"	d
__SRAM3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM3_CLK_SLEEP_ENABLE /;"	d
__SRAM_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM_CLK_DISABLE /;"	d
__SRAM_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM_CLK_ENABLE /;"	d
__SRAM_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM_IS_CLK_DISABLED /;"	d
__SRAM_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SRAM_IS_CLK_ENABLED /;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SSAT /;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
__SSAT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __SSAT /;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SSAT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __SSAT /;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SSAT	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __SSAT(/;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE int32_t
__SSAT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SSAT /;"	d
__SSAT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_INLINE int32_t
__SSAT16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SSAT16 /;"	d
__SSAT16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SSAT16 /;"	d
__SSAT16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __SSAT16(/;"	d
__SSAT16	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __SSAT16(/;"	d
__SSAT16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SSAT16 /;"	d
__SSAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SSAX /;"	d
__SSAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SSAX /;"	d
__SSAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SSAX /;"	d
__SSUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SSUB16 /;"	d
__SSUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SSUB16 /;"	d
__SSUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SSUB16 /;"	d
__SSUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SSUB8 /;"	d
__SSUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SSUB8 /;"	d
__SSUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SSUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SSUB8 /;"	d
__STACK_LIMIT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __STACK_LIMIT /;"	d
__STACK_LIMIT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __STACK_LIMIT /;"	d
__STACK_LIMIT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __STACK_LIMIT /;"	d
__STACK_LIMIT	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __STACK_LIMIT /;"	d
__STACK_LIMIT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __STACK_LIMIT /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __STATIC_FORCEINLINE /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __STATIC_FORCEINLINE /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __STATIC_FORCEINLINE /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __STATIC_FORCEINLINE /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __STATIC_FORCEINLINE /;"	d
__STATIC_FORCEINLINE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __STATIC_FORCEINLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __STATIC_INLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __STATIC_INLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __STATIC_INLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __STATIC_INLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __STATIC_INLINE /;"	d
__STATIC_INLINE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __STATIC_INLINE /;"	d
__STL	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STL	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STL	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STL	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__IAR_FT void
__STLB	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__IAR_FT void
__STLEX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __STLEX /;"	d
__STLEX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __STLEX /;"	d
__STLEX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STLEX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__STLEXB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __STLEXB /;"	d
__STLEXB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __STLEXB /;"	d
__STLEXB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STLEXB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__STLEXH	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __STLEXH /;"	d
__STLEXH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define     __STLEXH /;"	d
__STLEXH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STLEXH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__STLH	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STLH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__IAR_FT void
__STM32G0_CMSIS_VERSION	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define __STM32G0_CMSIS_VERSION /;"	d
__STM32G0_CMSIS_VERSION_MAIN	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define __STM32G0_CMSIS_VERSION_MAIN /;"	d
__STM32G0_CMSIS_VERSION_RC	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define __STM32G0_CMSIS_VERSION_RC /;"	d
__STM32G0_CMSIS_VERSION_SUB1	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define __STM32G0_CMSIS_VERSION_SUB1 /;"	d
__STM32G0_CMSIS_VERSION_SUB2	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^#define __STM32G0_CMSIS_VERSION_SUB2 /;"	d
__STM32G0xx_HAL_VERSION	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define __STM32G0xx_HAL_VERSION /;"	d	file:
__STM32G0xx_HAL_VERSION_MAIN	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define __STM32G0xx_HAL_VERSION_MAIN /;"	d	file:
__STM32G0xx_HAL_VERSION_RC	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define __STM32G0xx_HAL_VERSION_RC /;"	d	file:
__STM32G0xx_HAL_VERSION_SUB1	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define __STM32G0xx_HAL_VERSION_SUB1 /;"	d	file:
__STM32G0xx_HAL_VERSION_SUB2	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^#define __STM32G0xx_HAL_VERSION_SUB2 /;"	d	file:
__STM32G0xx_IT_H	Core/Inc/stm32g0xx_it.h	/^#define __STM32G0xx_IT_H$/;"	d
__STRBT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __STRBT(/;"	d
__STRBT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRBT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRBT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRBT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f	typeref:typename:__IAR_FT void
__STREXB	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __STREXB(/;"	d
__STREXB	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __STREXB /;"	d
__STREXB	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __STREXB /;"	d
__STREXB	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STREXB	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __STREXB /;"	d
__STREXH	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __STREXH(/;"	d
__STREXH	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __STREXH /;"	d
__STREXH	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __STREXH /;"	d
__STREXH	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STREXH	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __STREXH /;"	d
__STREXW	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __STREXW(/;"	d
__STREXW	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __STREXW /;"	d
__STREXW	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __STREXW /;"	d
__STREXW	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__STREXW	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__STREXW	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __STREXW /;"	d
__STRHT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __STRHT(/;"	d
__STRHT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRHT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRHT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRHT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f	typeref:typename:__IAR_FT void
__STRT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __STRT(/;"	d
__STRT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__STRT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f	typeref:typename:__IAR_FT void
__SWPMI1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_DISABLE /;"	d
__SWPMI1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_ENABLE /;"	d
__SWPMI1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_SLEEP_DISABLE /;"	d
__SWPMI1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_CLK_SLEEP_ENABLE /;"	d
__SWPMI1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_FORCE_RESET /;"	d
__SWPMI1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SWPMI1_RELEASE_RESET /;"	d
__SXTAB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SXTAB16 /;"	d
__SXTAB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SXTAB16 /;"	d
__SXTAB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SXTAB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SXTAB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SXTAB16 /;"	d
__SXTB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __SXTB16 /;"	d
__SXTB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __SXTB16 /;"	d
__SXTB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SXTB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__SXTB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __SXTB16 /;"	d
__SYSCFG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_DISABLE /;"	d
__SYSCFG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_ENABLE /;"	d
__SYSCFG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_SLEEP_DISABLE /;"	d
__SYSCFG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_CLK_SLEEP_ENABLE /;"	d
__SYSCFG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_FORCE_RESET /;"	d
__SYSCFG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_IS_CLK_DISABLED /;"	d
__SYSCFG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_IS_CLK_ENABLED /;"	d
__SYSCFG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __SYSCFG_RELEASE_RESET /;"	d
__TIM10_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_CLK_DISABLE /;"	d
__TIM10_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_CLK_ENABLE /;"	d
__TIM10_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_CLK_SLEEP_DISABLE /;"	d
__TIM10_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_CLK_SLEEP_ENABLE /;"	d
__TIM10_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_FORCE_RESET /;"	d
__TIM10_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM10_RELEASE_RESET /;"	d
__TIM11_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_CLK_DISABLE /;"	d
__TIM11_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_CLK_ENABLE /;"	d
__TIM11_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_CLK_SLEEP_DISABLE /;"	d
__TIM11_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_CLK_SLEEP_ENABLE /;"	d
__TIM11_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_FORCE_RESET /;"	d
__TIM11_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM11_RELEASE_RESET /;"	d
__TIM12_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_CLK_DISABLE /;"	d
__TIM12_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_CLK_ENABLE /;"	d
__TIM12_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_CLK_SLEEP_DISABLE /;"	d
__TIM12_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_CLK_SLEEP_ENABLE /;"	d
__TIM12_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_FORCE_RESET /;"	d
__TIM12_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_IS_CLK_DISABLED /;"	d
__TIM12_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_IS_CLK_ENABLED /;"	d
__TIM12_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM12_RELEASE_RESET /;"	d
__TIM13_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_CLK_DISABLE /;"	d
__TIM13_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_CLK_ENABLE /;"	d
__TIM13_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_CLK_SLEEP_DISABLE /;"	d
__TIM13_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_CLK_SLEEP_ENABLE /;"	d
__TIM13_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_FORCE_RESET /;"	d
__TIM13_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_IS_CLK_DISABLED /;"	d
__TIM13_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_IS_CLK_ENABLED /;"	d
__TIM13_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM13_RELEASE_RESET /;"	d
__TIM14_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_CLK_DISABLE /;"	d
__TIM14_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_CLK_ENABLE /;"	d
__TIM14_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_CLK_SLEEP_DISABLE /;"	d
__TIM14_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_CLK_SLEEP_ENABLE /;"	d
__TIM14_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_FORCE_RESET /;"	d
__TIM14_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_IS_CLK_DISABLED /;"	d
__TIM14_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_IS_CLK_ENABLED /;"	d
__TIM14_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM14_RELEASE_RESET /;"	d
__TIM15_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_CLK_DISABLE /;"	d
__TIM15_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_CLK_ENABLE /;"	d
__TIM15_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_CLK_SLEEP_DISABLE /;"	d
__TIM15_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_CLK_SLEEP_ENABLE /;"	d
__TIM15_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_FORCE_RESET /;"	d
__TIM15_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_IS_CLK_DISABLED /;"	d
__TIM15_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_IS_CLK_ENABLED /;"	d
__TIM15_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM15_RELEASE_RESET /;"	d
__TIM16_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_CLK_DISABLE /;"	d
__TIM16_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_CLK_ENABLE /;"	d
__TIM16_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_CLK_SLEEP_DISABLE /;"	d
__TIM16_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_CLK_SLEEP_ENABLE /;"	d
__TIM16_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_FORCE_RESET /;"	d
__TIM16_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_IS_CLK_DISABLED /;"	d
__TIM16_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_IS_CLK_ENABLED /;"	d
__TIM16_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM16_RELEASE_RESET /;"	d
__TIM17_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_CLK_DISABLE /;"	d
__TIM17_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_CLK_ENABLE /;"	d
__TIM17_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_CLK_SLEEP_DISABLE /;"	d
__TIM17_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_CLK_SLEEP_ENABLE /;"	d
__TIM17_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_FORCE_RESET /;"	d
__TIM17_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_IS_CLK_DISABLED /;"	d
__TIM17_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_IS_CLK_ENABLED /;"	d
__TIM17_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM17_RELEASE_RESET /;"	d
__TIM18_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_CLK_DISABLE /;"	d
__TIM18_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_CLK_ENABLE /;"	d
__TIM18_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_FORCE_RESET /;"	d
__TIM18_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_IS_CLK_DISABLED /;"	d
__TIM18_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_IS_CLK_ENABLED /;"	d
__TIM18_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM18_RELEASE_RESET /;"	d
__TIM19_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_CLK_DISABLE /;"	d
__TIM19_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_CLK_ENABLE /;"	d
__TIM19_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_FORCE_RESET /;"	d
__TIM19_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_IS_CLK_DISABLED /;"	d
__TIM19_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_IS_CLK_ENABLED /;"	d
__TIM19_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM19_RELEASE_RESET /;"	d
__TIM1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_CLK_DISABLE /;"	d
__TIM1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_CLK_ENABLE /;"	d
__TIM1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_CLK_SLEEP_DISABLE /;"	d
__TIM1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_CLK_SLEEP_ENABLE /;"	d
__TIM1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_FORCE_RESET /;"	d
__TIM1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_IS_CLK_DISABLED /;"	d
__TIM1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_IS_CLK_ENABLED /;"	d
__TIM1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM1_RELEASE_RESET /;"	d
__TIM20_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_CLK_DISABLE /;"	d
__TIM20_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_CLK_ENABLE /;"	d
__TIM20_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_FORCE_RESET /;"	d
__TIM20_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_IS_CLK_DISABLED /;"	d
__TIM20_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_IS_CLK_ENABLED /;"	d
__TIM20_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM20_RELEASE_RESET /;"	d
__TIM21_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_CLK_DISABLE /;"	d
__TIM21_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_CLK_ENABLE /;"	d
__TIM21_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_CLK_SLEEP_DISABLE /;"	d
__TIM21_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_CLK_SLEEP_ENABLE /;"	d
__TIM21_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_FORCE_RESET /;"	d
__TIM21_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM21_RELEASE_RESET /;"	d
__TIM22_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_CLK_DISABLE /;"	d
__TIM22_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_CLK_ENABLE /;"	d
__TIM22_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_CLK_SLEEP_DISABLE /;"	d
__TIM22_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_CLK_SLEEP_ENABLE /;"	d
__TIM22_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_FORCE_RESET /;"	d
__TIM22_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM22_RELEASE_RESET /;"	d
__TIM2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_CLK_DISABLE /;"	d
__TIM2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_CLK_ENABLE /;"	d
__TIM2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_CLK_SLEEP_DISABLE /;"	d
__TIM2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_CLK_SLEEP_ENABLE /;"	d
__TIM2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_FORCE_RESET /;"	d
__TIM2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_IS_CLK_DISABLED /;"	d
__TIM2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_IS_CLK_ENABLED /;"	d
__TIM2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM2_RELEASE_RESET /;"	d
__TIM3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_CLK_DISABLE /;"	d
__TIM3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_CLK_ENABLE /;"	d
__TIM3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_CLK_SLEEP_DISABLE /;"	d
__TIM3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_CLK_SLEEP_ENABLE /;"	d
__TIM3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_FORCE_RESET /;"	d
__TIM3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_IS_CLK_DISABLED /;"	d
__TIM3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_IS_CLK_ENABLED /;"	d
__TIM3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM3_RELEASE_RESET /;"	d
__TIM4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_CLK_DISABLE /;"	d
__TIM4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_CLK_ENABLE /;"	d
__TIM4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_CLK_SLEEP_DISABLE /;"	d
__TIM4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_CLK_SLEEP_ENABLE /;"	d
__TIM4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_FORCE_RESET /;"	d
__TIM4_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_IS_CLK_DISABLED /;"	d
__TIM4_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_IS_CLK_ENABLED /;"	d
__TIM4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM4_RELEASE_RESET /;"	d
__TIM5_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_CLK_DISABLE /;"	d
__TIM5_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_CLK_ENABLE /;"	d
__TIM5_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_CLK_SLEEP_DISABLE /;"	d
__TIM5_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_CLK_SLEEP_ENABLE /;"	d
__TIM5_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_FORCE_RESET /;"	d
__TIM5_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_IS_CLK_DISABLED /;"	d
__TIM5_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_IS_CLK_ENABLED /;"	d
__TIM5_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM5_RELEASE_RESET /;"	d
__TIM6_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_CLK_DISABLE /;"	d
__TIM6_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_CLK_ENABLE /;"	d
__TIM6_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_CLK_SLEEP_DISABLE /;"	d
__TIM6_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_CLK_SLEEP_ENABLE /;"	d
__TIM6_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_FORCE_RESET /;"	d
__TIM6_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_IS_CLK_DISABLED /;"	d
__TIM6_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_IS_CLK_ENABLED /;"	d
__TIM6_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM6_RELEASE_RESET /;"	d
__TIM7_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_CLK_DISABLE /;"	d
__TIM7_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_CLK_ENABLE /;"	d
__TIM7_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_CLK_SLEEP_DISABLE /;"	d
__TIM7_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_CLK_SLEEP_ENABLE /;"	d
__TIM7_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_FORCE_RESET /;"	d
__TIM7_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_IS_CLK_DISABLED /;"	d
__TIM7_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_IS_CLK_ENABLED /;"	d
__TIM7_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM7_RELEASE_RESET /;"	d
__TIM8_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_CLK_DISABLE /;"	d
__TIM8_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_CLK_ENABLE /;"	d
__TIM8_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_CLK_SLEEP_DISABLE /;"	d
__TIM8_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_CLK_SLEEP_ENABLE /;"	d
__TIM8_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_FORCE_RESET /;"	d
__TIM8_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_IS_CLK_DISABLED /;"	d
__TIM8_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_IS_CLK_ENABLED /;"	d
__TIM8_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM8_RELEASE_RESET /;"	d
__TIM9_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_CLK_DISABLE /;"	d
__TIM9_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_CLK_ENABLE /;"	d
__TIM9_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_CLK_SLEEP_DISABLE /;"	d
__TIM9_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_CLK_SLEEP_ENABLE /;"	d
__TIM9_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_FORCE_RESET /;"	d
__TIM9_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TIM9_RELEASE_RESET /;"	d
__TIM_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^typedef struct __TIM_HandleTypeDef$/;"	s
__TSC_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_CLK_DISABLE /;"	d
__TSC_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_CLK_ENABLE /;"	d
__TSC_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_CLK_SLEEP_DISABLE /;"	d
__TSC_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_CLK_SLEEP_ENABLE /;"	d
__TSC_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_FORCE_RESET /;"	d
__TSC_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_IS_CLK_DISABLED /;"	d
__TSC_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_IS_CLK_ENABLED /;"	d
__TSC_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __TSC_RELEASE_RESET /;"	d
__TZ_get_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_BASEPRI_NS(/;"	d
__TZ_get_CONTROL_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_CONTROL_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_CONTROL_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_CONTROL_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t __TZ_get_CONTROL_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_CONTROL_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_CONTROL_NS(/;"	d
__TZ_get_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_FAULTMASK_NS(/;"	d
__TZ_get_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_MSPLIM_NS(/;"	d
__TZ_get_MSP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_MSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_MSP_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_MSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_MSP_NS(/;"	d
__TZ_get_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_PRIMASK_NS(/;"	d
__TZ_get_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __TZ_get_PSPLIM_NS(/;"	d
__TZ_get_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_PSP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_PSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_PSP_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_PSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_PSP_NS(/;"	d
__TZ_get_SP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_SP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_SP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__TZ_get_SP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t   __TZ_get_SP_NS(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__TZ_get_SP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_get_SP_NS(/;"	d
__TZ_set_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_BASEPRI_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_BASEPRI_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_BASEPRI_NS(/;"	d
__TZ_set_CONTROL_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_CONTROL_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_CONTROL_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_CONTROL_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_CONTROL_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_CONTROL_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_CONTROL_NS(/;"	d
__TZ_set_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_FAULTMASK_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_FAULTMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_FAULTMASK_NS(/;"	d
__TZ_set_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_MSPLIM_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_MSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_MSPLIM_NS(/;"	d
__TZ_set_MSP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_MSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_MSP_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_MSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_MSP_NS(/;"	d
__TZ_set_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_PRIMASK_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_PRIMASK_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_PRIMASK_NS(/;"	d
__TZ_set_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __TZ_set_PSPLIM_NS(/;"	d
__TZ_set_PSPLIM_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_PSPLIM_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_PSP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_PSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_PSP_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_PSP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_PSP_NS(/;"	d
__TZ_set_SP_NS	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_SP_NS	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_SP_NS	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__TZ_set_SP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __TZ_set_SP_NS(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__TZ_set_SP_NS	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __TZ_set_SP_NS(/;"	d
__UADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UADD16 /;"	d
__UADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UADD16 /;"	d
__UADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UADD16 /;"	d
__UADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UADD8 /;"	d
__UADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UADD8 /;"	d
__UADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UADD8 /;"	d
__UART4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_CLK_DISABLE /;"	d
__UART4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_CLK_ENABLE /;"	d
__UART4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_CLK_SLEEP_DISABLE /;"	d
__UART4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_CLK_SLEEP_ENABLE /;"	d
__UART4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_FORCE_RESET /;"	d
__UART4_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_IS_CLK_DISABLED /;"	d
__UART4_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_IS_CLK_ENABLED /;"	d
__UART4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART4_RELEASE_RESET /;"	d
__UART5_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_CLK_DISABLE /;"	d
__UART5_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_CLK_ENABLE /;"	d
__UART5_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_CLK_SLEEP_DISABLE /;"	d
__UART5_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_CLK_SLEEP_ENABLE /;"	d
__UART5_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_FORCE_RESET /;"	d
__UART5_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_IS_CLK_DISABLED /;"	d
__UART5_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_IS_CLK_ENABLED /;"	d
__UART5_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART5_RELEASE_RESET /;"	d
__UART7_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_CLK_DISABLE /;"	d
__UART7_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_CLK_ENABLE /;"	d
__UART7_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_CLK_SLEEP_DISABLE /;"	d
__UART7_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_CLK_SLEEP_ENABLE /;"	d
__UART7_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_FORCE_RESET /;"	d
__UART7_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART7_RELEASE_RESET /;"	d
__UART8_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_CLK_DISABLE /;"	d
__UART8_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_CLK_ENABLE /;"	d
__UART8_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_CLK_SLEEP_DISABLE /;"	d
__UART8_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_CLK_SLEEP_ENABLE /;"	d
__UART8_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_FORCE_RESET /;"	d
__UART8_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART8_RELEASE_RESET /;"	d
__UART_BRR_SAMPLING16	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART_BRR_SAMPLING16 /;"	d
__UART_BRR_SAMPLING8	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART_BRR_SAMPLING8 /;"	d
__UART_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART_GETCLOCKSOURCE /;"	d
__UART_HandleTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^typedef struct __UART_HandleTypeDef$/;"	s
__UART_MASK_COMPUTATION	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __UART_MASK_COMPUTATION /;"	d
__UASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UASX /;"	d
__UASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UASX /;"	d
__UASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UASX /;"	d
__UHADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHADD16 /;"	d
__UHADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHADD16 /;"	d
__UHADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHADD16 /;"	d
__UHADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHADD8 /;"	d
__UHADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHADD8 /;"	d
__UHADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHADD8 /;"	d
__UHASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHASX /;"	d
__UHASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHASX /;"	d
__UHASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHASX /;"	d
__UHSAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHSAX /;"	d
__UHSAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHSAX /;"	d
__UHSAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHSAX /;"	d
__UHSUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHSUB16 /;"	d
__UHSUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHSUB16 /;"	d
__UHSUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHSUB16 /;"	d
__UHSUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UHSUB8 /;"	d
__UHSUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UHSUB8 /;"	d
__UHSUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UHSUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UHSUB8 /;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_READ	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __UNALIGNED_UINT16_READ(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT16_WRITE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __UNALIGNED_UINT16_WRITE(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __UNALIGNED_UINT32(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_READ	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __UNALIGNED_UINT32_READ(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __UNALIGNED_UINT32_WRITE(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __UNALIGNED_UINT32_WRITE(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __UNALIGNED_UINT32_WRITE(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __UNALIGNED_UINT32_WRITE(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __UNALIGNED_UINT32_WRITE(/;"	d
__UNALIGNED_UINT32_WRITE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __UNALIGNED_UINT32_WRITE(/;"	d
__UQADD16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQADD16 /;"	d
__UQADD16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQADD16 /;"	d
__UQADD16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQADD16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQADD16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQADD16 /;"	d
__UQADD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQADD8 /;"	d
__UQADD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQADD8 /;"	d
__UQADD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQADD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQADD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQADD8 /;"	d
__UQASX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQASX /;"	d
__UQASX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQASX /;"	d
__UQASX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQASX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQASX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQASX /;"	d
__UQSAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQSAX /;"	d
__UQSAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQSAX /;"	d
__UQSAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQSAX /;"	d
__UQSUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQSUB16 /;"	d
__UQSUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQSUB16 /;"	d
__UQSUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQSUB16 /;"	d
__UQSUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UQSUB8 /;"	d
__UQSUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UQSUB8 /;"	d
__UQSUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UQSUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UQSUB8 /;"	d
__USAD8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USAD8 /;"	d
__USAD8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USAD8 /;"	d
__USAD8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAD8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAD8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USAD8 /;"	d
__USADA8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USADA8 /;"	d
__USADA8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USADA8 /;"	d
__USADA8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USADA8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USADA8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USADA8 /;"	d
__USART1_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_CLK_DISABLE /;"	d
__USART1_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_CLK_ENABLE /;"	d
__USART1_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_CLK_SLEEP_DISABLE /;"	d
__USART1_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_CLK_SLEEP_ENABLE /;"	d
__USART1_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_FORCE_RESET /;"	d
__USART1_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_IS_CLK_DISABLED /;"	d
__USART1_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_IS_CLK_ENABLED /;"	d
__USART1_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART1_RELEASE_RESET /;"	d
__USART2_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_CLK_DISABLE /;"	d
__USART2_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_CLK_ENABLE /;"	d
__USART2_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_CLK_SLEEP_DISABLE /;"	d
__USART2_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_CLK_SLEEP_ENABLE /;"	d
__USART2_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_FORCE_RESET /;"	d
__USART2_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_IS_CLK_DISABLED /;"	d
__USART2_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_IS_CLK_ENABLED /;"	d
__USART2_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART2_RELEASE_RESET /;"	d
__USART3_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_CLK_DISABLE /;"	d
__USART3_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_CLK_ENABLE /;"	d
__USART3_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_CLK_SLEEP_DISABLE /;"	d
__USART3_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_CLK_SLEEP_ENABLE /;"	d
__USART3_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_FORCE_RESET /;"	d
__USART3_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_IS_CLK_DISABLED /;"	d
__USART3_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_IS_CLK_ENABLED /;"	d
__USART3_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART3_RELEASE_RESET /;"	d
__USART4_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_CLK_DISABLE /;"	d
__USART4_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_CLK_ENABLE /;"	d
__USART4_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_CLK_SLEEP_DISABLE /;"	d
__USART4_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_CLK_SLEEP_ENABLE /;"	d
__USART4_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_FORCE_RESET /;"	d
__USART4_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART4_RELEASE_RESET /;"	d
__USART5_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_CLK_DISABLE /;"	d
__USART5_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_CLK_ENABLE /;"	d
__USART5_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_CLK_SLEEP_DISABLE /;"	d
__USART5_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_CLK_SLEEP_ENABLE /;"	d
__USART5_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_FORCE_RESET /;"	d
__USART5_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART5_RELEASE_RESET /;"	d
__USART6_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_CLK_DISABLE /;"	d
__USART6_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_CLK_ENABLE /;"	d
__USART6_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_CLK_SLEEP_DISABLE /;"	d
__USART6_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_CLK_SLEEP_ENABLE /;"	d
__USART6_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_FORCE_RESET /;"	d
__USART6_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART6_RELEASE_RESET /;"	d
__USART7_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART7_CLK_DISABLE /;"	d
__USART7_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART7_CLK_ENABLE /;"	d
__USART7_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART7_FORCE_RESET /;"	d
__USART7_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART7_RELEASE_RESET /;"	d
__USART8_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART8_CLK_DISABLE /;"	d
__USART8_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART8_CLK_ENABLE /;"	d
__USART8_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART8_FORCE_RESET /;"	d
__USART8_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART8_RELEASE_RESET /;"	d
__USART_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART_DISABLE /;"	d
__USART_DISABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART_DISABLE_IT /;"	d
__USART_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART_ENABLE /;"	d
__USART_ENABLE_IT	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART_ENABLE_IT /;"	d
__USART_GETCLOCKSOURCE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USART_GETCLOCKSOURCE /;"	d
__USAT	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USAT /;"	d
__USAT	Drivers/CMSIS/Include/cmsis_armcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__USAT	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __USAT /;"	d
__USAT	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __USAT /;"	d
__USAT	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAT	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __USAT(/;"	d
__USAT	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USAT /;"	d
__USAT	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__USAT16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USAT16 /;"	d
__USAT16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USAT16 /;"	d
__USAT16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __USAT16(/;"	d
__USAT16	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __USAT16(/;"	d
__USAT16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USAT16 /;"	d
__USAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USAX /;"	d
__USAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USAX /;"	d
__USAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USAX /;"	d
__USB_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_CLK_DISABLE /;"	d
__USB_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_CLK_ENABLE /;"	d
__USB_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_CLK_SLEEP_DISABLE /;"	d
__USB_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_CLK_SLEEP_ENABLE /;"	d
__USB_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_FORCE_RESET /;"	d
__USB_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_IS_CLK_DISABLED /;"	d
__USB_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_IS_CLK_ENABLED /;"	d
__USB_OTG_FS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_DISABLE /;"	d
__USB_OTG_FS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_ENABLE /;"	d
__USB_OTG_FS_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_SLEEP_DISABLE /;"	d
__USB_OTG_FS_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_CLK_SLEEP_ENABLE /;"	d
__USB_OTG_FS_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_FORCE_RESET /;"	d
__USB_OTG_FS_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_FS_RELEASE_RESET /;"	d
__USB_OTG_HS_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_HS_CLK_DISABLE /;"	d
__USB_OTG_HS_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_HS_CLK_ENABLE /;"	d
__USB_OTG_HS_ULPI_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_HS_ULPI_CLK_DISABLE /;"	d
__USB_OTG_HS_ULPI_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_OTG_HS_ULPI_CLK_ENABLE /;"	d
__USB_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __USB_RELEASE_RESET /;"	d
__USED	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __USED /;"	d
__USED	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __USED /;"	d
__USED	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __USED /;"	d
__USED	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __USED /;"	d
__USED	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __USED$/;"	d
__USED	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __USED /;"	d
__USED	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USED /;"	d
__USUB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USUB16 /;"	d
__USUB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USUB16 /;"	d
__USUB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USUB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USUB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USUB16 /;"	d
__USUB8	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __USUB8 /;"	d
__USUB8	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __USUB8 /;"	d
__USUB8	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USUB8	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__USUB8	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __USUB8 /;"	d
__UXTAB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UXTAB16 /;"	d
__UXTAB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UXTAB16 /;"	d
__UXTAB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UXTAB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UXTAB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UXTAB16 /;"	d
__UXTB16	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __UXTB16 /;"	d
__UXTB16	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define     __UXTB16 /;"	d
__UXTB16	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UXTB16	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__UXTB16	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __UXTB16 /;"	d
__VECTOR_TABLE	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __VECTOR_TABLE /;"	d
__VECTOR_TABLE	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __VECTOR_TABLE /;"	d
__VECTOR_TABLE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __VECTOR_TABLE /;"	d
__VECTOR_TABLE	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __VECTOR_TABLE /;"	d
__VECTOR_TABLE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __VECTOR_TABLE /;"	d
__VECTOR_TABLE_ATTRIBUTE	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __VECTOR_TABLE_ATTRIBUTE /;"	d
__VECTOR_TABLE_ATTRIBUTE	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __VECTOR_TABLE_ATTRIBUTE /;"	d
__VECTOR_TABLE_ATTRIBUTE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __VECTOR_TABLE_ATTRIBUTE /;"	d
__VECTOR_TABLE_ATTRIBUTE	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __VECTOR_TABLE_ATTRIBUTE /;"	d
__VECTOR_TABLE_ATTRIBUTE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^#define __VECTOR_TABLE_ATTRIBUTE /;"	d
__VTOR_PRESENT	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define __VTOR_PRESENT /;"	d
__VTOR_PRESENT	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __VTOR_PRESENT /;"	d
__VTOR_PRESENT	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define __VTOR_PRESENT /;"	d
__VTOR_PRESENT	Drivers/CMSIS/Include/core_cm23.h	/^    #define __VTOR_PRESENT /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^#define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_armv81mml.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_armv8mbl.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_armv8mml.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm0.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm0plus.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm1.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm23.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm3.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm33.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm35p.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm4.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_cm7.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_sc000.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	Drivers/CMSIS/Include/core_sc300.h	/^    #define __Vendor_SysTickConfig /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_armcc.h	/^  #define __WEAK /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_armclang.h	/^  #define __WEAK /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  #define __WEAK /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_compiler.h	/^    #define __WEAK /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __WEAK /;"	d
__WEAK	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __WEAK /;"	d
__WFE	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __WFE /;"	d
__WFE	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __WFE /;"	d
__WFE	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __WFE /;"	d
__WFE	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __WFE(/;"	d
__WFE	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __WFE /;"	d
__WFI	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __WFI /;"	d
__WFI	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __WFI /;"	d
__WFI	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __WFI /;"	d
__WFI	Drivers/CMSIS/Include/cmsis_gcc.h	/^#define __WFI(/;"	d
__WFI	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __WFI /;"	d
__WIZCHIP	Core/Inc/wizchip_conf.h	/^typedef struct __WIZCHIP$/;"	s
__WWDG_CLK_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_CLK_DISABLE /;"	d
__WWDG_CLK_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_CLK_ENABLE /;"	d
__WWDG_CLK_SLEEP_DISABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_CLK_SLEEP_DISABLE /;"	d
__WWDG_CLK_SLEEP_ENABLE	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_CLK_SLEEP_ENABLE /;"	d
__WWDG_FORCE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_FORCE_RESET /;"	d
__WWDG_IS_CLK_DISABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_IS_CLK_DISABLED /;"	d
__WWDG_IS_CLK_ENABLED	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_IS_CLK_ENABLED /;"	d
__WWDG_RELEASE_RESET	Drivers/STM32G0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h	/^#define __WWDG_RELEASE_RESET /;"	d
__anon06ecc532010a	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon06ecc5320208	Drivers/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon06ecc532010a
__anon06ecc532030a	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon06ecc5320408	Drivers/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon06ecc532030a
__anon06ecc532050a	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon06ecc5320608	Drivers/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon06ecc532050a
__anon06ecc532070a	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	u
__anon06ecc5320808	Drivers/CMSIS/Include/core_cm0.h	/^  {$/;"	s	union:__anon06ecc532070a
__anon06ecc5320908	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon06ecc5320a08	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon06ecc5320b08	Drivers/CMSIS/Include/core_cm0.h	/^{$/;"	s
__anon06ecc973010a	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	u
__anon06ecc9730208	Drivers/CMSIS/Include/core_cm1.h	/^  {$/;"	s	union:__anon06ecc973010a
__anon06ecc973030a	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	u
__anon06ecc9730408	Drivers/CMSIS/Include/core_cm1.h	/^  {$/;"	s	union:__anon06ecc973030a
__anon06ecc973050a	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	u
__anon06ecc9730608	Drivers/CMSIS/Include/core_cm1.h	/^  {$/;"	s	union:__anon06ecc973050a
__anon06ecc973070a	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	u
__anon06ecc9730808	Drivers/CMSIS/Include/core_cm1.h	/^  {$/;"	s	union:__anon06ecc973070a
__anon06ecc9730908	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	s
__anon06ecc9730a08	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	s
__anon06ecc9730b08	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	s
__anon06ecc9730c08	Drivers/CMSIS/Include/core_cm1.h	/^{$/;"	s
__anon06ecd1f5010a	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon06ecd1f50208	Drivers/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon06ecd1f5010a
__anon06ecd1f5030a	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon06ecd1f50408	Drivers/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon06ecd1f5030a
__anon06ecd1f5050a	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon06ecd1f50608	Drivers/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon06ecd1f5050a
__anon06ecd1f5070a	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	u
__anon06ecd1f50808	Drivers/CMSIS/Include/core_cm3.h	/^  {$/;"	s	union:__anon06ecd1f5070a
__anon06ecd1f50908	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f50a08	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f50b08	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f50c08	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f50d08	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f50e0a	Drivers/CMSIS/Include/core_cm3.h	/^  {$/;"	u	struct:__anon06ecd1f50d08
__anon06ecd1f50f08	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f51008	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f51108	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd1f51208	Drivers/CMSIS/Include/core_cm3.h	/^{$/;"	s
__anon06ecd636010a	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon06ecd6360208	Drivers/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon06ecd636010a
__anon06ecd636030a	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon06ecd6360408	Drivers/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon06ecd636030a
__anon06ecd636050a	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon06ecd6360608	Drivers/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon06ecd636050a
__anon06ecd636070a	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	u
__anon06ecd6360808	Drivers/CMSIS/Include/core_cm4.h	/^  {$/;"	s	union:__anon06ecd636070a
__anon06ecd6360908	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6360a08	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6360b08	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6360c08	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6360d08	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6360e0a	Drivers/CMSIS/Include/core_cm4.h	/^  {$/;"	u	struct:__anon06ecd6360d08
__anon06ecd6360f08	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6361008	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6361108	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6361208	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ecd6361308	Drivers/CMSIS/Include/core_cm4.h	/^{$/;"	s
__anon06ece2f9010a	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	u
__anon06ece2f90208	Drivers/CMSIS/Include/core_cm7.h	/^  {$/;"	s	union:__anon06ece2f9010a
__anon06ece2f9030a	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	u
__anon06ece2f90408	Drivers/CMSIS/Include/core_cm7.h	/^  {$/;"	s	union:__anon06ece2f9030a
__anon06ece2f9050a	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	u
__anon06ece2f90608	Drivers/CMSIS/Include/core_cm7.h	/^  {$/;"	s	union:__anon06ece2f9050a
__anon06ece2f9070a	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	u
__anon06ece2f90808	Drivers/CMSIS/Include/core_cm7.h	/^  {$/;"	s	union:__anon06ece2f9070a
__anon06ece2f90908	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f90a08	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f90b08	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f90c08	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f90d08	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f90e0a	Drivers/CMSIS/Include/core_cm7.h	/^  {$/;"	u	struct:__anon06ece2f90d08
__anon06ece2f90f08	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f91008	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f91108	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f91208	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon06ece2f91308	Drivers/CMSIS/Include/core_cm7.h	/^{$/;"	s
__anon07a8c4330103	Core/Inc/httpServer.h	/^{$/;"	g
__anon12ab12080108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_cortex.h	/^{$/;"	s
__anon1372fa1c0108	Core/Inc/DHT.h	/^typedef struct {$/;"	s
__anon1372fa1c0203	Core/Inc/DHT.h	/^typedef enum {$/;"	g
__anon1372fa1c0308	Core/Inc/DHT.h	/^typedef struct {$/;"	s
__anon1f2444a70103	Core/Inc/STM32_EEPROM_SPI.h	/^typedef enum {$/;"	g
__anon27cf0196010a	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	u
__anon27cf01960208	Drivers/CMSIS/Include/core_cm0plus.h	/^  {$/;"	s	union:__anon27cf0196010a
__anon27cf0196030a	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	u
__anon27cf01960408	Drivers/CMSIS/Include/core_cm0plus.h	/^  {$/;"	s	union:__anon27cf0196030a
__anon27cf0196050a	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	u
__anon27cf01960608	Drivers/CMSIS/Include/core_cm0plus.h	/^  {$/;"	s	union:__anon27cf0196050a
__anon27cf0196070a	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	u
__anon27cf01960808	Drivers/CMSIS/Include/core_cm0plus.h	/^  {$/;"	s	union:__anon27cf0196070a
__anon27cf01960908	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	s
__anon27cf01960a08	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	s
__anon27cf01960b08	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	s
__anon27cf01960c08	Drivers/CMSIS/Include/core_cm0plus.h	/^{$/;"	s
__anon29fe87cd0103	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^{$/;"	g
__anon29fe87cd0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^{$/;"	s
__anon29fe87cd0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_exti.h	/^{$/;"	s
__anon2a524e270108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^{$/;"	s
__anon2a524e270208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^{$/;"	s
__anon2a524e270308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h	/^{$/;"	s
__anon2d834058010a	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	u
__anon2d8340580208	Drivers/CMSIS/Include/core_sc000.h	/^  {$/;"	s	union:__anon2d834058010a
__anon2d834058030a	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	u
__anon2d8340580408	Drivers/CMSIS/Include/core_sc000.h	/^  {$/;"	s	union:__anon2d834058030a
__anon2d834058050a	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	u
__anon2d8340580608	Drivers/CMSIS/Include/core_sc000.h	/^  {$/;"	s	union:__anon2d834058050a
__anon2d834058070a	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	u
__anon2d8340580808	Drivers/CMSIS/Include/core_sc000.h	/^  {$/;"	s	union:__anon2d834058070a
__anon2d8340580908	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	s
__anon2d8340580a08	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	s
__anon2d8340580b08	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	s
__anon2d8340580c08	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	s
__anon2d8340580d08	Drivers/CMSIS/Include/core_sc000.h	/^{$/;"	s
__anon2db989db010a	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	u
__anon2db989db0208	Drivers/CMSIS/Include/core_sc300.h	/^  {$/;"	s	union:__anon2db989db010a
__anon2db989db030a	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	u
__anon2db989db0408	Drivers/CMSIS/Include/core_sc300.h	/^  {$/;"	s	union:__anon2db989db030a
__anon2db989db050a	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	u
__anon2db989db0608	Drivers/CMSIS/Include/core_sc300.h	/^  {$/;"	s	union:__anon2db989db050a
__anon2db989db070a	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	u
__anon2db989db0808	Drivers/CMSIS/Include/core_sc300.h	/^  {$/;"	s	union:__anon2db989db070a
__anon2db989db0908	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db0a08	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db0b08	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db0c08	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db0d08	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db0e0a	Drivers/CMSIS/Include/core_sc300.h	/^  {$/;"	u	struct:__anon2db989db0d08
__anon2db989db0f08	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db1008	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db1108	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2db989db1208	Drivers/CMSIS/Include/core_sc300.h	/^{$/;"	s
__anon2e1226620108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^{$/;"	s
__anon2e1226620203	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h	/^{$/;"	g
__anon3bd4b8210108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^{$/;"	s
__anon3bd4b8210208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma_ex.h	/^{$/;"	s
__anon4daff44f0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^{$/;"	s
__anon4daff44f0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^{$/;"	s
__anon4daff44f0303	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^{$/;"	g
__anon4daff44f0403	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^{$/;"	g
__anon63aa98bf0108	Core/Inc/wizchip_conf.h	/^      {$/;"	s	union:__WIZCHIP::_IF
__anon63aa98bf0208	Core/Inc/wizchip_conf.h	/^      {$/;"	s	union:__WIZCHIP::_IF
__anon63aa98bf0303	Core/Inc/wizchip_conf.h	/^{$/;"	g
__anon63aa98bf0403	Core/Inc/wizchip_conf.h	/^{$/;"	g
__anon63aa98bf0503	Core/Inc/wizchip_conf.h	/^{$/;"	g
__anon63aa98bf0603	Core/Inc/wizchip_conf.h	/^{$/;"	g
__anon63aa98bf0703	Core/Inc/wizchip_conf.h	/^{$/;"	g
__anon6a8602f7010a	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	u
__anon6a8602f70208	Drivers/CMSIS/Include/core_armv81mml.h	/^  {$/;"	s	union:__anon6a8602f7010a
__anon6a8602f7030a	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	u
__anon6a8602f70408	Drivers/CMSIS/Include/core_armv81mml.h	/^  {$/;"	s	union:__anon6a8602f7030a
__anon6a8602f7050a	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	u
__anon6a8602f70608	Drivers/CMSIS/Include/core_armv81mml.h	/^  {$/;"	s	union:__anon6a8602f7050a
__anon6a8602f7070a	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	u
__anon6a8602f70808	Drivers/CMSIS/Include/core_armv81mml.h	/^  {$/;"	s	union:__anon6a8602f7070a
__anon6a8602f70908	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f70a08	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f70b08	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f70c08	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f70d08	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f70e0a	Drivers/CMSIS/Include/core_armv81mml.h	/^  {$/;"	u	struct:__anon6a8602f70d08
__anon6a8602f70f08	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f71008	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f71108	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f7120a	Drivers/CMSIS/Include/core_armv81mml.h	/^  union {$/;"	u	struct:__anon6a8602f71108
__anon6a8602f71308	Drivers/CMSIS/Include/core_armv81mml.h	/^  struct {$/;"	s	union:__anon6a8602f71108::__anon6a8602f7120a
__anon6a8602f71408	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f71508	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon6a8602f71608	Drivers/CMSIS/Include/core_armv81mml.h	/^{$/;"	s
__anon756d223a010a	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	u
__anon756d223a0208	Drivers/CMSIS/Include/core_cm35p.h	/^  {$/;"	s	union:__anon756d223a010a
__anon756d223a030a	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	u
__anon756d223a0408	Drivers/CMSIS/Include/core_cm35p.h	/^  {$/;"	s	union:__anon756d223a030a
__anon756d223a050a	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	u
__anon756d223a0608	Drivers/CMSIS/Include/core_cm35p.h	/^  {$/;"	s	union:__anon756d223a050a
__anon756d223a070a	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	u
__anon756d223a0808	Drivers/CMSIS/Include/core_cm35p.h	/^  {$/;"	s	union:__anon756d223a070a
__anon756d223a0908	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a0a08	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a0b08	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a0c08	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a0d08	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a0e0a	Drivers/CMSIS/Include/core_cm35p.h	/^  {$/;"	u	struct:__anon756d223a0d08
__anon756d223a0f08	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a1008	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a1108	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a120a	Drivers/CMSIS/Include/core_cm35p.h	/^  union {$/;"	u	struct:__anon756d223a1108
__anon756d223a1308	Drivers/CMSIS/Include/core_cm35p.h	/^  struct {$/;"	s	union:__anon756d223a1108::__anon756d223a120a
__anon756d223a1408	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a1508	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon756d223a1608	Drivers/CMSIS/Include/core_cm35p.h	/^{$/;"	s
__anon7858c4e80108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^{$/;"	s
__anon7858c4e80208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr_ex.h	/^{$/;"	s
__anon80daf2250103	Core/Inc/socket.h	/^{$/;"	g
__anon80daf2250203	Core/Inc/socket.h	/^{$/;"	g
__anon80daf2250303	Core/Inc/socket.h	/^{$/;"	g
__anon8b331ed40103	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h	/^{$/;"	g
__anon8c95057b0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^{$/;"	s
__anon8c95057b0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^{$/;"	s
__anon8c95057b0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^{$/;"	s
__anon8c95057b0408	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^{$/;"	s
__anon8c95057b0503	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^{$/;"	g
__anon8cc0e3cb0103	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^{$/;"	g
__anon8cc0e3cb0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^{$/;"	s
__anon8cc0e3cb0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_crc.h	/^{$/;"	s
__anon8ccbe8220103	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^{$/;"	g
__anon8ccbe8220203	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^{$/;"	g
__anon8cd035e50108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^{$/;"	s
__anon8cd035e50203	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^{$/;"	g
__anon8cd035e50303	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^{$/;"	g
__anon8cd035e50403	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_dma.h	/^{$/;"	g
__anon8d0a5e910108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^{$/;"	s
__anon8d0a5e910203	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^{$/;"	g
__anon8d0a5e910303	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^{$/;"	g
__anon8d0a5e910403	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^{$/;"	g
__anon8dc819ab0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^{$/;"	s
__anon8dc819ab0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^{$/;"	s
__anon8dc819ab0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h	/^{$/;"	s
__anon8de16c9f0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^{$/;"	s
__anon8de16c9f0203	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^{$/;"	g
__anon8de16c9f0303	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^{$/;"	g
__anon8defbf7d0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0408	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0508	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0608	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0708	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0808	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0908	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0a08	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	s
__anon8defbf7d0b03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	g
__anon8defbf7d0c03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	g
__anon8defbf7d0d03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	g
__anon8defbf7d0e03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	g
__anon8defbf7d0f03	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^{$/;"	g
__anon90f9dfd50103	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	g
__anon90f9dfd50208	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50308	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50408	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50508	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50608	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50708	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50808	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50908	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50a08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50b08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50c08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50d08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50e08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd50f08	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51008	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51108	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51208	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51308	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51408	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51508	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51608	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51708	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51808	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon90f9dfd51908	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g070xx.h	/^{$/;"	s
__anon9849d99e0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^{$/;"	s
__anon9849d99e0208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^{$/;"	s
__anon9849d99e0308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_adc.h	/^{$/;"	s
__anon98850a080108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h	/^{$/;"	s
__anon997a70810108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^{$/;"	s
__anon997a70810208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^{$/;"	s
__anon997a70810308	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h	/^{$/;"	s
__anon997cedce0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_rcc.h	/^{$/;"	s
__anon998c3b0e0103	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^{$/;"	g
__anon998c3b0e0203	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^{$/;"	g
__anon998c3b0e0303	Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h	/^{$/;"	g
__anonacbdd64b0108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart_ex.h	/^{$/;"	s
__anonaf31c3880108	Drivers/CMSIS/Include/mpu_armv7.h	/^typedef struct {$/;"	s
__anonaf31c7c90108	Drivers/CMSIS/Include/mpu_armv8.h	/^typedef struct {$/;"	s
__anonc91f1c840103	Core/Src/dhcp.c	/^{$/;"	g	file:
__anonc91f1c840208	Core/Src/dhcp.c	/^typedef struct {$/;"	s	file:
__anoncec3ad3b0103	Core/Inc/dhcp.h	/^{$/;"	g
__anone4869267010a	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	u
__anone48692670208	Drivers/CMSIS/Include/core_cm23.h	/^  {$/;"	s	union:__anone4869267010a
__anone4869267030a	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	u
__anone48692670408	Drivers/CMSIS/Include/core_cm23.h	/^  {$/;"	s	union:__anone4869267030a
__anone4869267050a	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	u
__anone48692670608	Drivers/CMSIS/Include/core_cm23.h	/^  {$/;"	s	union:__anone4869267050a
__anone4869267070a	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	u
__anone48692670808	Drivers/CMSIS/Include/core_cm23.h	/^  {$/;"	s	union:__anone4869267070a
__anone48692670908	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670a08	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670b08	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670c08	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670d08	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670e08	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692670f0a	Drivers/CMSIS/Include/core_cm23.h	/^  union {$/;"	u	struct:__anone48692670e08
__anone48692671008	Drivers/CMSIS/Include/core_cm23.h	/^  struct {$/;"	s	union:__anone48692670e08::__anone48692670f0a
__anone48692671108	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone48692671208	Drivers/CMSIS/Include/core_cm23.h	/^{$/;"	s
__anone4871ec8010a	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	u
__anone4871ec80208	Drivers/CMSIS/Include/core_cm33.h	/^  {$/;"	s	union:__anone4871ec8010a
__anone4871ec8030a	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	u
__anone4871ec80408	Drivers/CMSIS/Include/core_cm33.h	/^  {$/;"	s	union:__anone4871ec8030a
__anone4871ec8050a	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	u
__anone4871ec80608	Drivers/CMSIS/Include/core_cm33.h	/^  {$/;"	s	union:__anone4871ec8050a
__anone4871ec8070a	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	u
__anone4871ec80808	Drivers/CMSIS/Include/core_cm33.h	/^  {$/;"	s	union:__anone4871ec8070a
__anone4871ec80908	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec80a08	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec80b08	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec80c08	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec80d08	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec80e0a	Drivers/CMSIS/Include/core_cm33.h	/^  {$/;"	u	struct:__anone4871ec80d08
__anone4871ec80f08	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec81008	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec81108	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec8120a	Drivers/CMSIS/Include/core_cm33.h	/^  union {$/;"	u	struct:__anone4871ec81108
__anone4871ec81308	Drivers/CMSIS/Include/core_cm33.h	/^  struct {$/;"	s	union:__anone4871ec81108::__anone4871ec8120a
__anone4871ec81408	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec81508	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone4871ec81608	Drivers/CMSIS/Include/core_cm33.h	/^{$/;"	s
__anone806fab90108	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^{$/;"	s
__anone806fab90208	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim_ex.h	/^{$/;"	s
__anonecc56f190108	Core/Src/ssd1306.c	/^typedef struct {$/;"	s	file:
__anonf3629844010a	Core/Src/ZEZ-24CXX.c	/^    union {$/;"	u	function:float2Bytes	file:
__anonf3629844020a	Core/Src/ZEZ-24CXX.c	/^    union {$/;"	u	function:Bytes2float	file:
__anonfbdc68f50108	Drivers/CMSIS/Include/cmsis_gcc.h	/^  typedef struct {$/;"	s	function:__cmsis_start
__anonfbdc68f50208	Drivers/CMSIS/Include/cmsis_gcc.h	/^  typedef struct {$/;"	s	function:__cmsis_start
__anonffb016bb010a	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	u
__anonffb016bb0208	Drivers/CMSIS/Include/core_armv8mbl.h	/^  {$/;"	s	union:__anonffb016bb010a
__anonffb016bb030a	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	u
__anonffb016bb0408	Drivers/CMSIS/Include/core_armv8mbl.h	/^  {$/;"	s	union:__anonffb016bb030a
__anonffb016bb050a	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	u
__anonffb016bb0608	Drivers/CMSIS/Include/core_armv8mbl.h	/^  {$/;"	s	union:__anonffb016bb050a
__anonffb016bb070a	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	u
__anonffb016bb0808	Drivers/CMSIS/Include/core_armv8mbl.h	/^  {$/;"	s	union:__anonffb016bb070a
__anonffb016bb0908	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0a08	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0b08	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0c08	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0d08	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0e08	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb0f0a	Drivers/CMSIS/Include/core_armv8mbl.h	/^  union {$/;"	u	struct:__anonffb016bb0e08
__anonffb016bb1008	Drivers/CMSIS/Include/core_armv8mbl.h	/^  struct {$/;"	s	union:__anonffb016bb0e08::__anonffb016bb0f0a
__anonffb016bb1108	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb016bb1208	Drivers/CMSIS/Include/core_armv8mbl.h	/^{$/;"	s
__anonffb61ee6010a	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	u
__anonffb61ee60208	Drivers/CMSIS/Include/core_armv8mml.h	/^  {$/;"	s	union:__anonffb61ee6010a
__anonffb61ee6030a	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	u
__anonffb61ee60408	Drivers/CMSIS/Include/core_armv8mml.h	/^  {$/;"	s	union:__anonffb61ee6030a
__anonffb61ee6050a	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	u
__anonffb61ee60608	Drivers/CMSIS/Include/core_armv8mml.h	/^  {$/;"	s	union:__anonffb61ee6050a
__anonffb61ee6070a	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	u
__anonffb61ee60808	Drivers/CMSIS/Include/core_armv8mml.h	/^  {$/;"	s	union:__anonffb61ee6070a
__anonffb61ee60908	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee60a08	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee60b08	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee60c08	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee60d08	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee60e0a	Drivers/CMSIS/Include/core_armv8mml.h	/^  {$/;"	u	struct:__anonffb61ee60d08
__anonffb61ee60f08	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee61008	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee61108	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee6120a	Drivers/CMSIS/Include/core_armv8mml.h	/^  union {$/;"	u	struct:__anonffb61ee61108
__anonffb61ee61308	Drivers/CMSIS/Include/core_armv8mml.h	/^  struct {$/;"	s	union:__anonffb61ee61108::__anonffb61ee6120a
__anonffb61ee61408	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee61508	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__anonffb61ee61608	Drivers/CMSIS/Include/core_armv8mml.h	/^{$/;"	s
__arm_rsr	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __arm_rsr /;"	d
__arm_wsr	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __arm_wsr /;"	d
__cmsis_start	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE __NO_RETURN void
__copy_table_t	Drivers/CMSIS/Include/cmsis_gcc.h	/^  } __copy_table_t;$/;"	t	function:__cmsis_start	typeref:struct:__cmsis_start::__anonfbdc68f50108
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __disable_fault_irq /;"	d
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __disable_fault_irq(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __disable_fault_irq /;"	d
__disable_fault_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __disable_fault_irq /;"	d
__disable_irq	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __disable_irq(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__disable_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __disable_irq /;"	d
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_armcc.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __enable_fault_irq /;"	d
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __enable_fault_irq(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __enable_fault_irq /;"	d
__enable_fault_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __enable_fault_irq /;"	d
__enable_irq	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __enable_irq(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__enable_irq	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __enable_irq /;"	d
__env	Core/Src/syscalls.c	/^char *__env[1] = { 0 };$/;"	v	typeref:typename:char * [1]
__get_APSR	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_APSR	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_APSR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_APSR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_APSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_APSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __get_APSR /;"	d
__get_APSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __STATIC_INLINE  uint32_t __get_APSR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_APSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_APSR(/;"	d
__get_BASEPRI	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_BASEPRI	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_BASEPRI	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_BASEPRI	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_BASEPRI	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_BASEPRI(/;"	d
__get_CONTROL	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_CONTROL	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_CONTROL	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_CONTROL	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_CONTROL	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_CONTROL(/;"	d
__get_FAULTMASK	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_FAULTMASK	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_FAULTMASK	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_FAULTMASK	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_FAULTMASK	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_FAULTMASK(/;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_FPSCR	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __get_FPSCR /;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __get_FPSCR(/;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __get_FPSCR /;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __get_FPSCR(/;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_FPSCR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_FPSCR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __get_FPSCR /;"	d
__get_FPSCR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __get_FPSCR(/;"	d
__get_IPSR	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_IPSR	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_IPSR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_IPSR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_IPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_IPSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_IPSR(/;"	d
__get_MSP	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_MSP	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSP	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_MSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_MSP(/;"	d
__get_MSPLIM	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSPLIM	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSPLIM	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_MSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __get_MSPLIM(/;"	d
__get_MSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^   __IAR_FT uint32_t __get_MSPLIM(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__get_PRIMASK	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_PRIMASK	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PRIMASK	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PRIMASK	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PRIMASK	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_PRIMASK(/;"	d
__get_PSP	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_PSP	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSP	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_PSP(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_PSP(/;"	d
__get_PSPLIM	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSPLIM	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSPLIM	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_PSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __get_PSPLIM(/;"	d
__get_PSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT uint32_t __get_PSPLIM(void)$/;"	f	typeref:typename:__IAR_FT uint32_t
__get_xPSR	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__STATIC_INLINE uint32_t
__get_xPSR	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_xPSR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_xPSR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE uint32_t __get_xPSR(void)$/;"	f	typeref:typename:__STATIC_FORCEINLINE uint32_t
__get_xPSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_xPSR /;"	d
__get_xPSR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __get_xPSR(/;"	d
__has_builtin	Drivers/CMSIS/Include/cmsis_gcc.h	/^  #define __has_builtin(/;"	d
__iar_u32	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__packed struct  __iar_u32 { uint32_t v; };$/;"	s
__iar_uint16_read	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__IAR_FT uint16_t __iar_uint16_read(void const *ptr)$/;"	f	typeref:typename:__IAR_FT uint16_t
__iar_uint16_write	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)$/;"	f	typeref:typename:__IAR_FT void
__iar_uint32_read	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__IAR_FT uint32_t __iar_uint32_read(void const *ptr)$/;"	f	typeref:typename:__IAR_FT uint32_t
__iar_uint32_write	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)$/;"	f	typeref:typename:__IAR_FT void
__packed	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^    #define __packed /;"	d
__packed	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __packed /;"	d
__sbrk_heap_end	Core/Src/sysmem.c	/^static uint8_t *__sbrk_heap_end = NULL;$/;"	v	typeref:typename:uint8_t *	file:
__set_BASEPRI	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_BASEPRI	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_BASEPRI(/;"	d
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void __set_BASEPRI_MAX(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__set_BASEPRI_MAX	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_BASEPRI_MAX(/;"	d
__set_CONTROL	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_CONTROL	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_CONTROL	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_CONTROL	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_CONTROL	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_CONTROL(/;"	d
__set_FAULTMASK	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_FAULTMASK	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_FAULTMASK	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_FAULTMASK	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_FAULTMASK	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_FAULTMASK(/;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_FPSCR	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __set_FPSCR /;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_armclang.h	/^#define __set_FPSCR(/;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __set_FPSCR /;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^#define __set_FPSCR(/;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_FPSCR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __set_FPSCR /;"	d
__set_FPSCR	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __set_FPSCR(/;"	d
__set_MSP	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_MSP	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSP	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_MSP(/;"	d
__set_MSPLIM	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSPLIM	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSPLIM	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_MSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __set_MSPLIM(/;"	d
__set_MSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __set_MSPLIM(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__set_PRIMASK	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_PRIMASK	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PRIMASK	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PRIMASK	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PRIMASK	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_PRIMASK(/;"	d
__set_PSP	Drivers/CMSIS/Include/cmsis_armcc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_INLINE void
__set_PSP	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSP	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSP	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSP	Drivers/CMSIS/Include/cmsis_iccarm.h	/^  #define __set_PSP(/;"	d
__set_PSPLIM	Drivers/CMSIS/Include/cmsis_armclang.h	/^__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSPLIM	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSPLIM	Drivers/CMSIS/Include/cmsis_gcc.h	/^__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)$/;"	f	typeref:typename:__STATIC_FORCEINLINE void
__set_PSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    #define __set_PSPLIM(/;"	d
__set_PSPLIM	Drivers/CMSIS/Include/cmsis_iccarm.h	/^    __IAR_FT void   __set_PSPLIM(uint32_t value)$/;"	f	typeref:typename:__IAR_FT void
__weak	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^    #define __weak /;"	d
__weak	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h	/^#define __weak /;"	d
__zero_table_t	Drivers/CMSIS/Include/cmsis_gcc.h	/^  } __zero_table_t;$/;"	t	function:__cmsis_start	typeref:struct:__cmsis_start::__anonfbdc68f50208
_close	Core/Src/syscalls.c	/^int _close(int file)$/;"	f	typeref:typename:int
_deselect	Core/Inc/wizchip_conf.h	/^      void (*_deselect)(void);      \/\/\/< @ref \\_WIZCHIP_ deselected$/;"	m	struct:__WIZCHIP::_CS	typeref:typename:void (*)(void)
_enter	Core/Inc/wizchip_conf.h	/^      void (*_enter)  (void);       \/\/\/< crtical section enter $/;"	m	struct:__WIZCHIP::_CRIS	typeref:typename:void (*)(void)
_execve	Core/Src/syscalls.c	/^int _execve(char *name, char **argv, char **env)$/;"	f	typeref:typename:int
_exit	Core/Inc/wizchip_conf.h	/^      void (*_exit) (void);         \/\/\/< critial section exit  $/;"	m	struct:__WIZCHIP::_CRIS	typeref:typename:void (*)(void)
_exit	Core/Src/syscalls.c	/^void _exit (int status)$/;"	f	typeref:typename:void
_fork	Core/Src/syscalls.c	/^int _fork(void)$/;"	f	typeref:typename:int
_fstat	Core/Src/syscalls.c	/^int _fstat(int file, struct stat *st)$/;"	f	typeref:typename:int
_getpid	Core/Src/syscalls.c	/^int _getpid(void)$/;"	f	typeref:typename:int
_httpServer_webContent	Core/Inc/httpServer.h	/^typedef struct _httpServer_webContent$/;"	s
_isatty	Core/Src/syscalls.c	/^int _isatty(int file)$/;"	f	typeref:typename:int
_kill	Core/Src/syscalls.c	/^int _kill(int pid, int sig)$/;"	f	typeref:typename:int
_link	Core/Src/syscalls.c	/^int _link(char *old, char *new)$/;"	f	typeref:typename:int
_lseek	Core/Src/syscalls.c	/^int _lseek(int file, int ptr, int dir)$/;"	f	typeref:typename:int
_open	Core/Src/syscalls.c	/^int _open(char *path, int flags, ...)$/;"	f	typeref:typename:int
_read	Core/Src/syscalls.c	/^__attribute__((weak)) int _read(int file, char *ptr, int len)$/;"	f	typeref:typename:int
_read_burst	Core/Inc/wizchip_conf.h	/^         void    (*_read_burst)  (uint8_t* pBuf, uint16_t len);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0208	typeref:typename:void (*)(uint8_t * pBuf,uint16_t len)
_read_byte	Core/Inc/wizchip_conf.h	/^         uint8_t (*_read_byte)   (void);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0208	typeref:typename:uint8_t (*)(void)
_read_data	Core/Inc/wizchip_conf.h	/^         iodata_t  (*_read_data)   (uint32_t AddrSel);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0108	typeref:typename:iodata_t (*)(uint32_t AddrSel)
_reserved0	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon6a8602f7030a::__anon6a8602f70408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:7
_reserved0	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anonffb016bb030a::__anonffb016bb0408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anonffb016bb010a::__anonffb016bb0208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anonffb61ee6030a::__anonffb61ee60408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:7
_reserved0	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon06ecc532070a::__anon06ecc5320808	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon06ecc532030a::__anon06ecc5320408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon06ecc532010a::__anon06ecc5320208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon27cf0196030a::__anon27cf01960408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon27cf0196010a::__anon27cf01960208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon06ecc973070a::__anon06ecc9730808	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon06ecc973030a::__anon06ecc9730408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon06ecc973010a::__anon06ecc9730208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anone4869267030a::__anone48692670408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anone4869267010a::__anone48692670208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:1;               \/*!< bit:      9  Reserved *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon06ecd1f5030a::__anon06ecd1f50408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved *\/$/;"	m	struct:__anon06ecd1f5010a::__anon06ecd1f50208	typeref:typename:uint32_t:27
_reserved0	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anone4871ec8030a::__anone4871ec80408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:7
_reserved0	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon756d223a030a::__anon756d223a0408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:7
_reserved0	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:1;               \/*!< bit:      9  Reserved *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon06ecd636030a::__anon06ecd6360408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved *\/$/;"	m	struct:__anon06ecd636070a::__anon06ecd6360808	typeref:typename:uint32_t:29
_reserved0	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:16
_reserved0	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved0:1;               \/*!< bit:      9  Reserved *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon06ece2f9030a::__anon06ece2f90408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved *\/$/;"	m	struct:__anon06ece2f9070a::__anon06ece2f90808	typeref:typename:uint32_t:29
_reserved0	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:15
_reserved0	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon2d834058070a::__anon2d8340580808	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon2d834058030a::__anon2d8340580408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon2d834058010a::__anon2d8340580208	typeref:typename:uint32_t:28
_reserved0	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:1;               \/*!< bit:      9  Reserved *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:1
_reserved0	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon2db989db030a::__anon2db989db0408	typeref:typename:uint32_t:23
_reserved0	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved *\/$/;"	m	struct:__anon2db989db010a::__anon2db989db0208	typeref:typename:uint32_t:27
_reserved1	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved1:28;              \/*!< bit:  4..31  Reserved *\/$/;"	m	struct:__anon6a8602f7070a::__anon6a8602f70808	typeref:typename:uint32_t:28
_reserved1	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon6a8602f7050a::__anon6a8602f70608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon6a8602f7010a::__anon6a8602f70208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anonffb016bb070a::__anonffb016bb0808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anonffb016bb050a::__anonffb016bb0608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved1:28;              \/*!< bit:  4..31  Reserved *\/$/;"	m	struct:__anonffb61ee6070a::__anonffb61ee60808	typeref:typename:uint32_t:28
_reserved1	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anonffb61ee6050a::__anonffb61ee60608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anonffb61ee6010a::__anonffb61ee60208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon06ecc532070a::__anon06ecc5320808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon06ecc532050a::__anon06ecc5320608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon27cf0196070a::__anon27cf01960808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon27cf0196050a::__anon27cf01960608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon06ecc973070a::__anon06ecc9730808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_cm1.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon06ecc973050a::__anon06ecc9730608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anone4869267070a::__anone48692670808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anone4869267050a::__anone48692670608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon06ecd1f5070a::__anon06ecd1f50808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:8;               \/*!< bit: 16..23  Reserved *\/$/;"	m	struct:__anon06ecd1f5050a::__anon06ecd1f50608	typeref:typename:uint32_t:8
_reserved1	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved1:28;              \/*!< bit:  4..31  Reserved *\/$/;"	m	struct:__anone4871ec8070a::__anone4871ec80808	typeref:typename:uint32_t:28
_reserved1	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anone4871ec8050a::__anone4871ec80608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anone4871ec8010a::__anone4871ec80208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved1:28;              \/*!< bit:  4..31  Reserved *\/$/;"	m	struct:__anon756d223a070a::__anon756d223a0808	typeref:typename:uint32_t:28
_reserved1	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon756d223a050a::__anon756d223a0608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon756d223a010a::__anon756d223a0208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon06ecd636050a::__anon06ecd6360608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon06ecd636010a::__anon06ecd6360208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon06ece2f9050a::__anon06ece2f90608	typeref:typename:uint32_t:4
_reserved1	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon06ece2f9010a::__anon06ece2f90208	typeref:typename:uint32_t:7
_reserved1	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon2d834058070a::__anon2d8340580808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon2d834058050a::__anon2d8340580608	typeref:typename:uint32_t:3
_reserved1	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon2db989db070a::__anon2db989db0808	typeref:typename:uint32_t:30
_reserved1	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved1:8;               \/*!< bit: 16..23  Reserved *\/$/;"	m	struct:__anon2db989db050a::__anon2db989db0608	typeref:typename:uint32_t:8
_sbrk	Core/Src/sysmem.c	/^void *_sbrk(ptrdiff_t incr)$/;"	f	typeref:typename:void *
_select	Core/Inc/wizchip_conf.h	/^      void (*_select)  (void);      \/\/\/< @ref \\_WIZCHIP_ selected$/;"	m	struct:__WIZCHIP::_CS	typeref:typename:void (*)(void)
_st_http_request	Core/Inc/httpParser.h	/^typedef struct _st_http_request$/;"	s
_st_http_socket	Core/Inc/httpServer.h	/^typedef struct _st_http_socket$/;"	s
_stat	Core/Src/syscalls.c	/^int _stat(char *file, struct stat *st)$/;"	f	typeref:typename:int
_times	Core/Src/syscalls.c	/^int _times(struct tms *buf)$/;"	f	typeref:typename:int
_unlink	Core/Src/syscalls.c	/^int _unlink(char *name)$/;"	f	typeref:typename:int
_wait	Core/Src/syscalls.c	/^int _wait(int *status)$/;"	f	typeref:typename:int
_write	Core/Src/syscalls.c	/^__attribute__((weak)) int _write(int file, char *ptr, int len)$/;"	f	typeref:typename:int
_write_burst	Core/Inc/wizchip_conf.h	/^         void    (*_write_burst) (uint8_t* pBuf, uint16_t len);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0208	typeref:typename:void (*)(uint8_t * pBuf,uint16_t len)
_write_byte	Core/Inc/wizchip_conf.h	/^         void    (*_write_byte)  (uint8_t wb);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0208	typeref:typename:void (*)(uint8_t wb)
_write_data	Core/Inc/wizchip_conf.h	/^         void      (*_write_data)  (uint32_t AddrSel, iodata_t wb);$/;"	m	struct:__WIZCHIP::_IF::__anon63aa98bf0108	typeref:typename:void (*)(uint32_t AddrSel,iodata_t wb)
a	Core/Src/ZEZ-24CXX.c	/^      float a;$/;"	m	union:Bytes2float::__anonf3629844020a	typeref:typename:float	file:
a	Core/Src/ZEZ-24CXX.c	/^      float a;$/;"	m	union:float2Bytes::__anonf3629844010a	typeref:typename:float	file:
aa	Core/Src/dns.c	/^	uint8_t	aa;      \/* Authoratative answer *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
ad	Core/Src/main.c	/^uint8_t ad[4];$/;"	v	typeref:typename:uint8_t[4]
all	Debug/makefile	/^all: main-build$/;"	t
allSubnetsLocal	Core/Src/dhcp.c	/^   allSubnetsLocal         = 27,$/;"	e	enum:__anonc91f1c840103	file:
amp	Core/Src/main.c	/^const float amp[240] = {0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0./;"	v	typeref:typename:const float[240]
amp_carga	Core/Src/main.c	/^uint8_t amp_carga = 0;$/;"	v	typeref:typename:uint8_t
amp_rede	Core/Src/main.c	/^uint8_t amp_rede = 0;$/;"	v	typeref:typename:uint8_t
ancount	Core/Src/dns.c	/^	uint16_t ancount;	\/* Answer count *\/$/;"	m	struct:dhdr	typeref:typename:uint16_t	file:
arcount	Core/Src/dns.c	/^	uint16_t arcount;	\/* Additional record count *\/$/;"	m	struct:dhdr	typeref:typename:uint16_t	file:
arpCacheTimeout	Core/Src/dhcp.c	/^   arpCacheTimeout         = 35,$/;"	e	enum:__anonc91f1c840103	file:
assert_failed	Core/Src/main.c	/^void assert_failed(uint8_t *file, uint32_t line)$/;"	f	typeref:typename:void
assert_param	Core/Inc/stm32g0xx_hal_conf.h	/^#define assert_param(/;"	d
assert_param	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_adc.c	/^#define assert_param(/;"	d	file:
assert_param	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_dma.c	/^#define assert_param(/;"	d	file:
assert_param	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_ll_rcc.c	/^#define assert_param(/;"	d	file:
b	Drivers/CMSIS/Include/core_armv81mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon6a8602f7010a	typeref:struct:__anon6a8602f7010a::__anon6a8602f70208
b	Drivers/CMSIS/Include/core_armv81mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon6a8602f7030a	typeref:struct:__anon6a8602f7030a::__anon6a8602f70408
b	Drivers/CMSIS/Include/core_armv81mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon6a8602f7050a	typeref:struct:__anon6a8602f7050a::__anon6a8602f70608
b	Drivers/CMSIS/Include/core_armv81mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon6a8602f7070a	typeref:struct:__anon6a8602f7070a::__anon6a8602f70808
b	Drivers/CMSIS/Include/core_armv8mbl.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb016bb010a	typeref:struct:__anonffb016bb010a::__anonffb016bb0208
b	Drivers/CMSIS/Include/core_armv8mbl.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb016bb030a	typeref:struct:__anonffb016bb030a::__anonffb016bb0408
b	Drivers/CMSIS/Include/core_armv8mbl.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb016bb050a	typeref:struct:__anonffb016bb050a::__anonffb016bb0608
b	Drivers/CMSIS/Include/core_armv8mbl.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb016bb070a	typeref:struct:__anonffb016bb070a::__anonffb016bb0808
b	Drivers/CMSIS/Include/core_armv8mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb61ee6010a	typeref:struct:__anonffb61ee6010a::__anonffb61ee60208
b	Drivers/CMSIS/Include/core_armv8mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb61ee6030a	typeref:struct:__anonffb61ee6030a::__anonffb61ee60408
b	Drivers/CMSIS/Include/core_armv8mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb61ee6050a	typeref:struct:__anonffb61ee6050a::__anonffb61ee60608
b	Drivers/CMSIS/Include/core_armv8mml.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anonffb61ee6070a	typeref:struct:__anonffb61ee6070a::__anonffb61ee60808
b	Drivers/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc532010a	typeref:struct:__anon06ecc532010a::__anon06ecc5320208
b	Drivers/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc532030a	typeref:struct:__anon06ecc532030a::__anon06ecc5320408
b	Drivers/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc532050a	typeref:struct:__anon06ecc532050a::__anon06ecc5320608
b	Drivers/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc532070a	typeref:struct:__anon06ecc532070a::__anon06ecc5320808
b	Drivers/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon27cf0196010a	typeref:struct:__anon27cf0196010a::__anon27cf01960208
b	Drivers/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon27cf0196030a	typeref:struct:__anon27cf0196030a::__anon27cf01960408
b	Drivers/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon27cf0196050a	typeref:struct:__anon27cf0196050a::__anon27cf01960608
b	Drivers/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon27cf0196070a	typeref:struct:__anon27cf0196070a::__anon27cf01960808
b	Drivers/CMSIS/Include/core_cm1.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc973010a	typeref:struct:__anon06ecc973010a::__anon06ecc9730208
b	Drivers/CMSIS/Include/core_cm1.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc973030a	typeref:struct:__anon06ecc973030a::__anon06ecc9730408
b	Drivers/CMSIS/Include/core_cm1.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc973050a	typeref:struct:__anon06ecc973050a::__anon06ecc9730608
b	Drivers/CMSIS/Include/core_cm1.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecc973070a	typeref:struct:__anon06ecc973070a::__anon06ecc9730808
b	Drivers/CMSIS/Include/core_cm23.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4869267010a	typeref:struct:__anone4869267010a::__anone48692670208
b	Drivers/CMSIS/Include/core_cm23.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4869267030a	typeref:struct:__anone4869267030a::__anone48692670408
b	Drivers/CMSIS/Include/core_cm23.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4869267050a	typeref:struct:__anone4869267050a::__anone48692670608
b	Drivers/CMSIS/Include/core_cm23.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4869267070a	typeref:struct:__anone4869267070a::__anone48692670808
b	Drivers/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd1f5010a	typeref:struct:__anon06ecd1f5010a::__anon06ecd1f50208
b	Drivers/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd1f5030a	typeref:struct:__anon06ecd1f5030a::__anon06ecd1f50408
b	Drivers/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd1f5050a	typeref:struct:__anon06ecd1f5050a::__anon06ecd1f50608
b	Drivers/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd1f5070a	typeref:struct:__anon06ecd1f5070a::__anon06ecd1f50808
b	Drivers/CMSIS/Include/core_cm33.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4871ec8010a	typeref:struct:__anone4871ec8010a::__anone4871ec80208
b	Drivers/CMSIS/Include/core_cm33.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4871ec8030a	typeref:struct:__anone4871ec8030a::__anone4871ec80408
b	Drivers/CMSIS/Include/core_cm33.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4871ec8050a	typeref:struct:__anone4871ec8050a::__anone4871ec80608
b	Drivers/CMSIS/Include/core_cm33.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anone4871ec8070a	typeref:struct:__anone4871ec8070a::__anone4871ec80808
b	Drivers/CMSIS/Include/core_cm35p.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon756d223a010a	typeref:struct:__anon756d223a010a::__anon756d223a0208
b	Drivers/CMSIS/Include/core_cm35p.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon756d223a030a	typeref:struct:__anon756d223a030a::__anon756d223a0408
b	Drivers/CMSIS/Include/core_cm35p.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon756d223a050a	typeref:struct:__anon756d223a050a::__anon756d223a0608
b	Drivers/CMSIS/Include/core_cm35p.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon756d223a070a	typeref:struct:__anon756d223a070a::__anon756d223a0808
b	Drivers/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd636010a	typeref:struct:__anon06ecd636010a::__anon06ecd6360208
b	Drivers/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd636030a	typeref:struct:__anon06ecd636030a::__anon06ecd6360408
b	Drivers/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd636050a	typeref:struct:__anon06ecd636050a::__anon06ecd6360608
b	Drivers/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ecd636070a	typeref:struct:__anon06ecd636070a::__anon06ecd6360808
b	Drivers/CMSIS/Include/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ece2f9010a	typeref:struct:__anon06ece2f9010a::__anon06ece2f90208
b	Drivers/CMSIS/Include/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ece2f9030a	typeref:struct:__anon06ece2f9030a::__anon06ece2f90408
b	Drivers/CMSIS/Include/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ece2f9050a	typeref:struct:__anon06ece2f9050a::__anon06ece2f90608
b	Drivers/CMSIS/Include/core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon06ece2f9070a	typeref:struct:__anon06ece2f9070a::__anon06ece2f90808
b	Drivers/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2d834058010a	typeref:struct:__anon2d834058010a::__anon2d8340580208
b	Drivers/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2d834058030a	typeref:struct:__anon2d834058030a::__anon2d8340580408
b	Drivers/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2d834058050a	typeref:struct:__anon2d834058050a::__anon2d8340580608
b	Drivers/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2d834058070a	typeref:struct:__anon2d834058070a::__anon2d8340580808
b	Drivers/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2db989db010a	typeref:struct:__anon2db989db010a::__anon2db989db0208
b	Drivers/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2db989db030a	typeref:struct:__anon2db989db030a::__anon2db989db0408
b	Drivers/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2db989db050a	typeref:struct:__anon2db989db050a::__anon2db989db0608
b	Drivers/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon2db989db070a	typeref:struct:__anon2db989db070a::__anon2db989db0808
b1	Core/Src/main.c	/^#define b1 /;"	d	file:
b2	Core/Src/main.c	/^#define b2 /;"	d	file:
bootFileSize	Core/Src/dhcp.c	/^   bootFileSize            = 13,$/;"	e	enum:__anonc91f1c840103	file:
broadcastAddr	Core/Src/dhcp.c	/^   broadcastAddr           = 28,$/;"	e	enum:__anonc91f1c840103	file:
by	Core/Inc/wizchip_conf.h	/^      uint8_t by;       \/\/\/< set by @ref PHY_CONFBY_HW or @ref PHY_CONFBY_SW$/;"	m	struct:wiz_PhyConf_t	typeref:typename:uint8_t
bytes	Core/Src/ZEZ-24CXX.c	/^      uint8_t bytes[4];$/;"	m	union:Bytes2float::__anonf3629844020a	typeref:typename:uint8_t[4]	file:
bytes	Core/Src/ZEZ-24CXX.c	/^      uint8_t bytes[4];$/;"	m	union:float2Bytes::__anonf3629844010a	typeref:typename:uint8_t[4]	file:
bytes_temp	Core/Src/ZEZ-24CXX.c	/^uint8_t bytes_temp[4];$/;"	v	typeref:typename:uint8_t[4]
bytestowrite	Core/Src/ZEZ-24CXX.c	/^uint16_t bytestowrite (uint16_t size, uint16_t offset)$/;"	f	typeref:typename:uint16_t
c	Core/Src/main.c	/^char c[1]={9};$/;"	v	typeref:typename:char[1]
c1	Core/Src/main.c	/^uint16_t c1=0;$/;"	v	typeref:typename:uint16_t
c2	Core/Src/main.c	/^uint16_t c2=0;$/;"	v	typeref:typename:uint16_t
c3	Core/Src/main.c	/^uint16_t c3=0;$/;"	v	typeref:typename:uint16_t
c4	Core/Src/main.c	/^uint16_t c4=0;$/;"	v	typeref:typename:uint16_t
carga	Core/Src/main.c	/^bool carga=0;$/;"	v	typeref:typename:bool
chaddr	Core/Src/dhcp.c	/^	uint8_t  chaddr[16];    \/\/\/< DHCP client 6bytes MAC address. Others is filled to zero$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[16]	file:
check_DHCP_leasedIP	Core/Src/dhcp.c	/^int8_t check_DHCP_leasedIP(void)$/;"	f	typeref:typename:int8_t
check_DHCP_timeout	Core/Src/dhcp.c	/^uint8_t check_DHCP_timeout(void)$/;"	f	typeref:typename:uint8_t
ciaddr	Core/Src/dhcp.c	/^	uint8_t  ciaddr[4];     \/\/\/< @ref Request IP to DHCP sever$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[4]	file:
clean	Debug/Core/Src/subdir.mk	/^clean: clean-Core-2f-Src$/;"	t
clean	Debug/Core/Startup/subdir.mk	/^clean: clean-Core-2f-Startup$/;"	t
clean	Debug/Drivers/STM32G0xx_HAL_Driver/Src/subdir.mk	/^clean: clean-Drivers-2f-STM32G0xx_HAL_Driver-2f-Src$/;"	t
clean	Debug/makefile	/^clean:$/;"	t
clean-Core-2f-Src	Debug/Core/Src/subdir.mk	/^clean-Core-2f-Src:$/;"	t
clean-Core-2f-Startup	Debug/Core/Startup/subdir.mk	/^clean-Core-2f-Startup:$/;"	t
clean-Drivers-2f-STM32G0xx_HAL_Driver-2f-Src	Debug/Drivers/STM32G0xx_HAL_Driver/Src/subdir.mk	/^clean-Drivers-2f-STM32G0xx_HAL_Driver-2f-Src:$/;"	t
close	Core/Src/socket.c	/^int8_t close(uint8_t sn)$/;"	f	typeref:typename:int8_t
confg	Core/Src/main.c	/^bool confg=0;$/;"	v	typeref:typename:bool
connect	Core/Src/socket.c	/^int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)$/;"	f	typeref:typename:int8_t
cont	Core/Src/main.c	/^int cont = 1;$/;"	v	typeref:typename:int
content	Core/Inc/httpServer.h	/^	uint8_t * 	content;$/;"	m	struct:_httpServer_webContent	typeref:typename:uint8_t *
content_len	Core/Inc/httpServer.h	/^	uint32_t	content_len;$/;"	m	struct:_httpServer_webContent	typeref:typename:uint32_t
content_name	Core/Inc/httpServer.h	/^	uint8_t	*	content_name;$/;"	m	struct:_httpServer_webContent	typeref:typename:uint8_t *
contr_nobreak.bin	Debug/makefile	/^contr_nobreak.bin: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)$/;"	t
contr_nobreak.elf	Debug/makefile	/^contr_nobreak.elf contr_nobreak.map: $(OBJS) $(USER_OBJS) \/home\/popovicz\/nobreak_controle\/ST/;"	t
contr_nobreak.hex	Debug/makefile	/^contr_nobreak.hex: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)$/;"	t
contr_nobreak.list	Debug/makefile	/^contr_nobreak.list: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)$/;"	t
contr_nobreak.map	Debug/makefile	/^contr_nobreak.elf contr_nobreak.map: $(OBJS) $(USER_OBJS) \/home\/popovicz\/nobreak_controle\/ST/;"	t
cookieServer	Core/Src/dhcp.c	/^   cookieServer            = 8,$/;"	e	enum:__anonc91f1c840103	file:
crcstring	Core/Src/main.c	/^char crcstring[4];$/;"	v	typeref:typename:char[4]
crcval	Core/Src/main.c	/^uint16_t crcval = 0;$/;"	v	typeref:typename:uint16_t
cs_pin_eep	Core/Inc/STM32_EEPROM_SPI.h	/^#define cs_pin_eep /;"	d
cs_port_eep	Core/Inc/STM32_EEPROM_SPI.h	/^#define cs_port_eep /;"	d
ctlnetwork	Core/Src/wizchip_conf.c	/^int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)$/;"	f	typeref:typename:int8_t
ctlnetwork_type	Core/Inc/wizchip_conf.h	/^}ctlnetwork_type;$/;"	t	typeref:enum:__anon63aa98bf0403
ctlsock_type	Core/Inc/socket.h	/^}ctlsock_type;$/;"	t	typeref:enum:__anon80daf2250203
ctlsocket	Core/Src/socket.c	/^int8_t  ctlsocket(uint8_t sn, ctlsock_type cstype, void* arg)$/;"	f	typeref:typename:int8_t
ctlwizchip	Core/Src/wizchip_conf.c	/^int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)$/;"	f	typeref:typename:int8_t
ctlwizchip_type	Core/Inc/wizchip_conf.h	/^}ctlwizchip_type;$/;"	t	typeref:enum:__anon63aa98bf0303
d	Core/Src/main.c	/^char d[1]={8};$/;"	v	typeref:typename:char[1]
d1	Core/Src/main.c	/^uint8_t d1=231;$/;"	v	typeref:typename:uint8_t
d2	Core/Src/main.c	/^uint8_t d2=21;$/;"	v	typeref:typename:uint8_t
d3	Core/Src/main.c	/^uint8_t d3=31;$/;"	v	typeref:typename:uint8_t
data	Core/Src/main.c	/^char data;$/;"	v	typeref:typename:char
default.size.stdout	Debug/makefile	/^default.size.stdout: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)$/;"	t
defaultIPTTL	Core/Src/dhcp.c	/^   defaultIPTTL            = 23,$/;"	e	enum:__anonc91f1c840103	file:
default_ip_assign	Core/Src/dhcp.c	/^void default_ip_assign(void)$/;"	f	typeref:typename:void
default_ip_conflict	Core/Src/dhcp.c	/^void default_ip_conflict(void)$/;"	f	typeref:typename:void
default_ip_update	Core/Src/dhcp.c	/^void default_ip_update(void)$/;"	f	typeref:typename:void
dest	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t* dest;$/;"	m	struct:__cmsis_start::__anonfbdc68f50108	typeref:typename:uint32_t *
dest	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t* dest;$/;"	m	struct:__cmsis_start::__anonfbdc68f50208	typeref:typename:uint32_t *
dhcp	Core/Inc/wizchip_conf.h	/^   dhcp_mode dhcp;  \/\/\/< 1 - Static, 2 - DHCP$/;"	m	struct:wiz_NetInfo_t	typeref:typename:dhcp_mode
dhcpClassIdentifier	Core/Src/dhcp.c	/^   dhcpClassIdentifier     = 60,$/;"	e	enum:__anonc91f1c840103	file:
dhcpClientIdentifier	Core/Src/dhcp.c	/^   dhcpClientIdentifier    = 61,$/;"	e	enum:__anonc91f1c840103	file:
dhcpIPaddrLeaseTime	Core/Src/dhcp.c	/^   dhcpIPaddrLeaseTime     = 51,$/;"	e	enum:__anonc91f1c840103	file:
dhcpMaxMsgSize	Core/Src/dhcp.c	/^   dhcpMaxMsgSize          = 57,$/;"	e	enum:__anonc91f1c840103	file:
dhcpMessageType	Core/Src/dhcp.c	/^   dhcpMessageType         = 53,$/;"	e	enum:__anonc91f1c840103	file:
dhcpMsg	Core/Src/dhcp.c	/^   dhcpMsg                 = 56,$/;"	e	enum:__anonc91f1c840103	file:
dhcpOptionOverload	Core/Src/dhcp.c	/^   dhcpOptionOverload      = 52,$/;"	e	enum:__anonc91f1c840103	file:
dhcpParamRequest	Core/Src/dhcp.c	/^   dhcpParamRequest        = 55,$/;"	e	enum:__anonc91f1c840103	file:
dhcpRequestedIPaddr	Core/Src/dhcp.c	/^   dhcpRequestedIPaddr     = 50,$/;"	e	enum:__anonc91f1c840103	file:
dhcpServerIdentifier	Core/Src/dhcp.c	/^   dhcpServerIdentifier    = 54,$/;"	e	enum:__anonc91f1c840103	file:
dhcpT1value	Core/Src/dhcp.c	/^   dhcpT1value             = 58,$/;"	e	enum:__anonc91f1c840103	file:
dhcpT2value	Core/Src/dhcp.c	/^   dhcpT2value             = 59,$/;"	e	enum:__anonc91f1c840103	file:
dhcp_ip_assign	Core/Src/dhcp.c	/^void (*dhcp_ip_assign)(void)   = default_ip_assign;     \/* handler to be called when the IP add/;"	v	typeref:typename:void (*)(void)
dhcp_ip_conflict	Core/Src/dhcp.c	/^void (*dhcp_ip_conflict)(void) = default_ip_conflict;   \/* handler to be called when the IP add/;"	v	typeref:typename:void (*)(void)
dhcp_ip_update	Core/Src/dhcp.c	/^void (*dhcp_ip_update)(void)   = default_ip_update;     \/* handler to be called when the IP add/;"	v	typeref:typename:void (*)(void)
dhcp_lease_time	Core/Src/dhcp.c	/^uint32_t dhcp_lease_time   			= INFINITE_LEASETIME;$/;"	v	typeref:typename:uint32_t
dhcp_mode	Core/Inc/wizchip_conf.h	/^}dhcp_mode;$/;"	t	typeref:enum:__anon63aa98bf0603
dhcp_retry_count	Core/Src/dhcp.c	/^int8_t   dhcp_retry_count  = 0;                 $/;"	v	typeref:typename:int8_t
dhcp_state	Core/Src/dhcp.c	/^int8_t   dhcp_state        = STATE_DHCP_INIT;   \/\/ DHCP state$/;"	v	typeref:typename:int8_t
dhcp_tick_1s	Core/Src/dhcp.c	/^volatile uint32_t dhcp_tick_1s      = 0;                 \/\/ unit 1 second$/;"	v	typeref:typename:volatile uint32_t
dhcp_tick_next	Core/Src/dhcp.c	/^uint32_t dhcp_tick_next    			= DHCP_WAIT_TIME ;$/;"	v	typeref:typename:uint32_t
dhdr	Core/Src/dns.c	/^struct dhdr$/;"	s	file:
dht	Core/Src/main.c	/^void dht(void){$/;"	f	typeref:typename:void
dht11	Core/Src/main.c	/^char dht11[6];$/;"	v	typeref:typename:char[6]
disconnect	Core/Src/socket.c	/^int8_t disconnect(uint8_t sn)$/;"	f	typeref:typename:int8_t
dn_l	Core/Src/main.c	/^uint8_t dn_l[4]={8,8,8,8};           \/\/$/;"	v	typeref:typename:uint8_t[4]
dns	Core/Inc/wizchip_conf.h	/^   uint8_t dns[4];  \/\/\/< DNS server IP Address$/;"	m	struct:wiz_NetInfo_t	typeref:typename:uint8_t[4]
dns	Core/Src/dhcp.c	/^   dns                     = 6,$/;"	e	enum:__anonc91f1c840103	file:
dns_1s_tick	Core/Src/dns.c	/^uint32_t dns_1s_tick;   \/\/ for timout of DNS processing$/;"	v	typeref:typename:uint32_t
dns_answer	Core/Src/dns.c	/^uint8_t * dns_answer(uint8_t * msg, uint8_t * cp, uint8_t * ip_from_dns)$/;"	f	typeref:typename:uint8_t *
dns_question	Core/Src/dns.c	/^uint8_t * dns_question(uint8_t * msg, uint8_t * cp)$/;"	f	typeref:typename:uint8_t *
domainName	Core/Src/dhcp.c	/^   domainName              = 15,$/;"	e	enum:__anonc91f1c840103	file:
duplex	Core/Inc/wizchip_conf.h	/^      uint8_t duplex;   \/\/\/< set by @ref PHY_DUPLEX_HALF @ref PHY_DUPLEX_FULL $/;"	m	struct:wiz_PhyConf_t	typeref:typename:uint8_t
dut_carga	Core/Src/main.c	/^uint16_t dut_carga =0;$/;"	v	typeref:typename:uint16_t
eepp1	Core/Src/main.c	/^char eepp1[6];$/;"	v	typeref:typename:char[6]
eepp2	Core/Src/main.c	/^char eepp2[6];$/;"	v	typeref:typename:char[6]
endOption	Core/Src/dhcp.c	/^   endOption               = 255$/;"	e	enum:__anonc91f1c840103	file:
energ	Core/Src/main.c	/^char energ = 'X';$/;"	v	typeref:typename:char
energia	Core/Src/main.c	/^char energia[] = {"        "};$/;"	v	typeref:typename:char[]
enviaUDP	Core/Src/main.c	/^int enviaUDP(int ch)$/;"	f	typeref:typename:int
environ	Core/Src/syscalls.c	/^char **environ = __env;$/;"	v	typeref:typename:char **
ethernetEncapsulation	Core/Src/dhcp.c	/^   ethernetEncapsulation   = 36,$/;"	e	enum:__anonc91f1c840103	file:
evb	Core/Src/main.c	/^void evb(unsigned char bt)$/;"	f	typeref:typename:void
evintm	Core/Src/main.c	/^uint16_t evintm(uint16_t v, unsigned char q)$/;"	f	typeref:typename:uint16_t
evm	Core/Src/main.c	/^uint8_t evm(unsigned char bt)$/;"	f	typeref:typename:uint8_t
extentionsPath	Core/Src/dhcp.c	/^   extentionsPath          = 18,$/;"	e	enum:__anonc91f1c840103	file:
fail-specified-linker-script-missing	Debug/makefile	/^fail-specified-linker-script-missing:$/;"	t
feito	Core/Src/main.c	/^bool feito = 0;$/;"	v	typeref:typename:bool
file	Core/Src/dhcp.c	/^	uint8_t  file[128];     \/\/\/< No use$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[128]	file:
file_len	Core/Inc/httpServer.h	/^	uint32_t 		file_len;$/;"	m	struct:_st_http_socket	typeref:typename:uint32_t
file_name	Core/Inc/httpServer.h	/^	uint8_t			file_name[MAX_CONTENT_NAME_LEN];$/;"	m	struct:_st_http_socket	typeref:typename:uint8_t[]
file_offset	Core/Inc/httpServer.h	/^	uint32_t 		file_offset; \/\/ (start addr + sent size...)$/;"	m	struct:_st_http_socket	typeref:typename:uint32_t
file_start	Core/Inc/httpServer.h	/^	uint32_t 		file_start;$/;"	m	struct:_st_http_socket	typeref:typename:uint32_t
find_http_uri_type	Core/Src/httpParser.c	/^void find_http_uri_type($/;"	f	typeref:typename:void
flags	Core/Src/dhcp.c	/^	uint16_t flags;         \/\/\/< @ref DHCP_FLAGSBROADCAST or @ref DHCP_FLAGSUNICAST$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint16_t	file:
float2Bytes	Core/Src/ZEZ-24CXX.c	/^void float2Bytes(uint8_t * ftoa_bytes_temp,float float_variable)$/;"	f	typeref:typename:void
gState	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  __IO HAL_UART_StateTypeDef    gState;              \/*!< UART state information related to glo/;"	m	struct:__UART_HandleTypeDef	typeref:typename:__IO HAL_UART_StateTypeDef
get16	Core/Src/dns.c	/^uint16_t get16(uint8_t * s)$/;"	f	typeref:typename:uint16_t
getDHCPLeasetime	Core/Src/dhcp.c	/^uint32_t getDHCPLeasetime(void)$/;"	f	typeref:typename:uint32_t
getDNSfromDHCP	Core/Src/dhcp.c	/^void getDNSfromDHCP(uint8_t* ip)$/;"	f	typeref:typename:void
getGAR	Core/Inc/w5500.h	/^#define getGAR(/;"	d
getGWfromDHCP	Core/Src/dhcp.c	/^void getGWfromDHCP(uint8_t* ip)$/;"	f	typeref:typename:void
getIMR	Core/Inc/w5500.h	/^#define getIMR(/;"	d
getINTLEVEL	Core/Inc/w5500.h	/^#define getINTLEVEL(/;"	d
getIPfromDHCP	Core/Src/dhcp.c	/^void getIPfromDHCP(uint8_t* ip)$/;"	f	typeref:typename:void
getIR	Core/Inc/w5500.h	/^#define getIR(/;"	d
getLine	Core/Src/DHT.c	/^#define getLine(/;"	d	file:
getMR	Core/Inc/w5500.h	/^#define getMR(/;"	d
getPHAR	Core/Inc/w5500.h	/^#define getPHAR(/;"	d
getPHYCFGR	Core/Inc/w5500.h	/^#define getPHYCFGR(/;"	d
getPMAGIC	Core/Inc/w5500.h	/^#define getPMAGIC(/;"	d
getPMRU	Core/Inc/w5500.h	/^#define getPMRU(/;"	d
getPSID	Core/Inc/w5500.h	/^#define getPSID(/;"	d
getPTIMER	Core/Inc/w5500.h	/^#define getPTIMER(/;"	d
getRCR	Core/Inc/w5500.h	/^#define getRCR(/;"	d
getRTR	Core/Inc/w5500.h	/^#define getRTR(/;"	d
getSHAR	Core/Inc/w5500.h	/^#define getSHAR(/;"	d
getSIMR	Core/Inc/w5500.h	/^#define getSIMR(/;"	d
getSIPR	Core/Inc/w5500.h	/^#define getSIPR(/;"	d
getSIR	Core/Inc/w5500.h	/^#define getSIR(/;"	d
getSNfromDHCP	Core/Src/dhcp.c	/^void getSNfromDHCP(uint8_t* ip)$/;"	f	typeref:typename:void
getSUBR	Core/Inc/w5500.h	/^#define getSUBR(/;"	d
getSn_CR	Core/Inc/w5500.h	/^#define getSn_CR(/;"	d
getSn_DHAR	Core/Inc/w5500.h	/^#define getSn_DHAR(/;"	d
getSn_DIPR	Core/Inc/w5500.h	/^#define getSn_DIPR(/;"	d
getSn_DPORT	Core/Inc/w5500.h	/^#define getSn_DPORT(/;"	d
getSn_FRAG	Core/Inc/w5500.h	/^#define getSn_FRAG(/;"	d
getSn_IMR	Core/Inc/w5500.h	/^#define getSn_IMR(/;"	d
getSn_IR	Core/Inc/w5500.h	/^#define getSn_IR(/;"	d
getSn_KPALVTR	Core/Inc/w5500.h	/^#define getSn_KPALVTR(/;"	d
getSn_MR	Core/Inc/w5500.h	/^#define getSn_MR(/;"	d
getSn_MSSR	Core/Inc/w5500.h	/^#define getSn_MSSR(/;"	d
getSn_PORT	Core/Inc/w5500.h	/^#define getSn_PORT(/;"	d
getSn_RXBUF_SIZE	Core/Inc/w5500.h	/^#define getSn_RXBUF_SIZE(/;"	d
getSn_RX_RD	Core/Inc/w5500.h	/^#define getSn_RX_RD(/;"	d
getSn_RX_RSR	Core/Src/w5500.c	/^uint16_t getSn_RX_RSR(uint8_t sn)$/;"	f	typeref:typename:uint16_t
getSn_RX_WR	Core/Inc/w5500.h	/^#define getSn_RX_WR(/;"	d
getSn_RxMAX	Core/Inc/w5500.h	/^#define getSn_RxMAX(/;"	d
getSn_SR	Core/Inc/w5500.h	/^#define getSn_SR(/;"	d
getSn_TOS	Core/Inc/w5500.h	/^#define getSn_TOS(/;"	d
getSn_TTL	Core/Inc/w5500.h	/^#define getSn_TTL(/;"	d
getSn_TXBUF_SIZE	Core/Inc/w5500.h	/^#define getSn_TXBUF_SIZE(/;"	d
getSn_TX_FSR	Core/Src/w5500.c	/^uint16_t getSn_TX_FSR(uint8_t sn)$/;"	f	typeref:typename:uint16_t
getSn_TX_RD	Core/Inc/w5500.h	/^#define getSn_TX_RD(/;"	d
getSn_TX_WR	Core/Inc/w5500.h	/^#define getSn_TX_WR(/;"	d
getSn_TxMAX	Core/Inc/w5500.h	/^#define getSn_TxMAX(/;"	d
getUIPR	Core/Inc/w5500.h	/^#define getUIPR(/;"	d
getUPORTR	Core/Inc/w5500.h	/^#define getUPORTR(/;"	d
getVERSIONR	Core/Inc/w5500.h	/^#define getVERSIONR(/;"	d
get_http_param_value	Core/Src/httpParser.c	/^uint8_t * get_http_param_value($/;"	f	typeref:typename:uint8_t *
get_http_param_value	Core/Src/httpParser.c	/^uint8_t * get_http_param_value(char* uri, char* param_name)$/;"	f	typeref:typename:uint8_t *
get_http_uri_name	Core/Src/httpParser.c	/^uint8_t * get_http_uri_name(uint8_t * uri)$/;"	f	typeref:typename:uint8_t *
get_http_uri_name	Core/Src/httpParser.c	/^uint8_t get_http_uri_name(uint8_t * uri, uint8_t * uri_buf)$/;"	f	typeref:typename:uint8_t
getsockopt	Core/Src/socket.c	/^int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)$/;"	f	typeref:typename:int8_t
gg0	Core/Src/main.c	/^char gg0[]= {"---"};$/;"	v	typeref:typename:char[]
gg1	Core/Src/main.c	/^char gg1[]= {"---"};$/;"	v	typeref:typename:char[]
gg2	Core/Src/main.c	/^char gg2[]= {"---"};$/;"	v	typeref:typename:char[]
gg3	Core/Src/main.c	/^char gg3[]= {"---"};$/;"	v	typeref:typename:char[]
giaddr	Core/Src/dhcp.c	/^	uint8_t  giaddr[4];     \/\/\/< No use$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[4]	file:
goToInput	Core/Src/DHT.c	/^static void goToInput(DHT_sensor *sensor) {$/;"	f	typeref:typename:void	file:
goToOutput	Core/Src/DHT.c	/^static void goToOutput(DHT_sensor *sensor) {$/;"	f	typeref:typename:void	file:
grava1	Core/Src/main.c	/^uint8_t grava1[8]={1,2,3,4,5,6,7,8};$/;"	v	typeref:typename:uint8_t[8]
grava_eep	Core/Src/main.c	/^void grava_eep(void)$/;"	f	typeref:typename:void
gw	Core/Inc/wizchip_conf.h	/^   uint8_t gw[4];   \/\/\/< Gateway IP Address$/;"	m	struct:wiz_NetInfo_t	typeref:typename:uint8_t[4]
gw_l	Core/Src/main.c	/^uint8_t gw_l[4]={192,168,0,1};       \/\/ip local$/;"	v	typeref:typename:uint8_t[4]
hadc1	Core/Src/main.c	/^ADC_HandleTypeDef hadc1;$/;"	v	typeref:typename:ADC_HandleTypeDef
hcrc	Core/Src/main.c	/^CRC_HandleTypeDef hcrc;$/;"	v	typeref:typename:CRC_HandleTypeDef
hdma	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^  DMA_HandleTypeDef                  *hdma[7];          \/*!< DMA Handlers array$/;"	m	struct:__TIM_HandleTypeDef	typeref:typename:DMA_HandleTypeDef * [7]
hdma_adc1	Core/Src/main.c	/^DMA_HandleTypeDef hdma_adc1;$/;"	v	typeref:typename:DMA_HandleTypeDef
hdmarx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  DMA_HandleTypeDef          *hdmarx;        \/*!< I2C Rx DMA handle parameters              *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hdmarx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  DMA_HandleTypeDef          *hdmarx;        \/*!< SPI Rx DMA Handle parameters             *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hdmarx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  DMA_HandleTypeDef        *hdmarx;                  \/*!< UART Rx DMA Handle parameters      *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hdmatx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  DMA_HandleTypeDef          *hdmatx;        \/*!< I2C Tx DMA handle parameters              *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hdmatx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  DMA_HandleTypeDef          *hdmatx;        \/*!< SPI Tx DMA Handle parameters             *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hdmatx	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  DMA_HandleTypeDef        *hdmatx;                  \/*!< UART Tx DMA Handle parameters      *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:DMA_HandleTypeDef *
hextochar	Core/Src/main.c	/^unsigned char hextochar(char c1, char c2)$/;"	f	typeref:typename:unsigned char
hextoint	Core/Src/main.c	/^unsigned int hextoint(char c1, char c2, char c3, char c4)$/;"	f	typeref:typename:unsigned int
hi2c2	Core/Src/main.c	/^I2C_HandleTypeDef hi2c2;$/;"	v	typeref:typename:I2C_HandleTypeDef
hlen	Core/Src/dhcp.c	/^	uint8_t  hlen;          \/\/\/< @ref DHCP_HLENETHERNET$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t	file:
hops	Core/Src/dhcp.c	/^	uint8_t  hops;          \/\/\/< @ref DHCP_HOPS$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t	file:
hostName	Core/Src/dhcp.c	/^   hostName                = 12,$/;"	e	enum:__anonc91f1c840103	file:
hspi1	Core/Src/main.c	/^SPI_HandleTypeDef hspi1;$/;"	v	typeref:typename:SPI_HandleTypeDef
htim3	Core/Src/main.c	/^TIM_HandleTypeDef htim3;$/;"	v	typeref:typename:TIM_HandleTypeDef
htim6	Core/Src/main.c	/^TIM_HandleTypeDef htim6;$/;"	v	typeref:typename:TIM_HandleTypeDef
htim7	Core/Src/main.c	/^TIM_HandleTypeDef htim7;$/;"	v	typeref:typename:TIM_HandleTypeDef
httpServer_webContent	Core/Inc/httpServer.h	/^}httpServer_webContent;$/;"	t	typeref:struct:_httpServer_webContent
http_get_cgi_handler	Core/Src/httpUtil.c	/^uint8_t http_get_cgi_handler(uint8_t * uri_name, uint8_t * buf, uint32_t * file_len)$/;"	f	typeref:typename:uint8_t
http_post_cgi_handler	Core/Src/httpUtil.c	/^uint8_t http_post_cgi_handler(uint8_t * uri_name, st_http_request * p_http_request, uint8_t * bu/;"	f	typeref:typename:uint8_t
htype	Core/Src/dhcp.c	/^	uint8_t  htype;         \/\/\/< @ref DHCP_HTYPE10MB or @ref DHCP_HTYPE100MB$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t	file:
huart1	Core/Src/main.c	/^UART_HandleTypeDef huart1;$/;"	v	typeref:typename:UART_HandleTypeDef
hum	Core/Inc/DHT.h	/^	float hum;$/;"	m	struct:__anon1372fa1c0108	typeref:typename:float
id	Core/Inc/wizchip_conf.h	/^   uint8_t   id[6];                 \/\/\/< @b WIZCHIP ID such as @b 5100, @b 5200, @b 5500, and/;"	m	struct:__WIZCHIP	typeref:typename:uint8_t[6]
id	Core/Src/dns.c	/^	uint16_t id;   \/* Identification *\/$/;"	m	struct:dhdr	typeref:typename:uint16_t	file:
id1	Core/Src/main.c	/^struct u_id id1 = { 0x0, 0x1, 0x2, 0x3 };$/;"	v	typeref:struct:u_id
id2	Core/Src/main.c	/^struct u_id id2;$/;"	v	typeref:struct:u_id
idt	Core/Src/main.c	/^uint8_t idt[4] = {1,2,3,4};$/;"	v	typeref:typename:uint8_t[4]
ifMTU	Core/Src/dhcp.c	/^   ifMTU                   = 26,$/;"	e	enum:__anonc91f1c840103	file:
if_mode	Core/Inc/wizchip_conf.h	/^   uint16_t  if_mode;               \/\/\/< host interface mode$/;"	m	struct:__WIZCHIP	typeref:typename:uint16_t
impressServer	Core/Src/dhcp.c	/^   impressServer           = 10,$/;"	e	enum:__anonc91f1c840103	file:
inet_addr_	Core/Src/httpParser.c	/^void inet_addr_(uint8_t * addr, uint8_t *ip)$/;"	f	typeref:typename:void
init_udp	Core/Src/main.c	/^void init_udp() {$/;"	f	typeref:typename:void
initialise_monitor_handles	Core/Src/syscalls.c	/^void initialise_monitor_handles()$/;"	f	typeref:typename:void
intr_kind	Core/Inc/wizchip_conf.h	/^}intr_kind;$/;"	t	typeref:enum:__anon63aa98bf0503
inv_off	Core/Src/main.c	/^#define inv_off /;"	d	file:
inv_on	Core/Src/main.c	/^#define inv_on /;"	d	file:
iodata_t	Core/Inc/wizchip_conf.h	/^   typedef   uint8_t   iodata_t;$/;"	t	typeref:typename:uint8_t
ip	Core/Inc/wizchip_conf.h	/^   uint8_t ip[4];   \/\/\/< Source IP Address$/;"	m	struct:wiz_NetInfo_t	typeref:typename:uint8_t[4]
ip_assigned	Core/Src/main.c	/^volatile bool ip_assigned = false;$/;"	v	typeref:typename:volatile bool
ip_l	Core/Src/main.c	/^uint8_t ip_l[4]={192,168,0,81};      \/\/$/;"	v	typeref:typename:uint8_t[4]
ip_lt	Core/Src/main.c	/^uint8_t ip_lt[4]={192,168,4,1};      \/\/ip local Trampo$/;"	v	typeref:typename:uint8_t[4]
ip_s	Core/Src/main.c	/^uint8_t ip_s[4]={192,168,0,29};      \/\/ip do servidor$/;"	v	typeref:typename:uint8_t[4]
key	Core/Src/main.c	/^uint8_t key[5] = {1,2,3,4,5};$/;"	v	typeref:typename:uint8_t[5]
kk0	Core/Src/main.c	/^char kk0[]= {"---"};$/;"	v	typeref:typename:char[]
kk1	Core/Src/main.c	/^char kk1[]= {"---"};$/;"	v	typeref:typename:char[]
kk2	Core/Src/main.c	/^char kk2[]= {"---"};$/;"	v	typeref:typename:char[]
kk3	Core/Src/main.c	/^char kk3[]= {"---"};$/;"	v	typeref:typename:char[]
lastHum	Core/Inc/DHT.h	/^	float lastHum;			 \/\/  $/;"	m	struct:__anon1372fa1c0308	typeref:typename:float
lastPollingTime	Core/Inc/DHT.h	/^	uint32_t lastPollingTime;\/\/   $/;"	m	struct:__anon1372fa1c0308	typeref:typename:uint32_t
lastTemp	Core/Inc/DHT.h	/^	float lastTemp;			 \/\/  $/;"	m	struct:__anon1372fa1c0308	typeref:typename:float
ledvd_off	Core/Src/main.c	/^#define ledvd_off /;"	d	file:
ledvd_on	Core/Src/main.c	/^#define ledvd_on /;"	d	file:
ledvm_off	Core/Src/main.c	/^#define ledvm_off /;"	d	file:
ledvm_on	Core/Src/main.c	/^#define ledvm_on /;"	d	file:
len	Core/Src/main.c	/^uint16_t len;$/;"	v	typeref:typename:uint16_t
lineDown	Core/Src/DHT.c	/^#define lineDown(/;"	d	file:
lineUp	Core/Src/DHT.c	/^#define lineUp(/;"	d	file:
listen	Core/Src/socket.c	/^int8_t listen(uint8_t sn)$/;"	f	typeref:typename:int8_t
livingRoom	Core/Src/main.c	/^static DHT_sensor livingRoom = {GPIOB, GPIO_PIN_2, DHT11, 0};$/;"	v	typeref:typename:DHT_sensor	file:
llreg_u	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  union llreg_u{$/;"	u	function:__SMLALD
llreg_u	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  union llreg_u{$/;"	u	function:__SMLALDX
llreg_u	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  union llreg_u{$/;"	u	function:__SMLSLD
llreg_u	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  union llreg_u{$/;"	u	function:__SMLSLDX
llreg_u	Drivers/CMSIS/Include/cmsis_gcc.h	/^  union llreg_u{$/;"	u	function:__SMLALD
llreg_u	Drivers/CMSIS/Include/cmsis_gcc.h	/^  union llreg_u{$/;"	u	function:__SMLALDX
llreg_u	Drivers/CMSIS/Include/cmsis_gcc.h	/^  union llreg_u{$/;"	u	function:__SMLSLD
llreg_u	Drivers/CMSIS/Include/cmsis_gcc.h	/^  union llreg_u{$/;"	u	function:__SMLSLDX
logServer	Core/Src/dhcp.c	/^   logServer               = 7,$/;"	e	enum:__anonc91f1c840103	file:
lprServer	Core/Src/dhcp.c	/^   lprServer               = 9,$/;"	e	enum:__anonc91f1c840103	file:
m1	Core/Src/main.c	/^float m1=0;$/;"	v	typeref:typename:float
m2	Core/Src/main.c	/^float m2=0;$/;"	v	typeref:typename:float
m3	Core/Src/main.c	/^float m3=0;$/;"	v	typeref:typename:float
m4	Core/Src/main.c	/^float m4=0;$/;"	v	typeref:typename:float
mac	Core/Inc/wizchip_conf.h	/^   uint8_t mac[6];  \/\/\/< Source Mac Address$/;"	m	struct:wiz_NetInfo_t	typeref:typename:uint8_t[6]
mac	Core/Src/main.c	/^uint8_t mac[6] = { 0xEA, 0x11, 0x22, 0x33, 0x44, 0xEA };$/;"	v	typeref:typename:uint8_t[6]
main	Core/Src/main.c	/^int main(void)$/;"	f	typeref:typename:int
main-build	Debug/makefile	/^main-build: contr_nobreak.elf secondary-outputs$/;"	t
makeDHCPMSG	Core/Src/dhcp.c	/^void makeDHCPMSG(void)$/;"	f	typeref:typename:void
make_http_response_head	Core/Src/httpParser.c	/^void make_http_response_head($/;"	f	typeref:typename:void
maskSupplier	Core/Src/dhcp.c	/^   maskSupplier            = 30,$/;"	e	enum:__anonc91f1c840103	file:
maxDgramReasmSize	Core/Src/dhcp.c	/^   maxDgramReasmSize       = 22,$/;"	e	enum:__anonc91f1c840103	file:
meritDumpFile	Core/Src/dhcp.c	/^   meritDumpFile           = 14,$/;"	e	enum:__anonc91f1c840103	file:
mid	Core/Src/httpParser.c	/^void mid(char* src, char* s1, char* s2, char* sub)$/;"	f	typeref:typename:void
mk_l	Core/Src/main.c	/^uint8_t mk_l[4]={255,255,255,0};     \/\/$/;"	v	typeref:typename:uint8_t[4]
mm0	Core/Src/main.c	/^char mm0[]= {"---"};$/;"	v	typeref:typename:char[]
mm1	Core/Src/main.c	/^char mm1[]= {"---"};$/;"	v	typeref:typename:char[]
mm2	Core/Src/main.c	/^char mm2[]= {"---"};$/;"	v	typeref:typename:char[]
mm3	Core/Src/main.c	/^char mm3[]= {"---"};$/;"	v	typeref:typename:char[]
mode	Core/Inc/wizchip_conf.h	/^      uint8_t mode;     \/\/\/< set by @ref PHY_MODE_MANUAL or @ref PHY_MODE_AUTONEGO$/;"	m	struct:wiz_PhyConf_t	typeref:typename:uint8_t
modo	Core/Src/main.c	/^char modo[] = {"---"};$/;"	v	typeref:typename:char[]
monta_ip	Core/Src/main.c	/^void monta_ip(void)$/;"	f	typeref:typename:void
monta_status	Core/Src/main.c	/^void monta_status(void)$/;"	f	typeref:typename:void
msg1	Core/Src/main.c	/^char msg1[6];$/;"	v	typeref:typename:char[6]
msg2	Core/Src/main.c	/^char msg2[6];$/;"	v	typeref:typename:char[6]
msg3	Core/Src/main.c	/^char msg3[6];$/;"	v	typeref:typename:char[6]
msg4	Core/Src/main.c	/^char msg4[6];$/;"	v	typeref:typename:char[6]
msg5	Core/Src/main.c	/^char msg5[] = {"---"};$/;"	v	typeref:typename:char[]
nPRIV	Drivers/CMSIS/Include/core_armv81mml.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon6a8602f7070a::__anon6a8602f70808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_armv8mbl.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anonffb016bb070a::__anonffb016bb0808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_armv8mml.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anonffb61ee6070a::__anonffb61ee60808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon27cf0196070a::__anon27cf01960808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm23.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anone4869267070a::__anone48692670808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon06ecd1f5070a::__anon06ecd1f50808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm33.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anone4871ec8070a::__anone4871ec80808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm35p.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon756d223a070a::__anon756d223a0808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon06ecd636070a::__anon06ecd6360808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_cm7.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon06ece2f9070a::__anon06ece2f90808	typeref:typename:uint32_t:1
nPRIV	Drivers/CMSIS/Include/core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode */;"	m	struct:__anon2db989db070a::__anon2db989db0808	typeref:typename:uint32_t:1
nameServer	Core/Src/dhcp.c	/^   nameServer              = 5,$/;"	e	enum:__anonc91f1c840103	file:
netBIOSdgramDistServer	Core/Src/dhcp.c	/^   netBIOSdgramDistServer	= 45,$/;"	e	enum:__anonc91f1c840103	file:
netBIOSnameServer	Core/Src/dhcp.c	/^   netBIOSnameServer       = 44,$/;"	e	enum:__anonc91f1c840103	file:
netBIOSnodeType	Core/Src/dhcp.c	/^   netBIOSnodeType         = 46,$/;"	e	enum:__anonc91f1c840103	file:
netBIOSscope	Core/Src/dhcp.c	/^   netBIOSscope            = 47,$/;"	e	enum:__anonc91f1c840103	file:
netmode_type	Core/Inc/wizchip_conf.h	/^}netmode_type;$/;"	t	typeref:enum:__anon63aa98bf0703
nisDomainName	Core/Src/dhcp.c	/^   nisDomainName           = 40,$/;"	e	enum:__anonc91f1c840103	file:
nisServers	Core/Src/dhcp.c	/^   nisServers              = 41,$/;"	e	enum:__anonc91f1c840103	file:
nonLocalSourceRouting	Core/Src/dhcp.c	/^   nonLocalSourceRouting   = 20,$/;"	e	enum:__anonc91f1c840103	file:
nscount	Core/Src/dns.c	/^	uint16_t nscount;	\/* Authority (name server) count *\/$/;"	m	struct:dhdr	typeref:typename:uint16_t	file:
ntpServers	Core/Src/dhcp.c	/^   ntpServers              = 42,$/;"	e	enum:__anonc91f1c840103	file:
off0	Core/Src/main.c	/^struct u_id {uint16_t off0; uint16_t off2; uint32_t off4; uint32_t off8;};$/;"	m	struct:u_id	typeref:typename:uint16_t	file:
off2	Core/Src/main.c	/^struct u_id {uint16_t off0; uint16_t off2; uint32_t off4; uint32_t off8;};$/;"	m	struct:u_id	typeref:typename:uint16_t	file:
off4	Core/Src/main.c	/^struct u_id {uint16_t off0; uint16_t off2; uint32_t off4; uint32_t off8;};$/;"	m	struct:u_id	typeref:typename:uint32_t	file:
off8	Core/Src/main.c	/^struct u_id {uint16_t off0; uint16_t off2; uint32_t off4; uint32_t off8;};$/;"	m	struct:u_id	typeref:typename:uint32_t	file:
op	Core/Src/dhcp.c	/^	uint8_t  op;            \/\/\/< @ref DHCP_BOOTREQUEST or @ref DHCP_BOOTREPLY$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t	file:
opcode	Core/Src/dns.c	/^	uint8_t	opcode;$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
opt	Core/Src/main.c	/^#define opt /;"	d	file:
pADC_CallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_adc.h	/^typedef  void (*pADC_CallbackTypeDef)(ADC_HandleTypeDef *hadc); \/*!< pointer to a ADC callback /;"	t	typeref:typename:void (*)(ADC_HandleTypeDef * hadc)
pBuffPtr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^  uint8_t                    *pBuffPtr;      \/*!< Pointer to I2C transfer buffer            *\/$/;"	m	struct:__I2C_HandleTypeDef	typeref:typename:uint8_t *
pDHCPMSG	Core/Src/dhcp.c	/^RIP_MSG* pDHCPMSG;      \/\/ Buffer pointer for DHCP processing$/;"	v	typeref:typename:RIP_MSG *
pDNSMSG	Core/Src/dns.c	/^uint8_t* pDNSMSG;       \/\/ DNS message buffer$/;"	v	typeref:typename:uint8_t *
pFlash	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_flash.c	/^FLASH_ProcessTypeDef pFlash  = {.Lock = HAL_UNLOCKED, \\$/;"	v	typeref:typename:FLASH_ProcessTypeDef
pI2C_AddrCallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^typedef  void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, ui/;"	t	typeref:typename:void (*)(I2C_HandleTypeDef * hi2c,uint8_t TransferDirection,uint16_t AddrMatchCode)
pI2C_CallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_i2c.h	/^typedef  void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c); \/*!< pointer to an I2C callback/;"	t	typeref:typename:void (*)(I2C_HandleTypeDef * hi2c)
pRxBuffPtr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint8_t                    *pRxBuffPtr;    \/*!< Pointer to SPI Rx transfer Buffer        *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:uint8_t *
pRxBuffPtr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint8_t                  *pRxBuffPtr;              \/*!< Pointer to UART Rx transfer Buffer *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint8_t *
pSPI_CallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^typedef  void (*pSPI_CallbackTypeDef)(SPI_HandleTypeDef *hspi); \/*!< pointer to an SPI callback/;"	t	typeref:typename:void (*)(SPI_HandleTypeDef * hspi)
pTIM_CallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_tim.h	/^typedef  void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim);  \/*!< pointer to the TIM callba/;"	t	typeref:typename:void (*)(TIM_HandleTypeDef * htim)
pTxBuffPtr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_spi.h	/^  uint8_t                    *pTxBuffPtr;    \/*!< Pointer to SPI Tx transfer Buffer        *\/$/;"	m	struct:__SPI_HandleTypeDef	typeref:typename:uint8_t *
pTxBuffPtr	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^  uint8_t                  *pTxBuffPtr;              \/*!< Pointer to UART Tx transfer Buffer *\/$/;"	m	struct:__UART_HandleTypeDef	typeref:typename:uint8_t *
pUART_CallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^typedef  void (*pUART_CallbackTypeDef)(UART_HandleTypeDef *huart);  \/*!< pointer to an UART cal/;"	t	typeref:typename:void (*)(UART_HandleTypeDef * huart)
pUART_RxEventCallbackTypeDef	Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_uart.h	/^typedef  void (*pUART_RxEventCallbackTypeDef)(struct __UART_HandleTypeDef *huart, uint16_t Pos);/;"	t	typeref:typename:void (*)(struct __UART_HandleTypeDef * huart,uint16_t Pos)
pacote	Core/Src/main.c	/^char pacote[39];$/;"	v	typeref:typename:char[39]
pacotePronto	Core/Src/main.c	/^char pacotePronto[45];$/;"	v	typeref:typename:char[45]
padOption	Core/Src/dhcp.c	/^   padOption               = 0,$/;"	e	enum:__anonc91f1c840103	file:
parseDHCPMSG	Core/Src/dhcp.c	/^int8_t parseDHCPMSG(void)$/;"	f	typeref:typename:int8_t
parseDNSMSG	Core/Src/dns.c	/^int8_t parseDNSMSG(struct dhdr * pdhdr, uint8_t * pbuf, uint8_t * ip_from_dns)$/;"	f	typeref:typename:int8_t
parse_http_request	Core/Src/httpParser.c	/^void parse_http_request($/;"	f	typeref:typename:void
parse_name	Core/Src/dns.c	/^int parse_name(uint8_t * msg, uint8_t * compressed, char * buf, int16_t len)$/;"	f	typeref:typename:int
pathMTUagingTimeout	Core/Src/dhcp.c	/^   pathMTUagingTimeout     = 24,$/;"	e	enum:__anonc91f1c840103	file:
pathMTUplateauTable	Core/Src/dhcp.c	/^   pathMTUplateauTable     = 25,$/;"	e	enum:__anonc91f1c840103	file:
pct	Core/Src/main.c	/^char pct[] = {"---"};$/;"	v	typeref:typename:char[]
performMaskDiscovery	Core/Src/dhcp.c	/^   performMaskDiscovery    = 29,$/;"	e	enum:__anonc91f1c840103	file:
performRouterDiscovery	Core/Src/dhcp.c	/^   performRouterDiscovery  = 31,$/;"	e	enum:__anonc91f1c840103	file:
policyFilter	Core/Src/dhcp.c	/^   policyFilter            = 21,$/;"	e	enum:__anonc91f1c840103	file:
port_l	Core/Src/main.c	/^uint16_t port_l=9291;                \/\/$/;"	v	typeref:typename:uint16_t
port_s	Core/Src/main.c	/^uint16_t port_s=5007;                \/\/porta do servidor$/;"	v	typeref:typename:uint16_t
pp0	Core/Src/main.c	/^char pp0[]= {"----"};$/;"	v	typeref:typename:char[]
predefined_set_cgi_processor	Core/Src/main.c	/^uint8_t predefined_set_cgi_processor(uint8_t * uri_name, uint8_t * uri, uint8_t * buf, uint16_t /;"	f	typeref:typename:uint8_t
pronto	Core/Src/main.c	/^bool pronto = 0;$/;"	v	typeref:typename:bool
pt_buf	Core/Src/main.c	/^uint8_t pt_buf=0;$/;"	v	typeref:typename:uint8_t
pullUp	Core/Inc/DHT.h	/^	uint8_t pullUp;			\/\/     (0 - , 1 - )$/;"	m	struct:__anon1372fa1c0308	typeref:typename:uint8_t
put16	Core/Src/dns.c	/^uint8_t * put16(uint8_t * s, uint16_t i)$/;"	f	typeref:typename:uint8_t *
putchar	Core/Src/main.c	/^int putchar(int ch)$/;"	f	typeref:typename:int
qdcount	Core/Src/dns.c	/^	uint16_t qdcount;	\/* Question count *\/$/;"	m	struct:dhdr	typeref:typename:uint16_t	file:
qr	Core/Src/dns.c	/^	uint8_t	qr;      \/* Query\/Response *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
ra	Core/Src/dns.c	/^	uint8_t	ra;      \/* Recursion available *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
rcode	Core/Src/dns.c	/^	uint8_t	rcode;   \/* Response code *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
rd	Core/Src/dns.c	/^	uint8_t	rd;      \/* Recursion desired *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
read_eeprom	Core/Src/ZEZ-24CXX.c	/^uint8_t read_eeprom(uint16_t end)$/;"	f	typeref:typename:uint8_t
recv	Core/Src/socket.c	/^int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)$/;"	f	typeref:typename:int32_t
recvfrom	Core/Src/socket.c	/^int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)$/;"	f	typeref:typename:int32_t
rede	Core/Src/main.c	/^bool rede;$/;"	v	typeref:typename:bool
reg_dhcp_cbfunc	Core/Src/dhcp.c	/^void reg_dhcp_cbfunc(void(*ip_assign)(void), void(*ip_update)(void), void(*ip_conflict)(void))$/;"	f	typeref:typename:void
reg_wizchip_bus_cbfunc	Core/Src/wizchip_conf.c	/^void reg_wizchip_bus_cbfunc(iodata_t(*bus_rb)(uint32_t addr), void (*bus_wb)(uint32_t addr, ioda/;"	f	typeref:typename:void
reg_wizchip_cris_cbfunc	Core/Src/wizchip_conf.c	/^void reg_wizchip_cris_cbfunc(void(*cris_en)(void), void(*cris_ex)(void))$/;"	f	typeref:typename:void
reg_wizchip_cs_cbfunc	Core/Src/wizchip_conf.c	/^void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))$/;"	f	typeref:typename:void
reg_wizchip_spi_cbfunc	Core/Src/wizchip_conf.c	/^void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))$/;"	f	typeref:typename:void
reg_wizchip_spiburst_cbfunc	Core/Src/wizchip_conf.c	/^void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uin/;"	f	typeref:typename:void
rele_off	Core/Src/main.c	/^#define rele_off /;"	d	file:
rele_on	Core/Src/main.c	/^#define rele_on /;"	d	file:
replacetochar	Core/Src/httpParser.c	/^static void replacetochar($/;"	f	typeref:typename:void	file:
reset_DHCP_timeout	Core/Src/dhcp.c	/^void reset_DHCP_timeout(void)$/;"	f	typeref:typename:void
resourceLocationServer	Core/Src/dhcp.c	/^   resourceLocationServer	= 11,$/;"	e	enum:__anonc91f1c840103	file:
retry_cnt	Core/Inc/wizchip_conf.h	/^   uint8_t  retry_cnt;     \/\/\/< retry count $/;"	m	struct:wiz_NetTimeout_t	typeref:typename:uint8_t
retry_count	Core/Src/dns.c	/^static uint8_t retry_count;$/;"	v	typeref:typename:uint8_t	file:
rootPath	Core/Src/dhcp.c	/^   rootPath                = 17,$/;"	e	enum:__anonc91f1c840103	file:
routerSolicitationAddr	Core/Src/dhcp.c	/^   routerSolicitationAddr  = 32,$/;"	e	enum:__anonc91f1c840103	file:
routersOnSubnet	Core/Src/dhcp.c	/^   routersOnSubnet         = 3,$/;"	e	enum:__anonc91f1c840103	file:
same_id	Core/Src/main.c	/^bool same_id;$/;"	v	typeref:typename:bool
secondary-outputs	Debug/makefile	/^secondary-outputs: $(SIZE_OUTPUT) $(OBJDUMP_LIST) $(OBJCOPY_HEX) $(OBJCOPY_BIN)$/;"	t
secs	Core/Src/dhcp.c	/^	uint16_t secs;          \/\/\/< @ref DHCP_SECS$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint16_t	file:
send	Core/Src/socket.c	/^int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)$/;"	f	typeref:typename:int32_t
send_DHCP_DECLINE	Core/Src/dhcp.c	/^void send_DHCP_DECLINE(void)$/;"	f	typeref:typename:void
send_DHCP_DISCOVER	Core/Src/dhcp.c	/^void send_DHCP_DISCOVER(void)$/;"	f	typeref:typename:void
send_DHCP_REQUEST	Core/Src/dhcp.c	/^void send_DHCP_REQUEST(void)$/;"	f	typeref:typename:void
sendto	Core/Src/socket.c	/^int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)$/;"	f	typeref:typename:int32_t
ser_bfm	Core/Src/main.c	/^unsigned char ser_bfm[48];$/;"	v	typeref:typename:unsigned char[48]
ser_pcm	Core/Src/main.c	/^bool ser_pcm;$/;"	v	typeref:typename:bool
ser_ptm	Core/Src/main.c	/^unsigned char ser_ptm;$/;"	v	typeref:typename:unsigned char
ser_rcm	Core/Src/main.c	/^bool ser_rcm;$/;"	v	typeref:typename:bool
setGAR	Core/Inc/w5500.h	/^#define setGAR(/;"	d
setIMR	Core/Inc/w5500.h	/^#define setIMR(/;"	d
setINTLEVEL	Core/Inc/w5500.h	/^#define setINTLEVEL(/;"	d
setIR	Core/Inc/w5500.h	/^#define setIR(/;"	d
setMR	Core/Inc/w5500.h	/^#define setMR(/;"	d
setPHAR	Core/Inc/w5500.h	/^#define setPHAR(/;"	d
setPHYCFGR	Core/Inc/w5500.h	/^#define setPHYCFGR(/;"	d
setPMAGIC	Core/Inc/w5500.h	/^#define setPMAGIC(/;"	d
setPMRU	Core/Inc/w5500.h	/^#define setPMRU(/;"	d
setPSID	Core/Inc/w5500.h	/^#define setPSID(/;"	d
setPTIMER	Core/Inc/w5500.h	/^#define setPTIMER(/;"	d
setRCR	Core/Inc/w5500.h	/^#define setRCR(/;"	d
setRTR	Core/Inc/w5500.h	/^#define setRTR(/;"	d
setSHAR	Core/Inc/w5500.h	/^#define setSHAR(/;"	d
setSIMR	Core/Inc/w5500.h	/^#define setSIMR(/;"	d
setSIPR	Core/Inc/w5500.h	/^#define setSIPR(/;"	d
setSIR	Core/Inc/w5500.h	/^#define setSIR(/;"	d
setSUBR	Core/Inc/w5500.h	/^#define setSUBR(/;"	d
setSn_CR	Core/Inc/w5500.h	/^#define setSn_CR(/;"	d
setSn_DHAR	Core/Inc/w5500.h	/^#define setSn_DHAR(/;"	d
setSn_DIPR	Core/Inc/w5500.h	/^#define setSn_DIPR(/;"	d
setSn_DPORT	Core/Inc/w5500.h	/^#define setSn_DPORT(/;"	d
setSn_FRAG	Core/Inc/w5500.h	/^#define setSn_FRAG(/;"	d
setSn_IMR	Core/Inc/w5500.h	/^#define setSn_IMR(/;"	d
setSn_IR	Core/Inc/w5500.h	/^#define setSn_IR(/;"	d
setSn_KPALVTR	Core/Inc/w5500.h	/^#define setSn_KPALVTR(/;"	d
setSn_MR	Core/Inc/w5500.h	/^#define setSn_MR(/;"	d
setSn_MSSR	Core/Inc/w5500.h	/^#define setSn_MSSR(/;"	d
setSn_PORT	Core/Inc/w5500.h	/^#define setSn_PORT(/;"	d
setSn_RXBUF_SIZE	Core/Inc/w5500.h	/^#define setSn_RXBUF_SIZE(/;"	d
setSn_RX_RD	Core/Inc/w5500.h	/^#define setSn_RX_RD(/;"	d
setSn_TOS	Core/Inc/w5500.h	/^#define setSn_TOS(/;"	d
setSn_TTL	Core/Inc/w5500.h	/^#define setSn_TTL(/;"	d
setSn_TXBUF_SIZE	Core/Inc/w5500.h	/^#define setSn_TXBUF_SIZE(/;"	d
setSn_TX_WR	Core/Inc/w5500.h	/^#define setSn_TX_WR(/;"	d
setsockopt	Core/Src/socket.c	/^int8_t  setsockopt(uint8_t sn, sockopt_type sotype, void* arg)$/;"	f	typeref:typename:int8_t
siaddr	Core/Src/dhcp.c	/^	uint8_t  siaddr[4];     \/\/\/< No use $/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[4]	file:
sn	Core/Inc/wizchip_conf.h	/^   uint8_t sn[4];   \/\/\/< Subnet Mask $/;"	m	struct:wiz_NetInfo_t	typeref:typename:uint8_t[4]
sname	Core/Src/dhcp.c	/^	uint8_t  sname[64];     \/\/\/< No use$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[64]	file:
sock_any_port	Core/Src/socket.c	/^static uint16_t sock_any_port = SOCK_ANY_PORT_NUM;$/;"	v	typeref:typename:uint16_t	file:
sock_io_mode	Core/Src/socket.c	/^static uint16_t sock_io_mode = 0;$/;"	v	typeref:typename:uint16_t	file:
sock_is_sending	Core/Src/socket.c	/^static uint16_t sock_is_sending = 0;$/;"	v	typeref:typename:uint16_t	file:
sock_next_rd	Core/Src/socket.c	/^   static uint16_t sock_next_rd[_WIZCHIP_SOCK_NUM_] ={0,};$/;"	v	typeref:typename:uint16_t[]	file:
sock_pack_info	Core/Src/socket.c	/^uint8_t  sock_pack_info[_WIZCHIP_SOCK_NUM_] = {0,};$/;"	v	typeref:typename:uint8_t[]
sock_remained_byte	Core/Src/socket.c	/^   uint8_t sock_remained_byte[_WIZCHIP_SOCK_NUM_] = {0,}; \/\/ set by wiz_recv_data()$/;"	v	typeref:typename:uint8_t[]
sock_remained_size	Core/Src/socket.c	/^static uint16_t sock_remained_size[_WIZCHIP_SOCK_NUM_] = {0,0,};$/;"	v	typeref:typename:uint16_t[]	file:
sock_status	Core/Inc/httpServer.h	/^	uint8_t			sock_status;$/;"	m	struct:_st_http_socket	typeref:typename:uint8_t
socket	Core/Src/socket.c	/^int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)$/;"	f	typeref:typename:int8_t
sockint_kind	Core/Inc/socket.h	/^}sockint_kind;$/;"	t	typeref:enum:__anon80daf2250103
sockopt_type	Core/Inc/socket.h	/^}sockopt_type;$/;"	t	typeref:enum:__anon80daf2250303
speed	Core/Inc/wizchip_conf.h	/^      uint8_t speed;    \/\/\/< set by @ref PHY_SPEED_10 or @ref PHY_SPEED_100$/;"	m	struct:wiz_PhyConf_t	typeref:typename:uint8_t
src	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t const* src;$/;"	m	struct:__cmsis_start::__anonfbdc68f50108	typeref:typename:uint32_t const *
ssd1306_I2C_Init	Core/Src/ssd1306.c	/^void ssd1306_I2C_Init() {$/;"	f	typeref:typename:void
ssd1306_I2C_TIMEOUT	Core/Inc/ssd1306.h	/^#define ssd1306_I2C_TIMEOUT	/;"	d
ssd1306_I2C_Write	Core/Src/ssd1306.c	/^void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {$/;"	f	typeref:typename:void
ssd1306_I2C_WriteMulti	Core/Src/ssd1306.c	/^void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {$/;"	f	typeref:typename:void
st_http_request	Core/Inc/httpParser.h	/^}st_http_request;$/;"	t	typeref:struct:_st_http_request
st_http_socket	Core/Inc/httpServer.h	/^}st_http_socket;$/;"	t	typeref:struct:_st_http_socket
staticRoute	Core/Src/dhcp.c	/^   staticRoute             = 33,$/;"	e	enum:__anonc91f1c840103	file:
storage_type	Core/Inc/httpServer.h	/^	uint8_t			storage_type; \/\/ Storage type; Code flash, SDcard, Data flash ...$/;"	m	struct:_st_http_socket	typeref:typename:uint8_t
subnetMask	Core/Src/dhcp.c	/^   subnetMask              = 1,$/;"	e	enum:__anonc91f1c840103	file:
swapServer	Core/Src/dhcp.c	/^   swapServer              = 16,$/;"	e	enum:__anonc91f1c840103	file:
tbh	Core/Src/main.c	/^const unsigned char tbh[16] = {'0','1','2','3','4','5','6','7','8','9','A','B','C','D','E','F'};$/;"	v	typeref:typename:const unsigned char[16]
tc	Core/Src/dns.c	/^	uint8_t	tc;      \/* Truncation *\/$/;"	m	struct:dhdr	typeref:typename:uint8_t	file:
tcpDefaultTTL	Core/Src/dhcp.c	/^   tcpDefaultTTL           = 37,$/;"	e	enum:__anonc91f1c840103	file:
tcpKeepaliveGarbage	Core/Src/dhcp.c	/^   tcpKeepaliveGarbage     = 39,$/;"	e	enum:__anonc91f1c840103	file:
tcpKeepaliveInterval	Core/Src/dhcp.c	/^   tcpKeepaliveInterval    = 38,$/;"	e	enum:__anonc91f1c840103	file:
tela	Core/Src/main.c	/^uint8_t tela=0;$/;"	v	typeref:typename:uint8_t
telas	Core/Src/main.c	/^void telas(void){$/;"	f	typeref:typename:void
temp	Core/Inc/DHT.h	/^	float temp;$/;"	m	struct:__anon1372fa1c0108	typeref:typename:float
temp	Core/Src/main.c	/^uint8_t temp = 0;$/;"	v	typeref:typename:uint8_t
timeServer	Core/Src/dhcp.c	/^   timeServer              = 4,$/;"	e	enum:__anonc91f1c840103	file:
time_100us	Core/Inc/wizchip_conf.h	/^   uint16_t time_100us;    \/\/\/< time unit 100us$/;"	m	struct:wiz_NetTimeout_t	typeref:typename:uint16_t
timerOffset	Core/Src/dhcp.c	/^   timerOffset             = 2,$/;"	e	enum:__anonc91f1c840103	file:
tp_ativo	Core/Src/main.c	/^uint32_t tp_ativo=0;$/;"	v	typeref:typename:uint32_t
trailerEncapsulation	Core/Src/dhcp.c	/^   trailerEncapsulation    = 34,$/;"	e	enum:__anonc91f1c840103	file:
trata_carga	Core/Src/main.c	/^void trata_carga(void)$/;"	f	typeref:typename:void
trata_fan1	Core/Src/main.c	/^void trata_fan1(void){$/;"	f	typeref:typename:void
trata_fan2	Core/Src/main.c	/^void trata_fan2(void){$/;"	f	typeref:typename:void
type	Core/Inc/DHT.h	/^	DHT_type type;			\/\/  (DHT11  DHT22)$/;"	m	struct:__anon1372fa1c0308	typeref:typename:DHT_type
u16	Drivers/CMSIS/Include/core_armv81mml.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon6a8602f70d08::__anon6a8602f70e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_armv8mml.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anonffb61ee60d08::__anonffb61ee60e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_cm3.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon06ecd1f50d08::__anon06ecd1f50e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_cm33.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anone4871ec80d08::__anone4871ec80e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_cm35p.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon756d223a0d08::__anon756d223a0e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_cm4.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon06ecd6360d08::__anon06ecd6360e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_cm7.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon06ece2f90d08::__anon06ece2f90e0a	typeref:typename:__OM uint16_t
u16	Drivers/CMSIS/Include/core_sc300.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon2db989db0d08::__anon2db989db0e0a	typeref:typename:__OM uint16_t
u32	Drivers/CMSIS/Include/core_armv81mml.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon6a8602f70d08::__anon6a8602f70e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_armv8mml.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anonffb61ee60d08::__anonffb61ee60e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_cm3.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon06ecd1f50d08::__anon06ecd1f50e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_cm33.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anone4871ec80d08::__anone4871ec80e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_cm35p.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon756d223a0d08::__anon756d223a0e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_cm4.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon06ecd6360d08::__anon06ecd6360e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_cm7.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon06ece2f90d08::__anon06ece2f90e0a	typeref:typename:__OM uint32_t
u32	Drivers/CMSIS/Include/core_sc300.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon2db989db0d08::__anon2db989db0e0a	typeref:typename:__OM uint32_t
u8	Drivers/CMSIS/Include/core_armv81mml.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon6a8602f70d08::__anon6a8602f70e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_armv8mml.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anonffb61ee60d08::__anonffb61ee60e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_cm3.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon06ecd1f50d08::__anon06ecd1f50e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_cm33.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anone4871ec80d08::__anone4871ec80e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_cm35p.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon756d223a0d08::__anon756d223a0e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_cm4.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon06ecd6360d08::__anon06ecd6360e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_cm7.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon06ece2f90d08::__anon06ece2f90e0a	typeref:typename:__OM uint8_t
u8	Drivers/CMSIS/Include/core_sc300.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon2db989db0d08::__anon2db989db0e0a	typeref:typename:__OM uint8_t
u_id	Core/Src/main.c	/^struct u_id {uint16_t off0; uint16_t off2; uint32_t off4; uint32_t off8;};$/;"	s	file:
unescape_http_url	Core/Src/httpParser.c	/^void unescape_http_url($/;"	f	typeref:typename:void
uwTick	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^__IO uint32_t uwTick;$/;"	v	typeref:typename:__IO uint32_t
uwTickFreq	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT;  \/* 1KHz *\/$/;"	v	typeref:typename:HAL_TickFreqTypeDef
uwTickPrio	Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal.c	/^uint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); \/* Invalid PRIO *\/$/;"	v	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_armclang.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_compiler.h	/^    @packed struct T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_compiler.h	/^    struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_compiler.h	/^    struct __packed__ T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_gcc.h	/^  struct __attribute__((packed)) T_UINT32 { uint32_t v; };$/;"	m	struct:T_UINT32	typeref:typename:uint32_t
v	Drivers/CMSIS/Include/cmsis_iccarm.h	/^__packed struct  __iar_u32 { uint32_t v; };$/;"	m	struct:__iar_u32	typeref:typename:uint32_t
vendorSpecificInfo	Core/Src/dhcp.c	/^   vendorSpecificInfo      = 43,$/;"	e	enum:__anonc91f1c840103	file:
volta	Core/Src/main.c	/^uint8_t volta=5;$/;"	v	typeref:typename:uint8_t
vot_bat	Core/Src/main.c	/^uint8_t vot_bat = 0;$/;"	v	typeref:typename:uint8_t
vot_rede	Core/Src/main.c	/^uint8_t vot_rede = 0;$/;"	v	typeref:typename:uint8_t
w	Drivers/CMSIS/Include/core_armv81mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon6a8602f7010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv81mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon6a8602f7030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv81mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon6a8602f7050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv81mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon6a8602f7070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mbl.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb016bb010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mbl.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb016bb030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mbl.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb016bb050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mbl.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb016bb070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb61ee6010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb61ee6030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb61ee6050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_armv8mml.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anonffb61ee6070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc532010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc532030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc532050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc532070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon27cf0196010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon27cf0196030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon27cf0196050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon27cf0196070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm1.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc973010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm1.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc973030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm1.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc973050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm1.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecc973070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm23.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4869267010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm23.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4869267030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm23.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4869267050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm23.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4869267070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd1f5010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd1f5030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd1f5050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd1f5070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm33.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4871ec8010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm33.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4871ec8030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm33.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4871ec8050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm33.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anone4871ec8070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm35p.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon756d223a010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm35p.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon756d223a030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm35p.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon756d223a050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm35p.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon756d223a070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd636010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd636030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd636050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ecd636070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ece2f9010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ece2f9030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ece2f9050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon06ece2f9070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2d834058010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2d834058030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2d834058050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2d834058070a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2db989db010a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2db989db030a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2db989db050a	typeref:typename:uint32_t
w	Drivers/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon2db989db070a	typeref:typename:uint32_t
w32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint32_t w32[2];$/;"	m	union:__SMLALD::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint32_t w32[2];$/;"	m	union:__SMLALDX::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint32_t w32[2];$/;"	m	union:__SMLSLD::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint32_t w32[2];$/;"	m	union:__SMLSLDX::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t w32[2];$/;"	m	union:__SMLALD::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t w32[2];$/;"	m	union:__SMLALDX::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t w32[2];$/;"	m	union:__SMLSLD::llreg_u	typeref:typename:uint32_t[2]
w32	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t w32[2];$/;"	m	union:__SMLSLDX::llreg_u	typeref:typename:uint32_t[2]
w5500_CS_GPIO	Core/Inc/main.h	/^#define w5500_CS_GPIO /;"	d
w5500_CS_PIN	Core/Inc/main.h	/^#define w5500_CS_PIN /;"	d
w64	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint64_t w64;$/;"	m	union:__SMLALD::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint64_t w64;$/;"	m	union:__SMLALDX::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint64_t w64;$/;"	m	union:__SMLSLD::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_armclang_ltm.h	/^    uint64_t w64;$/;"	m	union:__SMLSLDX::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint64_t w64;$/;"	m	union:__SMLALD::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint64_t w64;$/;"	m	union:__SMLALDX::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint64_t w64;$/;"	m	union:__SMLSLD::llreg_u	typeref:typename:uint64_t
w64	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint64_t w64;$/;"	m	union:__SMLSLDX::llreg_u	typeref:typename:uint64_t
warn-no-linker-script-specified	Debug/makefile	/^warn-no-linker-script-specified:$/;"	t
wiz_NetInfo	Core/Inc/wizchip_conf.h	/^}wiz_NetInfo;$/;"	t	typeref:struct:wiz_NetInfo_t
wiz_NetInfo_t	Core/Inc/wizchip_conf.h	/^typedef struct wiz_NetInfo_t$/;"	s
wiz_NetTimeout	Core/Inc/wizchip_conf.h	/^}wiz_NetTimeout;$/;"	t	typeref:struct:wiz_NetTimeout_t
wiz_NetTimeout_t	Core/Inc/wizchip_conf.h	/^typedef struct wiz_NetTimeout_t$/;"	s
wiz_PhyConf	Core/Inc/wizchip_conf.h	/^   }wiz_PhyConf;$/;"	t	typeref:struct:wiz_PhyConf_t
wiz_PhyConf_t	Core/Inc/wizchip_conf.h	/^typedef struct wiz_PhyConf_t$/;"	s
wiz_recv_data	Core/Src/w5500.c	/^void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)$/;"	f	typeref:typename:void
wiz_recv_ignore	Core/Src/w5500.c	/^void wiz_recv_ignore(uint8_t sn, uint16_t len)$/;"	f	typeref:typename:void
wiz_send_data	Core/Src/w5500.c	/^void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)$/;"	f	typeref:typename:void
wizchip_bus_readdata	Core/Src/wizchip_conf.c	/^iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) Ad/;"	f	typeref:typename:iodata_t
wizchip_bus_writedata	Core/Src/wizchip_conf.c	/^void     wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff/;"	f	typeref:typename:void
wizchip_clrinterrupt	Core/Src/wizchip_conf.c	/^void wizchip_clrinterrupt(intr_kind intr)$/;"	f	typeref:typename:void
wizchip_cris_enter	Core/Src/wizchip_conf.c	/^void       wizchip_cris_enter(void)           {}$/;"	f	typeref:typename:void
wizchip_cris_exit	Core/Src/wizchip_conf.c	/^void       wizchip_cris_exit(void)          {}$/;"	f	typeref:typename:void
wizchip_cs_deselect	Core/Src/wizchip_conf.c	/^void wizchip_cs_deselect(void) { }$/;"	f	typeref:typename:void
wizchip_cs_select	Core/Src/wizchip_conf.c	/^void wizchip_cs_select(void) {}$/;"	f	typeref:typename:void
wizchip_getinterrupt	Core/Src/wizchip_conf.c	/^intr_kind wizchip_getinterrupt(void)$/;"	f	typeref:typename:intr_kind
wizchip_getinterruptmask	Core/Src/wizchip_conf.c	/^intr_kind wizchip_getinterruptmask(void)$/;"	f	typeref:typename:intr_kind
wizchip_getnetinfo	Core/Src/wizchip_conf.c	/^void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)$/;"	f	typeref:typename:void
wizchip_getnetmode	Core/Src/wizchip_conf.c	/^netmode_type wizchip_getnetmode(void)$/;"	f	typeref:typename:netmode_type
wizchip_gettimeout	Core/Src/wizchip_conf.c	/^void wizchip_gettimeout(wiz_NetTimeout* nettime)$/;"	f	typeref:typename:void
wizchip_init	Core/Src/wizchip_conf.c	/^int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)$/;"	f	typeref:typename:int8_t
wizchip_setinterruptmask	Core/Src/wizchip_conf.c	/^void wizchip_setinterruptmask(intr_kind intr)$/;"	f	typeref:typename:void
wizchip_setnetinfo	Core/Src/wizchip_conf.c	/^void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)$/;"	f	typeref:typename:void
wizchip_setnetmode	Core/Src/wizchip_conf.c	/^int8_t wizchip_setnetmode(netmode_type netmode)$/;"	f	typeref:typename:int8_t
wizchip_settimeout	Core/Src/wizchip_conf.c	/^void wizchip_settimeout(wiz_NetTimeout* nettime)$/;"	f	typeref:typename:void
wizchip_spi_readburst	Core/Src/wizchip_conf.c	/^void     wizchip_spi_readburst(uint8_t* pBuf, uint16_t len)     {}$/;"	f	typeref:typename:void
wizchip_spi_readbyte	Core/Src/wizchip_conf.c	/^uint8_t wizchip_spi_readbyte(void)        {return 0;}$/;"	f	typeref:typename:uint8_t
wizchip_spi_writeburst	Core/Src/wizchip_conf.c	/^void     wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}$/;"	f	typeref:typename:void
wizchip_spi_writebyte	Core/Src/wizchip_conf.c	/^void     wizchip_spi_writebyte(uint8_t wb) {}$/;"	f	typeref:typename:void
wizchip_sw_reset	Core/Src/wizchip_conf.c	/^void wizchip_sw_reset(void)$/;"	f	typeref:typename:void
wizphy_getphyconf	Core/Src/wizchip_conf.c	/^void wizphy_getphyconf(wiz_PhyConf* phyconf)$/;"	f	typeref:typename:void
wizphy_getphylink	Core/Src/wizchip_conf.c	/^int8_t wizphy_getphylink(void)$/;"	f	typeref:typename:int8_t
wizphy_getphypmode	Core/Src/wizchip_conf.c	/^int8_t wizphy_getphypmode(void)$/;"	f	typeref:typename:int8_t
wizphy_getphystat	Core/Src/wizchip_conf.c	/^void wizphy_getphystat(wiz_PhyConf* phyconf)$/;"	f	typeref:typename:void
wizphy_reset	Core/Src/wizchip_conf.c	/^void wizphy_reset(void)$/;"	f	typeref:typename:void
wizphy_setphyconf	Core/Src/wizchip_conf.c	/^void wizphy_setphyconf(wiz_PhyConf* phyconf)$/;"	f	typeref:typename:void
wizphy_setphypmode	Core/Src/wizchip_conf.c	/^int8_t wizphy_setphypmode(uint8_t pmode)$/;"	f	typeref:typename:int8_t
wlen	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t  wlen;$/;"	m	struct:__cmsis_start::__anonfbdc68f50108	typeref:typename:uint32_t
wlen	Drivers/CMSIS/Include/cmsis_gcc.h	/^    uint32_t  wlen;$/;"	m	struct:__cmsis_start::__anonfbdc68f50208	typeref:typename:uint32_t
write_eeprom	Core/Src/ZEZ-24CXX.c	/^void write_eeprom(uint16_t end, uint8_t data)$/;"	f	typeref:typename:void
x	Core/Src/main.c	/^char x;$/;"	v	typeref:typename:char
xDisplayManager	Core/Src/dhcp.c	/^   xDisplayManager         = 49,$/;"	e	enum:__anonc91f1c840103	file:
xFontServer	Core/Src/dhcp.c	/^   xFontServer             = 48,$/;"	e	enum:__anonc91f1c840103	file:
xPSR_C_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_C_Pos /;"	d
xPSR_C_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_C_Pos /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_GE_Msk /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_GE_Pos /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_GE_Pos /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_GE_Pos /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_GE_Pos /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_GE_Pos /;"	d
xPSR_GE_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_GE_Pos /;"	d
xPSR_ICI_IT_1_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ICI_IT_1_Msk /;"	d
xPSR_ICI_IT_1_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ICI_IT_1_Msk /;"	d
xPSR_ICI_IT_1_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ICI_IT_1_Msk /;"	d
xPSR_ICI_IT_1_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ICI_IT_1_Msk /;"	d
xPSR_ICI_IT_1_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ICI_IT_1_Pos /;"	d
xPSR_ICI_IT_1_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ICI_IT_1_Pos /;"	d
xPSR_ICI_IT_1_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ICI_IT_1_Pos /;"	d
xPSR_ICI_IT_1_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ICI_IT_1_Pos /;"	d
xPSR_ICI_IT_2_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ICI_IT_2_Msk /;"	d
xPSR_ICI_IT_2_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ICI_IT_2_Msk /;"	d
xPSR_ICI_IT_2_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ICI_IT_2_Msk /;"	d
xPSR_ICI_IT_2_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ICI_IT_2_Msk /;"	d
xPSR_ICI_IT_2_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ICI_IT_2_Pos /;"	d
xPSR_ICI_IT_2_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ICI_IT_2_Pos /;"	d
xPSR_ICI_IT_2_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ICI_IT_2_Pos /;"	d
xPSR_ICI_IT_2_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ICI_IT_2_Pos /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_ISR_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_IT_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_IT_Msk /;"	d
xPSR_IT_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_IT_Msk /;"	d
xPSR_IT_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_IT_Msk /;"	d
xPSR_IT_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_IT_Msk /;"	d
xPSR_IT_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_IT_Pos /;"	d
xPSR_IT_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_IT_Pos /;"	d
xPSR_IT_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_IT_Pos /;"	d
xPSR_IT_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_IT_Pos /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_N_Pos /;"	d
xPSR_N_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_N_Pos /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_Q_Msk /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_Q_Pos /;"	d
xPSR_Q_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_Q_Pos /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_T_Pos /;"	d
xPSR_T_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_T_Pos /;"	d
xPSR_Type	Drivers/CMSIS/Include/core_armv81mml.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon6a8602f7050a
xPSR_Type	Drivers/CMSIS/Include/core_armv8mbl.h	/^} xPSR_Type;$/;"	t	typeref:union:__anonffb016bb050a
xPSR_Type	Drivers/CMSIS/Include/core_armv8mml.h	/^} xPSR_Type;$/;"	t	typeref:union:__anonffb61ee6050a
xPSR_Type	Drivers/CMSIS/Include/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon06ecc532050a
xPSR_Type	Drivers/CMSIS/Include/core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon27cf0196050a
xPSR_Type	Drivers/CMSIS/Include/core_cm1.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon06ecc973050a
xPSR_Type	Drivers/CMSIS/Include/core_cm23.h	/^} xPSR_Type;$/;"	t	typeref:union:__anone4869267050a
xPSR_Type	Drivers/CMSIS/Include/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon06ecd1f5050a
xPSR_Type	Drivers/CMSIS/Include/core_cm33.h	/^} xPSR_Type;$/;"	t	typeref:union:__anone4871ec8050a
xPSR_Type	Drivers/CMSIS/Include/core_cm35p.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon756d223a050a
xPSR_Type	Drivers/CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon06ecd636050a
xPSR_Type	Drivers/CMSIS/Include/core_cm7.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon06ece2f9050a
xPSR_Type	Drivers/CMSIS/Include/core_sc000.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon2d834058050a
xPSR_Type	Drivers/CMSIS/Include/core_sc300.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon2db989db050a
xPSR_V_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_V_Pos /;"	d
xPSR_V_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_V_Pos /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Msk	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_armv81mml.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_armv8mbl.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_armv8mml.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm0.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm0plus.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm1.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm23.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm3.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm33.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm35p.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm4.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_cm7.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_sc000.h	/^#define xPSR_Z_Pos /;"	d
xPSR_Z_Pos	Drivers/CMSIS/Include/core_sc300.h	/^#define xPSR_Z_Pos /;"	d
xid	Core/Src/dhcp.c	/^	uint32_t xid;           \/\/\/< @ref DHCP_XID  This increase one every DHCP transaction.$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint32_t	file:
yiaddr	Core/Src/dhcp.c	/^	uint8_t  yiaddr[4];     \/\/\/< @ref Offered IP from DHCP server$/;"	m	struct:__anonc91f1c840208	typeref:typename:uint8_t[4]	file:
