{
  "module_name": "mme1_rtr_regs.h",
  "hash_id": "af47f60985d80a1c000ba157a785929392870dbc3686a71b17862e9bce373dce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/mme1_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME1_RTR_REGS_H_\n#define ASIC_REG_MME1_RTR_REGS_H_\n\n \n\n#define mmMME1_RTR_HBW_RD_RQ_E_ARB                                   0x40100\n\n#define mmMME1_RTR_HBW_RD_RQ_W_ARB                                   0x40104\n\n#define mmMME1_RTR_HBW_RD_RQ_N_ARB                                   0x40108\n\n#define mmMME1_RTR_HBW_RD_RQ_S_ARB                                   0x4010C\n\n#define mmMME1_RTR_HBW_RD_RQ_L_ARB                                   0x40110\n\n#define mmMME1_RTR_HBW_E_ARB_MAX                                     0x40120\n\n#define mmMME1_RTR_HBW_W_ARB_MAX                                     0x40124\n\n#define mmMME1_RTR_HBW_N_ARB_MAX                                     0x40128\n\n#define mmMME1_RTR_HBW_S_ARB_MAX                                     0x4012C\n\n#define mmMME1_RTR_HBW_L_ARB_MAX                                     0x40130\n\n#define mmMME1_RTR_HBW_RD_RS_MAX_CREDIT                              0x40140\n\n#define mmMME1_RTR_HBW_WR_RQ_MAX_CREDIT                              0x40144\n\n#define mmMME1_RTR_HBW_RD_RQ_MAX_CREDIT                              0x40148\n\n#define mmMME1_RTR_HBW_RD_RS_E_ARB                                   0x40150\n\n#define mmMME1_RTR_HBW_RD_RS_W_ARB                                   0x40154\n\n#define mmMME1_RTR_HBW_RD_RS_N_ARB                                   0x40158\n\n#define mmMME1_RTR_HBW_RD_RS_S_ARB                                   0x4015C\n\n#define mmMME1_RTR_HBW_RD_RS_L_ARB                                   0x40160\n\n#define mmMME1_RTR_HBW_WR_RQ_E_ARB                                   0x40170\n\n#define mmMME1_RTR_HBW_WR_RQ_W_ARB                                   0x40174\n\n#define mmMME1_RTR_HBW_WR_RQ_N_ARB                                   0x40178\n\n#define mmMME1_RTR_HBW_WR_RQ_S_ARB                                   0x4017C\n\n#define mmMME1_RTR_HBW_WR_RQ_L_ARB                                   0x40180\n\n#define mmMME1_RTR_HBW_WR_RS_E_ARB                                   0x40190\n\n#define mmMME1_RTR_HBW_WR_RS_W_ARB                                   0x40194\n\n#define mmMME1_RTR_HBW_WR_RS_N_ARB                                   0x40198\n\n#define mmMME1_RTR_HBW_WR_RS_S_ARB                                   0x4019C\n\n#define mmMME1_RTR_HBW_WR_RS_L_ARB                                   0x401A0\n\n#define mmMME1_RTR_LBW_RD_RQ_E_ARB                                   0x40200\n\n#define mmMME1_RTR_LBW_RD_RQ_W_ARB                                   0x40204\n\n#define mmMME1_RTR_LBW_RD_RQ_N_ARB                                   0x40208\n\n#define mmMME1_RTR_LBW_RD_RQ_S_ARB                                   0x4020C\n\n#define mmMME1_RTR_LBW_RD_RQ_L_ARB                                   0x40210\n\n#define mmMME1_RTR_LBW_E_ARB_MAX                                     0x40220\n\n#define mmMME1_RTR_LBW_W_ARB_MAX                                     0x40224\n\n#define mmMME1_RTR_LBW_N_ARB_MAX                                     0x40228\n\n#define mmMME1_RTR_LBW_S_ARB_MAX                                     0x4022C\n\n#define mmMME1_RTR_LBW_L_ARB_MAX                                     0x40230\n\n#define mmMME1_RTR_LBW_SRAM_MAX_CREDIT                               0x40240\n\n#define mmMME1_RTR_LBW_RD_RS_E_ARB                                   0x40250\n\n#define mmMME1_RTR_LBW_RD_RS_W_ARB                                   0x40254\n\n#define mmMME1_RTR_LBW_RD_RS_N_ARB                                   0x40258\n\n#define mmMME1_RTR_LBW_RD_RS_S_ARB                                   0x4025C\n\n#define mmMME1_RTR_LBW_RD_RS_L_ARB                                   0x40260\n\n#define mmMME1_RTR_LBW_WR_RQ_E_ARB                                   0x40270\n\n#define mmMME1_RTR_LBW_WR_RQ_W_ARB                                   0x40274\n\n#define mmMME1_RTR_LBW_WR_RQ_N_ARB                                   0x40278\n\n#define mmMME1_RTR_LBW_WR_RQ_S_ARB                                   0x4027C\n\n#define mmMME1_RTR_LBW_WR_RQ_L_ARB                                   0x40280\n\n#define mmMME1_RTR_LBW_WR_RS_E_ARB                                   0x40290\n\n#define mmMME1_RTR_LBW_WR_RS_W_ARB                                   0x40294\n\n#define mmMME1_RTR_LBW_WR_RS_N_ARB                                   0x40298\n\n#define mmMME1_RTR_LBW_WR_RS_S_ARB                                   0x4029C\n\n#define mmMME1_RTR_LBW_WR_RS_L_ARB                                   0x402A0\n\n#define mmMME1_RTR_DBG_E_ARB                                         0x40300\n\n#define mmMME1_RTR_DBG_W_ARB                                         0x40304\n\n#define mmMME1_RTR_DBG_N_ARB                                         0x40308\n\n#define mmMME1_RTR_DBG_S_ARB                                         0x4030C\n\n#define mmMME1_RTR_DBG_L_ARB                                         0x40310\n\n#define mmMME1_RTR_DBG_E_ARB_MAX                                     0x40320\n\n#define mmMME1_RTR_DBG_W_ARB_MAX                                     0x40324\n\n#define mmMME1_RTR_DBG_N_ARB_MAX                                     0x40328\n\n#define mmMME1_RTR_DBG_S_ARB_MAX                                     0x4032C\n\n#define mmMME1_RTR_DBG_L_ARB_MAX                                     0x40330\n\n#define mmMME1_RTR_SPLIT_COEF_0                                      0x40400\n\n#define mmMME1_RTR_SPLIT_COEF_1                                      0x40404\n\n#define mmMME1_RTR_SPLIT_COEF_2                                      0x40408\n\n#define mmMME1_RTR_SPLIT_COEF_3                                      0x4040C\n\n#define mmMME1_RTR_SPLIT_COEF_4                                      0x40410\n\n#define mmMME1_RTR_SPLIT_COEF_5                                      0x40414\n\n#define mmMME1_RTR_SPLIT_COEF_6                                      0x40418\n\n#define mmMME1_RTR_SPLIT_COEF_7                                      0x4041C\n\n#define mmMME1_RTR_SPLIT_COEF_8                                      0x40420\n\n#define mmMME1_RTR_SPLIT_COEF_9                                      0x40424\n\n#define mmMME1_RTR_SPLIT_CFG                                         0x40440\n\n#define mmMME1_RTR_SPLIT_RD_SAT                                      0x40444\n\n#define mmMME1_RTR_SPLIT_RD_RST_TOKEN                                0x40448\n\n#define mmMME1_RTR_SPLIT_RD_TIMEOUT_0                                0x4044C\n\n#define mmMME1_RTR_SPLIT_RD_TIMEOUT_1                                0x40450\n\n#define mmMME1_RTR_SPLIT_WR_SAT                                      0x40454\n\n#define mmMME1_RTR_WPLIT_WR_TST_TOLEN                                0x40458\n\n#define mmMME1_RTR_SPLIT_WR_TIMEOUT_0                                0x4045C\n\n#define mmMME1_RTR_SPLIT_WR_TIMEOUT_1                                0x40460\n\n#define mmMME1_RTR_HBW_RANGE_HIT                                     0x40470\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_0                                0x40480\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_1                                0x40484\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_2                                0x40488\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_3                                0x4048C\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_4                                0x40490\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_5                                0x40494\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_6                                0x40498\n\n#define mmMME1_RTR_HBW_RANGE_MASK_L_7                                0x4049C\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_0                                0x404A0\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_1                                0x404A4\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_2                                0x404A8\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_3                                0x404AC\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_4                                0x404B0\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_5                                0x404B4\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_6                                0x404B8\n\n#define mmMME1_RTR_HBW_RANGE_MASK_H_7                                0x404BC\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_0                                0x404C0\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_1                                0x404C4\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_2                                0x404C8\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_3                                0x404CC\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_4                                0x404D0\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_5                                0x404D4\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_6                                0x404D8\n\n#define mmMME1_RTR_HBW_RANGE_BASE_L_7                                0x404DC\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_0                                0x404E0\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_1                                0x404E4\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_2                                0x404E8\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_3                                0x404EC\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_4                                0x404F0\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_5                                0x404F4\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_6                                0x404F8\n\n#define mmMME1_RTR_HBW_RANGE_BASE_H_7                                0x404FC\n\n#define mmMME1_RTR_LBW_RANGE_HIT                                     0x40500\n\n#define mmMME1_RTR_LBW_RANGE_MASK_0                                  0x40510\n\n#define mmMME1_RTR_LBW_RANGE_MASK_1                                  0x40514\n\n#define mmMME1_RTR_LBW_RANGE_MASK_2                                  0x40518\n\n#define mmMME1_RTR_LBW_RANGE_MASK_3                                  0x4051C\n\n#define mmMME1_RTR_LBW_RANGE_MASK_4                                  0x40520\n\n#define mmMME1_RTR_LBW_RANGE_MASK_5                                  0x40524\n\n#define mmMME1_RTR_LBW_RANGE_MASK_6                                  0x40528\n\n#define mmMME1_RTR_LBW_RANGE_MASK_7                                  0x4052C\n\n#define mmMME1_RTR_LBW_RANGE_MASK_8                                  0x40530\n\n#define mmMME1_RTR_LBW_RANGE_MASK_9                                  0x40534\n\n#define mmMME1_RTR_LBW_RANGE_MASK_10                                 0x40538\n\n#define mmMME1_RTR_LBW_RANGE_MASK_11                                 0x4053C\n\n#define mmMME1_RTR_LBW_RANGE_MASK_12                                 0x40540\n\n#define mmMME1_RTR_LBW_RANGE_MASK_13                                 0x40544\n\n#define mmMME1_RTR_LBW_RANGE_MASK_14                                 0x40548\n\n#define mmMME1_RTR_LBW_RANGE_MASK_15                                 0x4054C\n\n#define mmMME1_RTR_LBW_RANGE_BASE_0                                  0x40550\n\n#define mmMME1_RTR_LBW_RANGE_BASE_1                                  0x40554\n\n#define mmMME1_RTR_LBW_RANGE_BASE_2                                  0x40558\n\n#define mmMME1_RTR_LBW_RANGE_BASE_3                                  0x4055C\n\n#define mmMME1_RTR_LBW_RANGE_BASE_4                                  0x40560\n\n#define mmMME1_RTR_LBW_RANGE_BASE_5                                  0x40564\n\n#define mmMME1_RTR_LBW_RANGE_BASE_6                                  0x40568\n\n#define mmMME1_RTR_LBW_RANGE_BASE_7                                  0x4056C\n\n#define mmMME1_RTR_LBW_RANGE_BASE_8                                  0x40570\n\n#define mmMME1_RTR_LBW_RANGE_BASE_9                                  0x40574\n\n#define mmMME1_RTR_LBW_RANGE_BASE_10                                 0x40578\n\n#define mmMME1_RTR_LBW_RANGE_BASE_11                                 0x4057C\n\n#define mmMME1_RTR_LBW_RANGE_BASE_12                                 0x40580\n\n#define mmMME1_RTR_LBW_RANGE_BASE_13                                 0x40584\n\n#define mmMME1_RTR_LBW_RANGE_BASE_14                                 0x40588\n\n#define mmMME1_RTR_LBW_RANGE_BASE_15                                 0x4058C\n\n#define mmMME1_RTR_RGLTR                                             0x40590\n\n#define mmMME1_RTR_RGLTR_WR_RESULT                                   0x40594\n\n#define mmMME1_RTR_RGLTR_RD_RESULT                                   0x40598\n\n#define mmMME1_RTR_SCRAMB_EN                                         0x40600\n\n#define mmMME1_RTR_NON_LIN_SCRAMB                                    0x40604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}