2001-07-26  Jesper Skov  <jskov@redhat.com>

	* include/var_cache.h: Define flash cache macros that also disable
	instruction cache. Not at all clear to me why it should make a
	difference, but it does.

	* src/var_misc.c (cyg_var_enable_caches): Don't allow caches to be
	enabled when the flash IO driver has been included. This is a
	temporary workaround for an unidentified caching problem.
	(cyg_var_enable_caches): Enabled again.

	* include/var_cache.h: Fix cache enabled query macros.

2001-07-25  Jesper Skov  <jskov@redhat.com>

	* include/var_intr.h: Define CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF
	if the platform didn't.

2001-07-24  Jesper Skov  <jskov@redhat.com>

	* src/var_misc.c: Allow platform to handle IRL vectors.

2001-07-18  Jesper Skov  <jskov@redhat.com>

	* src/var_misc.c (cyg_var_enable_caches): Small hack to prevent
	ethernet connection to be lost in RAM applications when started
	from a ROM monitor.

2001-07-17  Jesper Skov  <jskov@redhat.com>

	* cdl/hal_sh_sh4.cdl: Allow caching.

	* include/mod_regs_intc.h (CYGARC_REG_ICR_INIT): Revert
	CYGHWR_HAL_SH_IRQ_USE_IRQLVL sense.

	* include/variant.inc: Fix alignment bug.

	* include/mod_regs_ubc.h: Compile when UBC disabled.

2001-07-16  Jesper Skov  <jskov@redhat.com>

	* src/var_misc.c (hal_interrupt_update_level): Fix typo.

	* include/variant.inc: Added ICR initialization.

	* include/mod_regs_intc.h: Added ICR definitions.

	* cdl/hal_sh_sh4.cdl: Interrupt option cleanup.

	* include/mod_regs_bsc.h: Added some BCR1 and MCR register bit
	definitions. Deleted wrong register definitions.

	* src/pcic.c (cyg_hal_sh_pcic_pci_init): Set PCIC MCR
	register. Set BCR1 master flag. Set PCI cache line size.

2001-07-13  Jesper Skov  <jskov@redhat.com>

	* include/mod_regs_bsc.h: Removed SDMR2 definition - it is
	platform specific.

2001-07-10  Jesper Skov  <jskov@redhat.com>

	* include/mod_7750.h: define intc macro.

2001-07-09  Jesper Skov  <jskov@redhat.com>

	* include/mod_regs_ubc.h: Ignore ASID when stepping.

	* include/mod_7750.h: Fix DCAC address top.

	* src/variant.S: Let all cache functions delay for 8 nops before
	returning.

	* include/mod_regs_bsc.h: Added more registers.

	* cdl/hal_sh_sh4.cdl: Tweak options, add options for interrupts
	and cache settings.

2001-05-29  Jesper Skov  <jskov@redhat.com>

	* include/var_io.h: Added. Includes plf_io.h

2001-03-12  Jonathan Larmour  <jlarmour@redhat.com>

	* src/var_misc.c: Ensure case ranges have spaces around identifiers
	to allow correct parsing by compiler.

2001-02-28  Jesper Skov  <jskov@redhat.com>

	* src/variant.S (cyg_hal_dcache_enable, cyg_hal_icache_enable):
	Write ORed value, not just the enable bit.
	* include/var_cache.h: Fix various macro typos.
	Fixes from Ryouzaburou Suzuki <ryos@atom-tc.or.jp>

2001-02-26  Jesper Skov  <jskov@redhat.com>

	* include/mod_regs_ser.h: Add a couple of zeroes to SCIF clear
	masks (for looks - no semantic change).

2001-02-02  Jesper Skov  <jskov@redhat.com>

	* cdl/hal_sh_sh4.cdl: Added baud rate option.

	* src/sh4_scif.c (cyg_hal_plf_scif_init_channel): Use specified
	baud rate.

2001-01-31  Jesper Skov  <jskov@redhat.com>

	* include/sh4_scif.h: Separate exported API from definitions used
	in the driver.
	* src/sh4_scif.c: Request private definitions.

2001-01-26  Jesper Skov  <jskov@redhat.com>

	* src/sh4_sci.c: Removed CYGSEM_HAL_VIRTUAL_VECTOR_DIAG check.
	* src/sh4_scif.c: Same.

2001-01-18  Jesper Skov  <jskov@redhat.com>

	Case 105302
	* src/var_misc.c: Separate interrupt level and mask controls.
	* src/variant.S: Include cyg_hal_ILVL_table and
	cyg_hal_IMASK_table.

2000-11-22  Jesper Skov  <jskov@redhat.com>

	* src/variant.S: Mangle symbols.
	* include/variant.inc: Same.

2000-11-20  Jesper Skov  <jskov@redhat.com>

	* include/mod_regs_ser.h (CYGARC_SCBRR_N): Reduce rounding error.

2000-11-09  Jesper Skov  <jskov@redhat.com>

	* include/mod_regs_ubc.h: Correct definitions.

	* include/mod_7750.h (CYGARC_SH_MOD_UBC): Defined.

	* cdl/hal_sh_sh4.cdl: Disable cache for now.

2000-11-01  Jesper Skov  <jskov@redhat.com>

	* Many changes to bring the variant HAL up to date with the later
	SH arch HAL changes. Rewrote caching code to handle the split
	cache.

2000-08-16  Haruki Kashiwaya  <kashiwaya@redhat.com>

	* Set up directory structure.

2000-04-18  Ryozaburo Suzuki  <ryos@atom-tc.or.jp>

	* Contributed sources for the CqREEK/SH-4 platform.

//===========================================================================
//####COPYRIGHTBEGIN####
//                                                                          
// -------------------------------------------                              
// The contents of this file are subject to the Red Hat eCos Public License 
// Version 1.1 (the "License"); you may not use this file except in         
// compliance with the License.  You may obtain a copy of the License at    
// http://www.redhat.com/                                                   
//                                                                          
// Software distributed under the License is distributed on an "AS IS"      
// basis, WITHOUT WARRANTY OF ANY KIND, either express or implied.  See the 
// License for the specific language governing rights and limitations under 
// the License.                                                             
//                                                                          
// The Original Code is eCos - Embedded Configurable Operating System,      
// released September 30, 1998.                                             
//                                                                          
// The Initial Developer of the Original Code is Red Hat.                   
// Portions created by Red Hat are                                          
// Copyright (C) 1998, 1999, 2000, 2001 Red Hat, Inc.
// All Rights Reserved.                                                     
// -------------------------------------------                              
//                                                                          
//####COPYRIGHTEND####
//===========================================================================
