{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461478645187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461478645198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:17:25 2016 " "Processing started: Sun Apr 24 00:17:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461478645198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461478645198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finalproject -c Finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461478645198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461478645855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_new/synthesis/main_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_new/synthesis/main_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_pll-rtl " "Found design unit 1: main_pll-rtl" {  } { { "pll_new/synthesis/main_pll.vhd" "" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659878 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_pll " "Found entity 1: main_pll" {  } { { "pll_new/synthesis/main_pll.vhd" "" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_new/synthesis/submodules/main_pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_new/synthesis/submodules/main_pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_pll_pll_0 " "Found entity 1: main_pll_pll_0" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659883 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.vhd 2 0 " "Found 2 design units, including 0 entities, in source file screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCREEN " "Found design unit 1: SCREEN" {  } { { "SCREEN.vhd" "" { Text "C:/Altera_projects/SCREEN.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SCREEN-body " "Found design unit 2: SCREEN-body" {  } { { "SCREEN.vhd" "" { Text "C:/Altera_projects/SCREEN.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rand-Behavioral " "Found design unit 1: rand-Behavioral" {  } { { "rand.vhd" "" { Text "C:/Altera_projects/rand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659891 ""} { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "rand.vhd" "" { Text "C:/Altera_projects/rand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461478659891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461478659891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461478659937 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(16) " "VHDL Signal Declaration warning at VGA.vhd(16): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1461478659939 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:C1 " "Elaborating entity \"sync\" for hierarchy \"sync:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/Altera_projects/VGA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478659940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH sync.vhd(40) " "VHDL Process Statement warning at sync.vhd(40): signal \"SWITCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659943 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REDPOS sync.vhd(40) " "VHDL Process Statement warning at sync.vhd(40): signal \"REDPOS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659943 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNTER16 sync.vhd(43) " "VHDL Process Statement warning at sync.vhd(43): signal \"COUNTER16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659943 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNTER16 sync.vhd(44) " "VHDL Process Statement warning at sync.vhd(44): signal \"COUNTER16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659943 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG sync.vhd(54) " "VHDL Process Statement warning at sync.vhd(54): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659943 "|VGA|sync:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RANDOM_NUMBER sync.vhd(56) " "VHDL Process Statement warning at sync.vhd(56): signal \"RANDOM_NUMBER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1461478659944 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUNTER16 sync.vhd(38) " "VHDL Process Statement warning at sync.vhd(38): inferring latch(es) for signal or variable \"COUNTER16\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461478659944 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FFLAG sync.vhd(38) " "VHDL Process Statement warning at sync.vhd(38): inferring latch(es) for signal or variable \"FFLAG\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461478659945 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LOCATION sync.vhd(38) " "VHDL Process Statement warning at sync.vhd(38): inferring latch(es) for signal or variable \"LOCATION\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461478659945 "|VGA|sync:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REDPOS sync.vhd(38) " "VHDL Process Statement warning at sync.vhd(38): inferring latch(es) for signal or variable \"REDPOS\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1461478659945 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[0\] sync.vhd(38) " "Inferred latch for \"REDPOS\[0\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659948 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[1\] sync.vhd(38) " "Inferred latch for \"REDPOS\[1\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659948 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[2\] sync.vhd(38) " "Inferred latch for \"REDPOS\[2\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659948 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REDPOS\[3\] sync.vhd(38) " "Inferred latch for \"REDPOS\[3\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659948 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[0\] sync.vhd(38) " "Inferred latch for \"LOCATION\[0\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[1\] sync.vhd(38) " "Inferred latch for \"LOCATION\[1\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[2\] sync.vhd(38) " "Inferred latch for \"LOCATION\[2\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[3\] sync.vhd(38) " "Inferred latch for \"LOCATION\[3\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[4\] sync.vhd(38) " "Inferred latch for \"LOCATION\[4\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[5\] sync.vhd(38) " "Inferred latch for \"LOCATION\[5\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[6\] sync.vhd(38) " "Inferred latch for \"LOCATION\[6\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[7\] sync.vhd(38) " "Inferred latch for \"LOCATION\[7\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[8\] sync.vhd(38) " "Inferred latch for \"LOCATION\[8\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[9\] sync.vhd(38) " "Inferred latch for \"LOCATION\[9\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[10\] sync.vhd(38) " "Inferred latch for \"LOCATION\[10\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOCATION\[11\] sync.vhd(38) " "Inferred latch for \"LOCATION\[11\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FFLAG sync.vhd(38) " "Inferred latch for \"FFLAG\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[0\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[0\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659949 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[1\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[1\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[2\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[2\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[3\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[3\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[4\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[4\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[5\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[5\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[6\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[6\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[7\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[7\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[8\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[8\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[9\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[9\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[10\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[10\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[11\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[11\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[12\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[12\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[13\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[13\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[14\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[14\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[15\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[15\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659950 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[16\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[16\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[17\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[17\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[18\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[18\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[19\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[19\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[20\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[20\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[21\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[21\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[22\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[22\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[23\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[23\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[24\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[24\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[25\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[25\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[26\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[26\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[27\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[27\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[28\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[28\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[29\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[29\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[30\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[30\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUNTER16\[31\] sync.vhd(38) " "Inferred latch for \"COUNTER16\[31\]\" at sync.vhd(38)" {  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1461478659951 "|VGA|sync:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand sync:C1\|rand:C3 " "Elaborating entity \"rand\" for hierarchy \"sync:C1\|rand:C3\"" {  } { { "sync.vhd" "C3" { Text "C:/Altera_projects/sync.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478659970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll main_pll:C2 " "Elaborating entity \"main_pll\" for hierarchy \"main_pll:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/Altera_projects/VGA.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478659972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_pll_pll_0 main_pll:C2\|main_pll_pll_0:pll_0 " "Elaborating entity \"main_pll_pll_0\" for hierarchy \"main_pll:C2\|main_pll_pll_0:pll_0\"" {  } { { "pll_new/synthesis/main_pll.vhd" "pll_0" { Text "C:/Altera_projects/pll_new/synthesis/main_pll.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478659973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "altera_pll_i" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660006 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1461478660009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478660010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175000 MHz " "Parameter \"output_clock_frequency0\" = \"25.175000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461478660016 ""}  } { { "pll_new/synthesis/submodules/main_pll_pll_0.v" "" { Text "C:/Altera_projects/pll_new/synthesis/submodules/main_pll_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1461478660016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461478660673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461478660822 "|VGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA.vhd" "" { Text "C:/Altera_projects/VGA.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461478660822 "|VGA|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461478660822 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461478660937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461478661451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478661451 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1461478661503 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1461478661503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461478661569 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461478661569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461478661569 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1461478661569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461478661569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461478661653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:17:41 2016 " "Processing ended: Sun Apr 24 00:17:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461478661653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461478661653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461478661653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461478661653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461478664352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461478664366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:17:43 2016 " "Processing started: Sun Apr 24 00:17:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461478664366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1461478664366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1461478664366 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1461478664506 ""}
{ "Info" "0" "" "Project  = Finalproject" {  } {  } 0 0 "Project  = Finalproject" 0 0 "Fitter" 0 0 1461478664506 ""}
{ "Info" "0" "" "Revision = Finalproject" {  } {  } 0 0 "Revision = Finalproject" 0 0 "Fitter" 0 0 1461478664506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1461478664682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Finalproject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Finalproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1461478664699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461478664771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1461478664771 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1461478664888 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1461478664888 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1461478664902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1461478665327 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1461478665349 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1461478665478 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 34 " "No exact pin location assignment(s) for 1 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1461478665805 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1461478677631 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 51 global CLKCTRL_G6 " "main_pll:C2\|main_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 51 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1461478678115 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1461478678115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478678537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1461478679460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Finalproject.sdc " "Synopsys Design Constraints File file not found: 'Finalproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1461478679461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461478679462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1461478679463 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|FLAG~1\|combout " "Node \"C1\|FLAG~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478679465 ""} { "Warning" "WSTA_SCC_NODE" "C1\|FLAG~1\|datae " "Node \"C1\|FLAG~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478679465 ""}  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461478679465 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|COUNTER16\[0\]~1\|combout " "Node \"C1\|COUNTER16\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478679466 ""} { "Warning" "WSTA_SCC_NODE" "C1\|COUNTER16\[0\]~1\|dataf " "Node \"C1\|COUNTER16\[0\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478679466 ""}  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1461478679466 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|Equal0~0  from: dataa  to: combout " "Cell: C1\|Equal0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478679467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478679467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478679467 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478679467 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1461478679467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1461478679469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1461478679470 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1461478679471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1461478679480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461478679480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1461478679481 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1461478679482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1461478679482 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1461478679482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1461478679539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1461478679540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1461478679540 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478679982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1461478690150 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1461478690821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478692004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461478693440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461478695183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478695183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461478697147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Altera_projects/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461478707397 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461478707397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:46 " "Fitter routing operations ending: elapsed time is 00:00:46" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478748860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "sync:C1\|LOCATION\[3\] " "Signal \"sync:C1\|LOCATION\[3\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478748883 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1461478748883 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X36_Y42, I50) " "Routing resource LAB Input (X36_Y42, I50)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1461478748883 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1461478748883 ""}  } { { "c:/altera/14.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Altera_projects/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1461478748883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461478748884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461478748884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1461478768784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1461478769372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478769372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1461478769876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Altera_projects/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1461478780284 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1461478780284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478805550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1461478805551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1461478805551 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1461478807004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461478807204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461478808015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1461478808165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1461478808812 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1461478813976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Altera_projects/output_files/Finalproject.fit.smsg " "Generated suppressed messages file C:/Altera_projects/output_files/Finalproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1461478814432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2217 " "Peak virtual memory: 2217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461478815255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:20:15 2016 " "Processing ended: Sun Apr 24 00:20:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461478815255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:32 " "Elapsed time: 00:02:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461478815255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461478815255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1461478815255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1461478817707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461478817719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:20:17 2016 " "Processing started: Sun Apr 24 00:20:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461478817719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1461478817719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1461478817720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1461478825080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461478828605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:20:28 2016 " "Processing ended: Sun Apr 24 00:20:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461478828605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461478828605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461478828605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1461478828605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1461478829298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1461478831198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461478831210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:20:30 2016 " "Processing started: Sun Apr 24 00:20:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461478831210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461478831210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Finalproject -c Finalproject " "Command: quartus_sta Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461478831211 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1461478831359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461478832096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461478832162 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1461478832162 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "TimeQuest Timing Analyzer is analyzing 44 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1461478833230 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Finalproject.sdc " "Synopsys Design Constraints File file not found: 'Finalproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1461478833417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461478833417 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_24 CLOCK_24 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_24 CLOCK_24" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833419 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4125 -duty_cycle 50.00 -name \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 4125 -duty_cycle 50.00 -name \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833419 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 16 -duty_cycle 50.00 -name \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833419 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1461478833420 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWITCH\[0\] SWITCH\[0\] " "create_clock -period 1.000 -name SWITCH\[0\] SWITCH\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|FLAG~1\|combout " "Node \"C1\|FLAG~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478833423 ""} { "Warning" "WSTA_SCC_NODE" "C1\|FLAG~1\|dataa " "Node \"C1\|FLAG~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478833423 ""}  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461478833423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "C1\|COUNTER16\[0\]~1\|combout " "Node \"C1\|COUNTER16\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478833423 ""} { "Warning" "WSTA_SCC_NODE" "C1\|COUNTER16\[0\]~1\|datad " "Node \"C1\|COUNTER16\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461478833423 ""}  } { { "sync.vhd" "" { Text "C:/Altera_projects/sync.vhd" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1461478833423 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|Equal0~0  from: dataf  to: combout " "Cell: C1\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461478833425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1461478833431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1461478833434 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1461478833452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461478833486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461478833486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.422 " "Worst-case setup slack is -7.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.422            -270.075 SWITCH\[0\]  " "   -7.422            -270.075 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.955            -125.083 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.955            -125.083 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478833491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 SWITCH\[0\]  " "    0.345               0.000 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.452               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478833500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478833508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478833567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.690 " "Worst-case minimum pulse width slack is -0.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690             -41.886 SWITCH\[0\]  " "   -0.690             -41.886 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLOCK_24  " "    9.900               0.000 CLOCK_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.150               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.150               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478833579 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1461478833619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461478833679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461478835174 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|Equal0~0  from: dataf  to: combout " "Cell: C1\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461478835272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461478835284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461478835284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.395 " "Worst-case setup slack is -7.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.395            -272.512 SWITCH\[0\]  " "   -7.395            -272.512 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.514            -115.031 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.514            -115.031 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478835291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.067               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 SWITCH\[0\]  " "    0.420               0.000 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478835307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478835316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478835325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.726 " "Worst-case minimum pulse width slack is -0.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.726             -43.798 SWITCH\[0\]  " "   -0.726             -43.798 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLOCK_24  " "    9.926               0.000 CLOCK_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.095               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.095               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478835331 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1461478835360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1461478835574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1461478836976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|Equal0~0  from: dataf  to: combout " "Cell: C1\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837058 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837058 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461478837058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837059 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461478837061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461478837061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.623 " "Worst-case setup slack is -4.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.623             -98.230 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.623             -98.230 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.980            -133.716 SWITCH\[0\]  " "   -3.980            -133.716 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.209 " "Worst-case hold slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.255 SWITCH\[0\]  " "   -0.209              -0.255 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.247               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478837093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478837101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.815 " "Worst-case minimum pulse width slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -57.402 SWITCH\[0\]  " "   -0.815             -57.402 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_24  " "    9.643               0.000 CLOCK_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.405               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.405               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837109 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1461478837142 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C1\|Equal0~0  from: dataf  to: combout " "Cell: C1\|Equal0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837710 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1461478837710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837711 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1461478837713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1461478837713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.930 " "Worst-case setup slack is -3.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.930             -83.400 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.930             -83.400 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.530            -123.049 SWITCH\[0\]  " "   -3.530            -123.049 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.214 " "Worst-case hold slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -0.270 SWITCH\[0\]  " "   -0.214              -0.270 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.232               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478837743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1461478837750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.807 " "Worst-case minimum pulse width slack is -0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807             -59.449 SWITCH\[0\]  " "   -0.807             -59.449 SWITCH\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.241               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_24  " "    9.632               0.000 CLOCK_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.395               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.395               0.000 C2\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1461478837762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461478839491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1461478839491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461478839694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:20:39 2016 " "Processing ended: Sun Apr 24 00:20:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461478839694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461478839694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461478839694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461478839694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461478842156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461478842169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 00:20:42 2016 " "Processing started: Sun Apr 24 00:20:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461478842169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461478842169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Finalproject -c Finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461478842169 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1461478843288 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Finalproject.vho C:/Altera_projects/simulation/modelsim/ simulation " "Generated file Finalproject.vho in folder \"C:/Altera_projects/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1461478843876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461478844064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 00:20:44 2016 " "Processing ended: Sun Apr 24 00:20:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461478844064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461478844064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461478844064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461478844064 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461478844756 ""}
