Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1  Patch Version(s) 6251

Sun Feb 09 12:45:14 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ice40_himax_upduino2_humandet_impl_1.twr ice40_himax_upduino2_humandet_impl_1.udb -gui

---------------------------------------------------
Design:          lsc_ml_ice40_himax_humandet_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
---------------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock cam_pclk
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "cam_pclk"
=======================
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From cam_pclk                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          16.899 ns |         59.175 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                    41.666 ns |            slack = 26.066 ns 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          29.535 ns |         33.858 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From cam_pclk                          |                    41.666 ns |            slack = 34.497 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.7352%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {cam_pclk} -period 8                                                                                                    
3.3333333333333 [get_ports cam_pclk]    |   41.666 ns |   26.066 ns |    2   |   16.899 ns |  59.175 MHz |       266      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 41.666                                                                                                    
7 [get_pins {genblk1.u_hfosc.osc_inst/C                                                                                                    
LKHF }]                                 |   41.666 ns |   12.131 ns |   21   |   29.535 ns |  33.858 MHz |      4205      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[15].ff_inst/D              
                                         |   12.132 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[13].ff_inst/D              
                                         |   13.245 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[14].ff_inst/D              
                                         |   13.629 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[11].ff_inst/D              
                                         |   13.801 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[12].ff_inst/D              
                                         |   14.185 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[9].ff_inst/D              
                                         |   14.357 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[10].ff_inst/D              
                                         |   14.741 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[7].ff_inst/D              
                                         |   14.912 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CHIPSELECT              
                                         |   15.145 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[8].ff_inst/D              
                                         |   15.297 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {cam_pclk} -period 8                                                                                                    
3.3333333333333 [get_ports cam_pclk]    |    0.000 ns |    2.596 ns |    1   |        ---- |        ---- |       266      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 41.666                                                                                                    
7 [get_pins {genblk1.u_hfosc.osc_inst/C                                                                                                    
LKHF }]                                 |    0.000 ns |    2.556 ns |    1   |        ---- |        ---- |      4205      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR7              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR6              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR5              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR4              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR3              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR2              
                                         |    2.556 ns 
u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR1              
                                         |    2.556 ns 
g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR6              
                                         |    2.556 ns 
g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR5              
                                         |    2.556 ns 
g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR4              
                                         |    2.556 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
spi_clk                                 |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_sda_out.ff_inst/Q                           
                                        |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_scl_out.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done_rep0.ff_inst/Q                           
                                        |          No required time
g_use_ml_on.r_det_Z.ff_inst/Q           |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CLK_Z.ff_inst/Q                           
                                        |          No required time
g_on_en_uart.u_lsc_uart/o_txd.ff_inst/Q |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT13                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        73
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
spi_clk                                 |           No arrival time
u_io_cam_de/PADDI                       |           No arrival time
u_io_cam_vsync/PADDI                    |           No arrival time
u_io_cam_data[3]/PADDI                  |           No arrival time
u_io_cam_data[2]/PADDI                  |           No arrival time
u_io_cam_data[1]/PADDI                  |           No arrival time
u_io_cam_data[0]/PADDI                  |           No arrival time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/D                           
                                        |           No arrival time
secured_pin                             |    No arrival or required
secured_pin                             |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        32
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
spi_clk                                 |                     input
spi_miso                                |                     input
uart_rxd                                |                     input
cam_data[3]                             |                     input
cam_data[2]                             |                     input
cam_data[1]                             |                     input
cam_data[0]                             |                     input
cam_vsync                               |                     input
cam_hsync                               |                     input
debug_scl                               |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        36
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
----------------------------------------------------------------------
266 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 83.3333 ns
Period margin    : 81.9933 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/vmask_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/hmask_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/g_accu_Z[10].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[6].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/end_line_toggle_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : {genblk5.u_ice40_himax_video_process_64/bpcnt_Z[1].ff_inst/SR   genblk5.u_ice40_himax_video_process_64/bpcnt_Z[0].ff_inst/SR}
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : {genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/SR   genblk5.u_ice40_himax_video_process_64/r_accu_Z[4].ff_inst/SR}
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : {genblk5.u_ice40_himax_video_process_64/r_accu_Z[7].ff_inst/SR   genblk5.u_ice40_himax_video_process_64/r_accu_Z[6].ff_inst/SR}
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : {genblk5.u_ice40_himax_video_process_64/r_accu_Z[9].ff_inst/SR   genblk5.u_ice40_himax_video_process_64/r_accu_Z[8].ff_inst/SR}
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : {genblk5.u_ice40_himax_video_process_64/b_accu_Z[1].ff_inst/SR   genblk5.u_ice40_himax_video_process_64/b_accu_Z[0].ff_inst/SR}
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 88.5% (route), 11.5% (logic)
Clock Skew       : 0.850 ns
Setup Constraint : 41.666 ns 
Path Slack       : 26.066 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    89.269

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       16.026
-------------------------------------   ------
End-of-path arrival time( ns )          63.202

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE_R9C22D    CLK_TO_Q1_DELAY  1.391         6.901  28      
resetn                                                    NET DELAY        6.755        13.656  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE_R8C2B     A0_TO_F0_DELAY   0.450        14.106  164     
resetn_i                                                  NET DELAY        7.430        21.536  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
----------------------------------------------------------------------
4205 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[15].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 21
Delay Ratio      : 73.6% (route), 26.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 12.131 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       29.336
-------------------------------------   ------
End-of-path arrival time( ns )          34.846

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO1
                                          SLICE_R23C4B    CIN1_TO_COUT1_DELAY  0.278        32.038  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_10
                                                          NET DELAY            0.000        32.038  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO0
                                          SLICE_R23C4C    CIN0_TO_COUT0_DELAY  0.278        32.316  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.CO0
                                                          NET DELAY            0.000        32.316  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO1
                                          SLICE_R23C4C    CIN1_TO_COUT1_DELAY  0.278        32.594  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_12
                                                          NET DELAY            0.000        32.594  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CO0
                                          SLICE_R23C4D    CIN0_TO_COUT0_DELAY  0.278        32.872  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.CO0
                                                          NET DELAY            0.000        32.872  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CO1
                                          SLICE_R23C4D    CIN1_TO_COUT1_DELAY  0.278        33.150  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_14
                                                          NET DELAY            1.219        34.369  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_RNO[15].fa22_inst/D0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_RNO[15].fa22_inst/S0
                                          SLICE_R23C5A    D0_TO_F0_DELAY       0.477        34.846  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_RNO_S0[15]
                                                          NET DELAY            0.000        34.846  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[13].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 19
Delay Ratio      : 74.5% (route), 25.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 13.244 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       28.223
-------------------------------------   ------
End-of-path arrival time( ns )          33.733

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO1
                                          SLICE_R23C4B    CIN1_TO_COUT1_DELAY  0.278        32.038  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_10
                                                          NET DELAY            0.000        32.038  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO0
                                          SLICE_R23C4C    CIN0_TO_COUT0_DELAY  0.278        32.316  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.CO0
                                                          NET DELAY            0.000        32.316  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO1
                                          SLICE_R23C4C    CIN1_TO_COUT1_DELAY  0.278        32.594  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_12
                                                          NET DELAY            0.662        33.256  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/D0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/S0
                                          SLICE_R23C4D    D0_TO_F0_DELAY       0.477        33.733  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0_S0
                                                          NET DELAY            0.000        33.733  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[14].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 20
Delay Ratio      : 73.2% (route), 26.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 13.628 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       27.839
-------------------------------------   ------
End-of-path arrival time( ns )          33.349

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO1
                                          SLICE_R23C4B    CIN1_TO_COUT1_DELAY  0.278        32.038  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_10
                                                          NET DELAY            0.000        32.038  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO0
                                          SLICE_R23C4C    CIN0_TO_COUT0_DELAY  0.278        32.316  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.CO0
                                                          NET DELAY            0.000        32.316  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO1
                                          SLICE_R23C4C    CIN1_TO_COUT1_DELAY  0.278        32.594  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_12
                                                          NET DELAY            0.000        32.594  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/CO0
                                          SLICE_R23C4D    CIN0_TO_COUT0_DELAY  0.278        32.872  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.CO0
                                                          NET DELAY            0.000        32.872  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/D1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0.fa22_inst/S1
                                          SLICE_R23C4D    D1_TO_F1_DELAY       0.477        33.349  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_13_c_0_S1
                                                          NET DELAY            0.000        33.349  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[11].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 13.800 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       27.667
-------------------------------------   ------
End-of-path arrival time( ns )          33.177

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO1
                                          SLICE_R23C4B    CIN1_TO_COUT1_DELAY  0.278        32.038  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_10
                                                          NET DELAY            0.662        32.700  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/D0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/S0
                                          SLICE_R23C4C    D0_TO_F0_DELAY       0.477        33.177  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0_S0
                                                          NET DELAY            0.000        33.177  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[12].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 74.7% (route), 25.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.184 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       27.283
-------------------------------------   ------
End-of-path arrival time( ns )          32.793

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO1
                                          SLICE_R23C4B    CIN1_TO_COUT1_DELAY  0.278        32.038  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_10
                                                          NET DELAY            0.000        32.038  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/CO0
                                          SLICE_R23C4C    CIN0_TO_COUT0_DELAY  0.278        32.316  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.CO0
                                                          NET DELAY            0.000        32.316  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/D1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0.fa22_inst/S1
                                          SLICE_R23C4C    D1_TO_F1_DELAY       0.477        32.793  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_11_c_0_S1
                                                          NET DELAY            0.000        32.793  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[9].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.356 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       27.111
-------------------------------------   ------
End-of-path arrival time( ns )          32.621

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.662        32.144  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/D0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/S0
                                          SLICE_R23C4B    D0_TO_F0_DELAY       0.477        32.621  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0_S0
                                                          NET DELAY            0.000        32.621  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[10].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.740 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       26.727
-------------------------------------   ------
End-of-path arrival time( ns )          32.237

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO1
                                          SLICE_R23C4A    CIN1_TO_COUT1_DELAY  0.278        31.482  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_8
                                                          NET DELAY            0.000        31.482  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/CO0
                                          SLICE_R23C4B    CIN0_TO_COUT0_DELAY  0.278        31.760  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.CO0
                                                          NET DELAY            0.000        31.760  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/D1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0.fa22_inst/S1
                                          SLICE_R23C4B    D1_TO_F1_DELAY       0.477        32.237  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_9_c_0_S1
                                                          NET DELAY            0.000        32.237  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[7].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 14.911 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       26.556
-------------------------------------   ------
End-of-path arrival time( ns )          32.066

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            1.219        31.589  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/D0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/S0
                                          SLICE_R23C4A    D0_TO_F0_DELAY       0.477        32.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0_S0
                                                          NET DELAY            0.000        32.066  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CHIPSELECT
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 87.8% (route), 12.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 15.144 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.404
------------------------------------------   -------
End-of-path required time( ns )               46.772

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       26.118
-------------------------------------   ------
End-of-path arrival time( ns )          31.628

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY  1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY        7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY   0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY        3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY   0.450        18.477  30      
w_fifo_rd                                                 NET DELAY        5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY   0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY        3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0_RNO/C->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0_RNO/Z
                                          SLICE_R23C5B    B1_TO_F1_DELAY   0.450        28.516  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_ce0_0_i
                                                          NET DELAY        3.112        31.628  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_raddr_Z[8].ff_inst/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 15.296 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.977

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       26.171
-------------------------------------   ------
End-of-path arrival time( ns )          31.681

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done.ff_inst/Q
                                          SLICE_R21C5A    CLK_TO_Q1_DELAY      1.391         6.901  27      
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/w_load_done
                                                          NET DELAY            7.073        13.974  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIMQQG/Z
                                          SLICE_R21C16C   C0_TO_F0_DELAY       0.450        14.424  5       
genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.o_fifo_empty_0_i
                                                          NET DELAY            3.603        18.027  1       
secured_pin->secured_pin                  SLICE_R19C19A   B1_TO_F1_DELAY       0.450        18.477  30      
w_fifo_rd                                                 NET DELAY            5.536        24.013  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/B->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/fifo_valid_RNIAIJI/Z
                                          SLICE_R21C6D    A0_TO_F0_DELAY       0.450        24.463  7       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/N_476
                                                          NET DELAY            3.603        28.066  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/B0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO0
                                          SLICE_R23C3A    B0_TO_COUT0_DELAY    0.358        28.424  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.CO0
                                                          NET DELAY            0.000        28.424  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0_c_0.fa22_inst/CO1
                                          SLICE_R23C3A    CIN1_TO_COUT1_DELAY  0.278        28.702  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_0
                                                          NET DELAY            0.000        28.702  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO0
                                          SLICE_R23C3B    CIN0_TO_COUT0_DELAY  0.278        28.980  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.CO0
                                                          NET DELAY            0.000        28.980  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_1_c_0.fa22_inst/CO1
                                          SLICE_R23C3B    CIN1_TO_COUT1_DELAY  0.278        29.258  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_2
                                                          NET DELAY            0.000        29.258  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO0
                                          SLICE_R23C3C    CIN0_TO_COUT0_DELAY  0.278        29.536  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.CO0
                                                          NET DELAY            0.000        29.536  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_3_c_0.fa22_inst/CO1
                                          SLICE_R23C3C    CIN1_TO_COUT1_DELAY  0.278        29.814  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_4
                                                          NET DELAY            0.000        29.814  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO0
                                          SLICE_R23C3D    CIN0_TO_COUT0_DELAY  0.278        30.092  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.CO0
                                                          NET DELAY            0.000        30.092  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CI1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_5_c_0.fa22_inst/CO1
                                          SLICE_R23C3D    CIN1_TO_COUT1_DELAY  0.278        30.370  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_6
                                                          NET DELAY            0.556        30.926  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CI0->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/CO0
                                          SLICE_R23C4A    CIN0_TO_COUT0_DELAY  0.278        31.204  2       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.CO0
                                                          NET DELAY            0.000        31.204  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/D1->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0.fa22_inst/S1
                                          SLICE_R23C4A    D1_TO_F1_DELAY       0.477        31.681  1       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/un1_fifo_raddr_cry_7_c_0_S1
                                                          NET DELAY            0.000        31.681  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
----------------------------------------------------------------------
266 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/b_accu_Z[8].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA8
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/b_accu_Z[9].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/b_accu_Z[8].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/b_accu_Z[8].ff_inst/Q
                                          SLICE_R19C4C    CLK_TO_Q1_DELAY  1.391         7.751  3       
genblk5.u_ice40_himax_video_process_64/b_accu[8]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/b_accu_Z[9].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA9
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/b_accu_Z[9].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/b_accu_Z[8].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/b_accu_Z[9].ff_inst/Q
                                          SLICE_R19C4C    CLK_TO_Q0_DELAY  1.391         7.751  5       
genblk5.u_ice40_himax_video_process_64/b_accu[9]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/g_accu_Z[1].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA11
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/g_accu_Z[1].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/g_accu_Z[0].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/g_accu_Z[1].ff_inst/Q
                                          SLICE_R19C3D    CLK_TO_Q0_DELAY  1.391         7.751  3       
genblk5.u_ice40_himax_video_process_64/g_accu[1]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/g_accu_Z[4].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA14
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/g_accu_Z[5].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/g_accu_Z[4].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/g_accu_Z[4].ff_inst/Q
                                          SLICE_R19C3A    CLK_TO_Q1_DELAY  1.391         7.751  4       
genblk5.u_ice40_himax_video_process_64/g_accu[4]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA10
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/r_accu_Z[4].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/Q
                                          SLICE_R19C5A    CLK_TO_Q0_DELAY  1.391         7.751  4       
genblk5.u_ice40_himax_video_process_64/r_accu[5]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/r_accu_Z[7].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA12
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/r_accu_Z[7].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/r_accu_Z[6].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/r_accu_Z[7].ff_inst/Q
                                          SLICE_R19C6C    CLK_TO_Q0_DELAY  1.391         7.751  4       
genblk5.u_ice40_himax_video_process_64/r_accu[7]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/r_accu_Z[9].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA14
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/r_accu_Z[9].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/r_accu_Z[8].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/r_accu_Z[9].ff_inst/Q
                                          SLICE_R19C6A    CLK_TO_Q0_DELAY  1.391         7.751  3       
genblk5.u_ice40_himax_video_process_64/r_accu[9]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/r_accu_Z[3].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA8
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.066
-----------------------------------------------   -------
End-of-path required time( ns )                     6.426

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.662
------------------------------------------   -----
End-of-path arrival time( ns )               9.022

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{genblk5.u_ice40_himax_video_process_64/r_accu_Z[3].ff_inst/CK   genblk5.u_ice40_himax_video_process_64/r_accu_Z[2].ff_inst/CK}->genblk5.u_ice40_himax_video_process_64/r_accu_Z[3].ff_inst/Q
                                          SLICE_R19C5B    CLK_TO_Q0_DELAY  1.391         7.751  4       
genblk5.u_ice40_himax_video_process_64/r_accu[3]
                                                          NET DELAY        1.271         9.022  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RDATA14
Path End         : genblk5.u_ice40_himax_video_process_64/g_accu_Z[4].ff_inst/D
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.360

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.900
------------------------------------------   -----
End-of-path arrival time( ns )               9.260

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RCLK->genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RDATA14
                                          EBR_EBR_R20C4   RCLK_TO_RDATA_DELAY  1.179         7.539  1       
genblk5.u_ice40_himax_video_process_64/rdata[14]
                                                          NET DELAY            1.271         8.810  1       
genblk5.u_ice40_himax_video_process_64/g_accu_RNO[4]/C->genblk5.u_ice40_himax_video_process_64/g_accu_RNO[4]/Z
                                          SLICE_R19C3A    D1_TO_F1_DELAY       0.450         9.260  1       
genblk5.u_ice40_himax_video_process_64/g_accu_4[4]
                                                          NET DELAY            0.000         9.260  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RDATA10
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/D
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      6.360
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     6.360

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    6.360
+ Data Path Delay                            2.900
------------------------------------------   -----
End-of-path arrival time( ns )               9.260

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RCLK->genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RDATA10
                                          EBR_EBR_R20C6   RCLK_TO_RDATA_DELAY  1.179         7.539  1       
genblk5.u_ice40_himax_video_process_64/rdata[26]
                                                          NET DELAY            1.271         8.810  1       
genblk5.u_ice40_himax_video_process_64/r_accu_RNO[5]/C->genblk5.u_ice40_himax_video_process_64/r_accu_RNO[5]/Z
                                          SLICE_R19C5A    D0_TO_F0_DELAY       0.450         9.260  1       
genblk5.u_ice40_himax_video_process_64/r_accu_4[5]
                                                          NET DELAY            0.000         9.260  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO_35                           IOPAD_TO_PADDI_DELAY  0.850         0.850  71      
pclk_c                                                                     NET DELAY             5.510         6.360  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
----------------------------------------------------------------------
4205 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[0].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
g_on_en_uart.u_lsc_uart/fifo_raddr_Z[0].ff_inst/CK->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[0].ff_inst/Q
                                          SLICE_R6C9A     CLK_TO_Q1_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[0]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[1].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR1
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{g_on_en_uart.u_lsc_uart/fifo_raddr_Z[1].ff_inst/CK   g_on_en_uart.u_lsc_uart/fifo_raddr_Z[2].ff_inst/CK}->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[1].ff_inst/Q
                                          SLICE_R6C9B     CLK_TO_Q0_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[1]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[2].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR2
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{g_on_en_uart.u_lsc_uart/fifo_raddr_Z[1].ff_inst/CK   g_on_en_uart.u_lsc_uart/fifo_raddr_Z[2].ff_inst/CK}->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[2].ff_inst/Q
                                          SLICE_R6C9B     CLK_TO_Q1_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[2]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[4].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR4
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{g_on_en_uart.u_lsc_uart/fifo_raddr_Z[3].ff_inst/CK   g_on_en_uart.u_lsc_uart/fifo_raddr_Z[4].ff_inst/CK}->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[4].ff_inst/Q
                                          SLICE_R6C9C     CLK_TO_Q1_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[4]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[5].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR5
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{g_on_en_uart.u_lsc_uart/fifo_raddr_Z[5].ff_inst/CK   g_on_en_uart.u_lsc_uart/fifo_raddr_Z[6].ff_inst/CK}->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[5].ff_inst/Q
                                          SLICE_R6C9D     CLK_TO_Q0_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[5]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : g_on_en_uart.u_lsc_uart/fifo_raddr_Z[6].ff_inst/Q
Path End         : g_on_en_uart.u_lsc_uart/genblk1.u_ram512x8_0/lscc_ram_dp_inst/mem_mem_0_0_cZ.ebr_inst/RADDR6
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{g_on_en_uart.u_lsc_uart/fifo_raddr_Z[5].ff_inst/CK   g_on_en_uart.u_lsc_uart/fifo_raddr_Z[6].ff_inst/CK}->g_on_en_uart.u_lsc_uart/fifo_raddr_Z[6].ff_inst/Q
                                          SLICE_R6C9D     CLK_TO_Q1_DELAY  1.391         6.901  3       
g_on_en_uart.u_lsc_uart/fifo_raddr[6]                     NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_lsc_i2cm_himax/i2c_cnt_Z[0].ff_inst/Q
Path End         : u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR1
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_lsc_i2cm_himax/i2c_cnt_Z[1].ff_inst/CK   u_lsc_i2cm_himax/i2c_cnt_Z[0].ff_inst/CK}->u_lsc_i2cm_himax/i2c_cnt_Z[0].ff_inst/Q
                                          SLICE_R19C8D    CLK_TO_Q1_DELAY  1.391         6.901  5       
u_lsc_i2cm_himax/i2c_cnt[0]                               NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_lsc_i2cm_himax/i2c_cnt_Z[1].ff_inst/Q
Path End         : u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR2
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_lsc_i2cm_himax/i2c_cnt_Z[1].ff_inst/CK   u_lsc_i2cm_himax/i2c_cnt_Z[0].ff_inst/CK}->u_lsc_i2cm_himax/i2c_cnt_Z[1].ff_inst/Q
                                          SLICE_R19C8D    CLK_TO_Q0_DELAY  1.391         6.901  5       
u_lsc_i2cm_himax/i2c_cnt[1]                               NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_lsc_i2cm_himax/i2c_cnt_Z[2].ff_inst/Q
Path End         : u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR3
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_lsc_i2cm_himax/i2c_cnt_Z[3].ff_inst/CK   u_lsc_i2cm_himax/i2c_cnt_Z[2].ff_inst/CK}->u_lsc_i2cm_himax/i2c_cnt_Z[2].ff_inst/Q
                                          SLICE_R19C8A    CLK_TO_Q1_DELAY  1.391         6.901  6       
u_lsc_i2cm_himax/i2c_cnt[2]                               NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_lsc_i2cm_himax/i2c_cnt_Z[3].ff_inst/Q
Path End         : u_lsc_i2cm_himax/genblk1.u_rom_himax_cfg/lscc_ram_dq_inst/mem_mem_0_0.ebr_inst/RADDR4
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.556 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.106
------------------------------------------   -------
End-of-path required time( ns )                5.616

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       2.662
-------------------------------------   -----
End-of-path arrival time( ns )          8.172

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_lsc_i2cm_himax/i2c_cnt_Z[3].ff_inst/CK   u_lsc_i2cm_himax/i2c_cnt_Z[2].ff_inst/CK}->u_lsc_i2cm_himax/i2c_cnt_Z[3].ff_inst/Q
                                          SLICE_R19C8A    CLK_TO_Q0_DELAY  1.391         6.901  6       
u_lsc_i2cm_himax/i2c_cnt[3]                               NET DELAY        1.271         8.172  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1311    
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

