<!DOCTYPE html><html lang="[&quot;zh-CN&quot;,&quot;en&quot;,&quot;default&quot;]" data-theme="light"><head><meta charset="utf-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1"><title>电子设计自动化实验相关 | Rimrose's Blog</title><noscript>开启JavaScript才能访问本站哦~</noscript><link rel="icon" href="https://images.rimrose.site/images/QQ图片20231031210606.ico"><!-- index.css--><link rel="stylesheet" href="/css/index.css?v=2.1.10"><!-- inject head--><link rel="canonical" href="https://sirtamago.github.io/blog/TEC/%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%E7%9B%B8%E5%85%B3/"><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css"><!-- aplayer--><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/aplayer/1.10.1/APlayer.min.css"><!-- swiper--><!-- fancybox ui--><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/fancyapps-ui/5.0.36/fancybox/fancybox.min.css"><!-- katex--><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css"><!-- Open Graph--><meta name="description" content="本文内容基于电子设计自动化老师发的 实验报告模板 实验基于FPGA黑金开发平台AX301，此款开发板使用的是 ALTERA 公司的 Cyclone IV 系列 FPGA，型号为 EP4CE6F17C8 实验一：LED流水灯设计 codes led_test.v 12345678910111213"><!-- pwa--><meta name="apple-mobile-web-app-capable" content="Rimrose's Blog"><meta name="theme-color" content="var(--efu-main)"><meta name="apple-mobile-web-app-status-bar-style" content="var(--efu-main)"><link rel="bookmark" href="https://images.rimrose.site/images/QQ图片20231031210606.ico"><link rel="apple-touch-icon" href="https://images.rimrose.site/images/QQ图片20231031210606.ico" sizes="180x180"><script>console.log(' %c Solitude %c ' + '2.1.10' + ' %c https://github.com/everfu/hexo-theme-solitude',
    'background:#35495e ; padding: 1px; border-radius: 3px 0 0 3px;  color: #fff',
    'background:#ff9a9a ; padding: 1px; border-radius: 0 3px 3px 0;  color: #fff',
    'background:unset ; padding: 1px; border-radius: 0 3px 3px 0;  color: #fff')
</script><script>(()=>{
        const saveToLocal = {
            set: function setWithExpiry(key, value, ttl) {
                if (ttl === 0)
                    return
                const now = new Date()
                const expiryDay = ttl * 86400000
                const item = {
                    value: value,
                    expiry: now.getTime() + expiryDay
                }
                localStorage.setItem(key, JSON.stringify(item))
            },
            get: function getWithExpiry(key) {
                const itemStr = localStorage.getItem(key)

                if (!itemStr) {
                    return undefined
                }
                const item = JSON.parse(itemStr)
                const now = new Date()

                if (now.getTime() > item.expiry) {
                    localStorage.removeItem(key)
                    return undefined
                }
                return item.value
            }
        };
        window.utils = {
            saveToLocal: saveToLocal,
            getCSS: (url, id = false) => new Promise((resolve, reject) => {
              const link = document.createElement('link')
              link.rel = 'stylesheet'
              link.href = url
              if (id) link.id = id
              link.onerror = reject
              link.onload = link.onreadystatechange = function() {
                const loadState = this.readyState
                if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
                link.onload = link.onreadystatechange = null
                resolve()
              }
              document.head.appendChild(link)
            }),
            getScript: (url, attr = {}) => new Promise((resolve, reject) => {
              const script = document.createElement('script')
              script.src = url
              script.async = true
              script.onerror = reject
              script.onload = script.onreadystatechange = function() {
                const loadState = this.readyState
                if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
                script.onload = script.onreadystatechange = null
                resolve()
              }

              Object.keys(attr).forEach(key => {
                script.setAttribute(key, attr[key])
              })

              document.head.appendChild(script)
            }),
            addGlobalFn: (key, fn, name = false, parent = window) => {
                const globalFn = parent.globalFn || {}
                const keyObj = globalFn[key] || {}

                if (name && keyObj[name]) return

                name = name || Object.keys(keyObj).length
                keyObj[name] = fn
                globalFn[key] = keyObj
                parent.globalFn = globalFn
            },
            addEventListenerPjax: (ele, event, fn, option = false) => {
              ele.addEventListener(event, fn, option)
              utils.addGlobalFn('pjax', () => {
                  ele.removeEventListener(event, fn, option)
              })
          },
        }
    })()</script><!-- theme--><script>initTheme = () => {
    let isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
    const cachedMode = utils.saveToLocal.get('theme');
    if (cachedMode === undefined) {
        const nowMode =
            isDarkMode ? 'dark' : 'light'
        document.documentElement.setAttribute('data-theme', nowMode);
    } else {
        document.documentElement.setAttribute('data-theme', cachedMode);
    }
    typeof rm === 'object' && rm.mode(cachedMode === 'dark' && isDarkMode)
}
initTheme()</script><!-- global head--><script>const GLOBAL_CONFIG = {
    root: '/',
    algolia: undefined,
    localsearch: undefined,
    runtime: '2024-07-15 10:20:22',
    lazyload: {
        enable: true,
        error: '/img/error_load.avif'
    },
    copyright: false,
    highlight: {"limit":400,"expand":true,"copy":true,"syntax":"highlight.js"},
    randomlink: false,
    lang: {"theme":{"dark":"已切换至深色模式","light":"已切换至浅色模式"},"copy":{"success":"复制成功","error":"复制失败"},"backtop":"返回顶部","time":{"day":"天前","hour":"小时前","just":"刚刚","min":"分钟前","month":"个月前"},"day":" 天","f12":"开发者模式已打开，请遵循GPL协议。","totalk":"无需删除空行，直接输入评论即可"},
    aside: {
        sayhello: {
            morning: "✨ 早上好，新的一天开始了",
            noon: "🍲 午餐时间",
            afternoon: "🌞 下午好",
            night: "早点休息",
            goodnight: "晚安 😴",
        },
        sayhello2: ["你可以的","你一定可以的","祝你好运，陌生人"],
        sayhello3: {
            prefix: '好久不见，',
            back: '欢迎再次回来，',
        },
    },
    covercolor: {
        enable: true
    },
    comment: false,
    lightbox: 'fancybox',
    post_ai: false,
    right_menu: false,
    translate: {"translateDelay":0,"defaultEncoding":2},
    lure: false,
    expire: false,
};</script><!-- page-config head--><script id="config-diff">var PAGE_CONFIG = {
    is_post: true,
    is_page: false,
    is_home: false,
    page: '',
    toc: true,
    comment: false,
    ai_text: false,
    color: false,
}</script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.2.0"></head><body id="body"><!-- universe--><!-- background img--><div id="global_bg"></div><!-- loading--><!-- console--><div id="console"><div class="close-btn" onclick="sco.hideConsole()"><i class="solitude fa-solid fa-xmark"></i></div><div class="console-card-group"><div class="console-card-group-right"><div class="console-card tags" onclick="sco.hideConsole()"><div class="card-content"><div class="author-content-item-tips">标签</div><div class="author-content-item-title">寻找感兴趣的领域</div></div><div class="card-tag-cloud"><a href="/tags/Photography/">Photography<sup>1</sup></a><a href="/tags/record/">record<sup>5</sup></a><a href="/tags/%E5%BE%85%E5%AE%8C%E5%96%84/">待完善<sup>1</sup></a><a href="/tags/math/">math<sup>2</sup></a><a href="/tags/study/">study<sup>3</sup></a></div></div><div class="console-card history" onclick="sco.hideConsole()"><ul class="card-archive-list"><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/11/"><span class="card-archive-list-date">2024/11</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">2</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/06/"><span class="card-archive-list-date">2024/06</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">2</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/05/"><span class="card-archive-list-date">2024/05</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">1</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/03/"><span class="card-archive-list-date">2024/03</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">2</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2023/12/"><span class="card-archive-list-date">2023/12</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">1</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2023/05/"><span class="card-archive-list-date">2023/05</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">1</span><span class="card-archive-list-count-unit">篇</span></div></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2022/03/"><span class="card-archive-list-date">2022/03</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">2</span><span class="card-archive-list-count-unit">篇</span></div></a></li></ul></div></div></div><div class="button-group"><div class="console-btn-item"><span class="darkmode_switchbutton" onclick="sco.switchDarkMode()" title="昼夜切换"><i class="solitude fa-solid fa-circle-half-stroke"></i></span></div><div class="console-btn-item" id="consoleHideAside"><span class="asideSwitch" onclick="sco.switchHideAside()" title="边栏显示控制"><i class="solitude fas fa-arrows-left-right-to-line"></i></span></div></div><div class="console-mask" onclick="sco.hideConsole()"></div></div><!-- sidebar--><div id="sidebar" style="zoom: 1;"><div id="menu-mask" style="display: none;"></div><div id="sidebar-menus"><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">11</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a></div></div></div><span class="sidebar-menu-item-title">功能</span><div class="sidebar-menu-item"><span class="darkmode_switchbutton menu-child" onclick="sco.switchDarkMode()"><i class="solitude fa-solid fa-circle-half-stroke"></i><span>显示模式</span></span></div><div class="back-menu-list-groups"><div class="back-menu-list-group"><div class="back-menu-list-title">website</div><div class="back-menu-list"><a class="back-menu-item" href="/rimrose.top" title="MyBlog"><img class="nolazyload back-menu-item-icon" src="https://images.rimrose.site/images/QQ图片20231031210606.ico" alt="MyBlog"><span class="back-menu-item-text">MyBlog</span></a></div></div><div class="back-menu-list-group"><div class="back-menu-list-title">project</div><div class="back-menu-list"><a class="back-menu-item" target="_blank" rel="noopener" href="https://github.com/SirTamago/P-qoq-bot" title="P-qoq-bot"><img class="nolazyload back-menu-item-icon" src="https://github.githubassets.com/assets/GitHub-Mark-ea2971cee799.png" alt="P-qoq-bot"><span class="back-menu-item-text">P-qoq-bot</span></a></div></div></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>文库</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="solitude  fas fa-folder-closed"></i><span>全部文章</span></a></li><li><a class="site-page child" href="/categories/"><i class="solitude  fas fa-clone"></i><span>全部分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="solitude  fas fa-tags"></i><span>全部标签</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>友链</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/links/"><i class="solitude  fas fa-user-group"></i><span>友情链接</span></a></li><li><a class="site-page child" href="javascript:travelling()"><i class="solitude  fas fa-gift"></i><span>宝藏博主</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>关于</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/equipment/"><i class="solitude  fas fa-laptop"></i><span>我的装备</span></a></li><li><a class="site-page child" href="/games/"><i class="solitude  fas fa-gamepad"></i><span>我的游戏</span></a></li><li><a class="site-page child" href="/tlink/"><i class="solitude  fas fa-toolbox"></i><span>在线工具</span></a></li><li><a class="site-page child" href="/music/"><i class="solitude  fas fa-music"></i><span>我喜欢的音乐</span></a></li></ul></div></div><span class="sidebar-menu-item-title">标签</span><div class="card-widget card-tags card-archives card-webinfo card-allinfo"><div class="card-tag-cloud"><a href="/tags/Photography/">Photography<sup>1</sup></a><a href="/tags/record/">record<sup>5</sup></a><a href="/tags/%E5%BE%85%E5%AE%8C%E5%96%84/">待完善<sup>1</sup></a><a href="/tags/math/">math<sup>2</sup></a><a href="/tags/study/">study<sup>3</sup></a></div></div></div></div><!-- keyboard--><!-- righhtside--><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav class="show" id="nav"><div id="nav-group"><div id="blog_name"><div class="back-home-button" tabindex="-1"><i class="back-home-button-icon solitude fas fa-bars-progress"></i><div class="back-menu-list-groups"><div class="back-menu-list-group"><div class="back-menu-list-title">website</div><div class="back-menu-list"><a class="back-menu-item" href="/rimrose.top" title="MyBlog"><img class="nolazyload back-menu-item-icon" src="https://images.rimrose.site/images/QQ图片20231031210606.ico" alt="MyBlog"><span class="back-menu-item-text">MyBlog</span></a></div></div><div class="back-menu-list-group"><div class="back-menu-list-title">project</div><div class="back-menu-list"><a class="back-menu-item" target="_blank" rel="noopener" href="https://github.com/SirTamago/P-qoq-bot" title="P-qoq-bot"><img class="nolazyload back-menu-item-icon" src="https://github.githubassets.com/assets/GitHub-Mark-ea2971cee799.png" alt="P-qoq-bot"><span class="back-menu-item-text">P-qoq-bot</span></a></div></div></div></div><a id="site-name" href="/" title="返回博客主页"><span class="title">Rimrose's Blog</span><i class="solitude fa-solid fa-home"></i></a></div><div id="page-name-mask"><div id="page-name"><a id="page-name-text" onclick="sco.toTop()">电子设计自动化实验相关</a></div></div><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>文库</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/archives/"><i class="solitude  fas fa-folder-closed"></i><span>全部文章</span></a></li><li><a class="site-page child" href="/categories/"><i class="solitude  fas fa-clone"></i><span>全部分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="solitude  fas fa-tags"></i><span>全部标签</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>友链</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/links/"><i class="solitude  fas fa-user-group"></i><span>友情链接</span></a></li><li><a class="site-page child" href="javascript:travelling()"><i class="solitude  fas fa-gift"></i><span>宝藏博主</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><span>关于</span></a><ul class="menus_item_child"><li><a class="site-page child" href="/equipment/"><i class="solitude  fas fa-laptop"></i><span>我的装备</span></a></li><li><a class="site-page child" href="/games/"><i class="solitude  fas fa-gamepad"></i><span>我的游戏</span></a></li><li><a class="site-page child" href="/tlink/"><i class="solitude  fas fa-toolbox"></i><span>在线工具</span></a></li><li><a class="site-page child" href="/music/"><i class="solitude  fas fa-music"></i><span>我喜欢的音乐</span></a></li></ul></div></div></div><div id="nav-left"></div><div id="nav-right"><div class="nav-button" id="nav-console"><a class="console_switchbutton" onclick="sco.showConsole()" title="中控台" href="javascript:void(0);"><label><i class="left"></i><i class="center"></i><i class="right"></i></label></a></div><div class="nav-button" id="nav-totop" onclick="sco.toTop()"><a class="totopbtn"><i class="solitude fa-solid fa-arrow-up"></i><span id="percent">0</span></a></div><div id="toggle-menu"><a class="site-page"><i class="solitude fa-solid fa-bars"></i></a></div></div></div></nav><div class="coverdiv" id="coverdiv"><img class="nolazyload" id="post-cover" src="https://images.rimrose.site/images/151_[MoeHui]AshimaCG025.jpg" alt="电子设计自动化实验相关"></div><div id="post-info"><div id="post-firstinfo"><div class="meta-firstline"><a class="post-meta-original" title="该文章为原创文章，注意版权协议">原创</a><span class="post-meta-categories"><a class="post-meta-categories" href="/categories/TEC/">TEC</a></span><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/study/"><span class="tags-name tags-punctuation"><i class="solitude fa-solid fa-hashtag"></i>study</span></a></div></div></div></div><h1 class="post-title">电子设计自动化实验相关</h1><div id="post-meta"><div class="meta-secondline"></div></div></div><section class="main-hero-waves-area waves-area"><svg class="waves-svg" xmlns="http://www.w3.org/2000/svg" xlink="http://www.w3.org/1999/xlink" viewBox="0 24 150 28" preserveAspectRatio="none" shape-rendering="auto"><defs><path id="gentle-wave" d="M -160 44 c 30 0 58 -18 88 -18 s 58 18 88 18 s 58 -18 88 -18 s 58 18 88 18 v 44 h -352 Z"></path></defs><g class="parallax"><use href="#gentle-wave" x="48" y="0"></use><use href="#gentle-wave" x="48" y="3"></use><use href="#gentle-wave" x="48" y="5"></use><use href="#gentle-wave" x="48" y="7"></use></g></svg></section></header><main class="layout" id="content-inner"><div id="post"><article class="post-content article-container"><p>本文内容基于电子设计自动化老师发的 <a target="_blank" rel="noopener" href="https://xzqi2q6kpm.feishu.cn/docx/EdXZd8eDMoh4eNxQsGpcpDdNnQe?from=from_copylink">实验报告模板</a></p>
<p>实验基于FPGA黑金开发平台AX301，此款开发板使用的是 ALTERA 公司的 Cyclone IV 系列 FPGA，型号为 EP4CE6F17C8</p>
<h1>实验一：LED流水灯设计</h1>
<h2 id="codes">codes</h2>
<blockquote>
<p>led_test.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> led_test</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span>           clk,           <span class="comment">// system clock 50Mhz on board</span></span><br><span class="line">	<span class="keyword">input</span>           rst_n,         <span class="comment">// reset ,low active</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] led            <span class="comment">// LED,use for control the LED signal on board</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//define the time counter</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]      timer;</span><br><span class="line"></span><br><span class="line"><span class="comment">// cycle counter:from 0 to 4 sec</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">		timer &lt;= <span class="number">32&#x27;d0</span>;                     <span class="comment">//when the reset signal valid,time counter clearing</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (timer == <span class="number">32&#x27;d199_999_999</span>)      <span class="comment">//4 seconds count(50M*4-1=199999999)</span></span><br><span class="line">		timer &lt;= <span class="number">32&#x27;d0</span>;                     <span class="comment">//count done,clearing the time counter</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		timer &lt;= timer + <span class="number">32&#x27;d1</span>;             <span class="comment">//timer counter = timer counter + 1</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// LED control</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">		led &lt;= <span class="number">4&#x27;b0000</span>;                     <span class="comment">//when the reset signal active</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (timer == <span class="number">32&#x27;d49_999_999</span>)       <span class="comment">//time counter count to 1st sec,LED1 lighten</span></span><br><span class="line">		led &lt;= <span class="number">4&#x27;b0001</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (timer == <span class="number">32&#x27;d99_999_999</span>)       <span class="comment">//time counter count to 2nd sec,LED2 lighten</span></span><br><span class="line">		led &lt;= <span class="number">4&#x27;b0010</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (timer == <span class="number">32&#x27;d149_999_999</span>)      <span class="comment">//time counter count to 3rd sec,LED3 lighten</span></span><br><span class="line">		led &lt;= <span class="number">4&#x27;b0100</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span> (timer == <span class="number">32&#x27;d199_999_999</span>)      <span class="comment">//time counter count to 4th sec,LED4 lighten</span></span><br><span class="line">		led &lt;= <span class="number">4&#x27;b1000</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>实验二：数码管动态显示</h1>
<h2 id="codes-2">codes</h2>
<blockquote>
<p>seg_test.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_test(</span><br><span class="line">                <span class="keyword">input</span>      clk,</span><br><span class="line">                <span class="keyword">input</span>      rst_n,</span><br><span class="line">                <span class="keyword">output</span>[<span class="number">5</span>:<span class="number">0</span>]seg_sel,</span><br><span class="line">                <span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>]seg_data</span><br><span class="line">                );</span><br><span class="line">					 </span><br><span class="line"><span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] timer_cnt;</span><br><span class="line"><span class="keyword">reg</span> en_1hz;                          <span class="comment">//1 second , 1 counter enable</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        en_1hz &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        timer_cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(timer_cnt &gt;= <span class="number">32&#x27;d49_999_999</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        en_1hz &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        timer_cnt &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        en_1hz &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        timer_cnt &lt;= timer_cnt + <span class="number">32&#x27;d1</span>; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count0;</span><br><span class="line"><span class="keyword">wire</span> t0;</span><br><span class="line">count_m10 count10_m0(</span><br><span class="line">    <span class="variable">.clk</span>    (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>  (rst_n),</span><br><span class="line">    <span class="variable">.en</span>     (en_1hz),</span><br><span class="line">    <span class="variable">.clr</span>    (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>   (count0),</span><br><span class="line">    <span class="variable">.t</span>      (t0)</span><br><span class="line"> );</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count1;</span><br><span class="line"><span class="keyword">wire</span> t1;</span><br><span class="line">count_m6 count6_m1(	<span class="comment">//oringin: count_m10 count10_m1</span></span><br><span class="line">     <span class="variable">.clk</span>    (clk),</span><br><span class="line">     <span class="variable">.rst_n</span>  (rst_n),</span><br><span class="line">     <span class="variable">.en</span>     (t0),</span><br><span class="line">     <span class="variable">.clr</span>    (<span class="number">1&#x27;b0</span>),</span><br><span class="line">     <span class="variable">.data</span>   (count1),</span><br><span class="line">     <span class="variable">.t</span>      (t1)</span><br><span class="line"> );</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count2;</span><br><span class="line"><span class="keyword">wire</span> t2;</span><br><span class="line">count_m10 count10_m2(</span><br><span class="line">    <span class="variable">.clk</span>   (clk),</span><br><span class="line">    <span class="variable">.rst_n</span> (rst_n),</span><br><span class="line">    <span class="variable">.en</span>    (t1),</span><br><span class="line">    <span class="variable">.clr</span>   (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>  (count2),</span><br><span class="line">    <span class="variable">.t</span>     (t2)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count3;</span><br><span class="line"><span class="keyword">wire</span> t3;</span><br><span class="line">count_m10 count10_m3(</span><br><span class="line">    <span class="variable">.clk</span>   (clk),</span><br><span class="line">    <span class="variable">.rst_n</span> (rst_n),</span><br><span class="line">    <span class="variable">.en</span>    (t2),</span><br><span class="line">    <span class="variable">.clr</span>   (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>  (count3),</span><br><span class="line">    <span class="variable">.t</span>     (t3)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count4;</span><br><span class="line"><span class="keyword">wire</span> t4;</span><br><span class="line">count_m10 count10_m4(	</span><br><span class="line">    <span class="variable">.clk</span>   (clk),</span><br><span class="line">    <span class="variable">.rst_n</span> (rst_n),</span><br><span class="line">    <span class="variable">.en</span>    (t3),</span><br><span class="line">    <span class="variable">.clr</span>   (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>  (count4),</span><br><span class="line">    <span class="variable">.t</span>     (t4)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count5;</span><br><span class="line"><span class="keyword">wire</span> t5;</span><br><span class="line">count_m10 count10_m5(</span><br><span class="line">    <span class="variable">.clk</span>   (clk),</span><br><span class="line">    <span class="variable">.rst_n</span> (rst_n),</span><br><span class="line">    <span class="variable">.en</span>    (t4),</span><br><span class="line">    <span class="variable">.clr</span>   (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>  (count5),</span><br><span class="line">    <span class="variable">.t</span>     (t5)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_0;</span><br><span class="line">seg_decoder seg_decoder_m0(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count5),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_0)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_1;</span><br><span class="line">seg_decoder seg_decoder_m1(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count4),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_1)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_2;</span><br><span class="line">seg_decoder seg_decoder_m2(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count3),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_2)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_3;</span><br><span class="line">seg_decoder seg_decoder_m3(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count2),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_3)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_4;</span><br><span class="line">seg_decoder seg_decoder_m4(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count1),	<span class="comment">//attention, this is COUNT1</span></span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_4)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_5;</span><br><span class="line">seg_decoder seg_decoder_m5(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count0),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_5)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">seg_scan seg_scan_m0(</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.seg_sel</span>    (seg_sel),</span><br><span class="line">    <span class="variable">.seg_data</span>   (seg_data),</span><br><span class="line"><span class="comment">//    .seg_data_0 (&#123;1&#x27;b1,seg_data_0&#125;),      //The  decimal point at the highest bit,and low level effecitve</span></span><br><span class="line"><span class="comment">//    .seg_data_1 (&#123;1&#x27;b1,seg_data_1&#125;), </span></span><br><span class="line"><span class="comment">//    .seg_data_2 (&#123;1&#x27;b1,seg_data_2&#125;),</span></span><br><span class="line"><span class="comment">//    .seg_data_3 (&#123;1&#x27;b1,seg_data_3&#125;),</span></span><br><span class="line">    <span class="variable">.seg_data_4</span> (&#123;<span class="number">1&#x27;b1</span>,seg_data_4&#125;),</span><br><span class="line">    <span class="variable">.seg_data_5</span> (&#123;<span class="number">1&#x27;b1</span>,seg_data_5&#125;)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<blockquote>
<p>seg_scan.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_scan(</span><br><span class="line">	<span class="keyword">input</span>           clk,</span><br><span class="line">	<span class="keyword">input</span>           rst_n,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">5</span>:<span class="number">0</span>] seg_sel,      <span class="comment">//digital led chip select</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] seg_data,     <span class="comment">//eight segment digital tube output,MSB is the decimal point</span></span><br><span class="line"><span class="comment">//	input[7:0]      seg_data_0,</span></span><br><span class="line"><span class="comment">//	input[7:0]      seg_data_1,</span></span><br><span class="line"><span class="comment">//	input[7:0]      seg_data_2,</span></span><br><span class="line"><span class="comment">//	input[7:0]      seg_data_3,</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_4,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_5</span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> SCAN_FREQ = <span class="number">200</span>;     <span class="comment">//scan frequency</span></span><br><span class="line"><span class="keyword">parameter</span> CLK_FREQ = <span class="number">50000000</span>; <span class="comment">//clock frequency</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> SCAN_COUNT = CLK_FREQ /(SCAN_FREQ * <span class="number">6</span>) - <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] scan_timer;  <span class="comment">//scan time counter</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] scan_sel;     <span class="comment">//Scan select counter</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		scan_timer &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">		scan_sel &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(scan_timer &gt;= SCAN_COUNT)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		scan_timer &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">if</span>(scan_sel == <span class="number">4&#x27;d5</span>)</span><br><span class="line">			scan_sel &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			scan_sel &lt;= scan_sel + <span class="number">4&#x27;d1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			scan_timer &lt;= scan_timer + <span class="number">32&#x27;d1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		seg_sel &lt;= <span class="number">6&#x27;b111111</span>;</span><br><span class="line">		seg_data &lt;= <span class="number">8&#x27;hff</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span>(scan_sel)</span><br><span class="line"><span class="comment">//			//first digital led</span></span><br><span class="line"><span class="comment">//			4&#x27;d0:</span></span><br><span class="line"><span class="comment">//			begin</span></span><br><span class="line"><span class="comment">//				seg_sel &lt;= 6&#x27;b11_1110;</span></span><br><span class="line"><span class="comment">//				seg_data &lt;= seg_data_0;</span></span><br><span class="line"><span class="comment">//			end</span></span><br><span class="line"><span class="comment">//			//second digital led</span></span><br><span class="line"><span class="comment">//			4&#x27;d1:</span></span><br><span class="line"><span class="comment">//			begin</span></span><br><span class="line"><span class="comment">//				seg_sel &lt;= 6&#x27;b11_1101;</span></span><br><span class="line"><span class="comment">//				seg_data &lt;= seg_data_1;</span></span><br><span class="line"><span class="comment">//			end</span></span><br><span class="line"><span class="comment">//			//...</span></span><br><span class="line"><span class="comment">//			4&#x27;d2:</span></span><br><span class="line"><span class="comment">//			begin</span></span><br><span class="line"><span class="comment">//				seg_sel &lt;= 6&#x27;b11_1011;</span></span><br><span class="line"><span class="comment">//				seg_data &lt;= seg_data_2;</span></span><br><span class="line"><span class="comment">//			end</span></span><br><span class="line"><span class="comment">//			4&#x27;d3:</span></span><br><span class="line"><span class="comment">//			begin</span></span><br><span class="line"><span class="comment">//				seg_sel &lt;= 6&#x27;b11_0111;</span></span><br><span class="line"><span class="comment">//				seg_data &lt;= seg_data_3;</span></span><br><span class="line"><span class="comment">//			end</span></span><br><span class="line">			<span class="number">4&#x27;d4</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b10_1111</span>;</span><br><span class="line">				seg_data &lt;= seg_data_4;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">4&#x27;d5</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b01_1111</span>;</span><br><span class="line">				seg_data &lt;= seg_data_5;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_1111</span>;</span><br><span class="line">				seg_data &lt;= <span class="number">8&#x27;hff</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>count_m10.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m10(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;      </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d9</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 9 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 9 reset</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>count_m6.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m6(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;      </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d5</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 5 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 5 reset</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>seg_decoder.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_decoder</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>]      bin_data,     <span class="comment">// bin data input</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data      <span class="comment">// seven segments LED output  //origin: [6:0]</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(bin_data)</span><br><span class="line">		<span class="number">4&#x27;d0</span>:seg_data &lt;= <span class="number">7&#x27;b100_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d1</span>:seg_data &lt;= <span class="number">7&#x27;b111_1001</span>;</span><br><span class="line">		<span class="number">4&#x27;d2</span>:seg_data &lt;= <span class="number">7&#x27;b010_0100</span>;</span><br><span class="line">		<span class="number">4&#x27;d3</span>:seg_data &lt;= <span class="number">7&#x27;b011_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d4</span>:seg_data &lt;= <span class="number">7&#x27;b001_1001</span>;</span><br><span class="line">		<span class="number">4&#x27;d5</span>:seg_data &lt;= <span class="number">7&#x27;b001_0010</span>;</span><br><span class="line">		<span class="number">4&#x27;d6</span>:seg_data &lt;= <span class="number">7&#x27;b000_0010</span>;</span><br><span class="line">		<span class="number">4&#x27;d7</span>:seg_data &lt;= <span class="number">7&#x27;b111_1000</span>;</span><br><span class="line">		<span class="number">4&#x27;d8</span>:seg_data &lt;= <span class="number">7&#x27;b000_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d9</span>:seg_data &lt;= <span class="number">7&#x27;b001_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;ha</span>:seg_data &lt;= <span class="number">7&#x27;b000_1000</span>;</span><br><span class="line">		<span class="number">4&#x27;hb</span>:seg_data &lt;= <span class="number">7&#x27;b000_0011</span>;</span><br><span class="line">		<span class="number">4&#x27;hc</span>:seg_data &lt;= <span class="number">7&#x27;b100_0110</span>;</span><br><span class="line">		<span class="number">4&#x27;hd</span>:seg_data &lt;= <span class="number">7&#x27;b010_0001</span>;</span><br><span class="line">		<span class="number">4&#x27;he</span>:seg_data &lt;= <span class="number">7&#x27;b000_0110</span>;</span><br><span class="line">		<span class="number">4&#x27;hf</span>:seg_data &lt;= <span class="number">7&#x27;b000_1110</span>;</span><br><span class="line">		<span class="keyword">default</span>:seg_data &lt;= <span class="number">7&#x27;b111_1111</span>;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>实验三 数字时钟（计数器）</h1>
<h2 id="codes-3">codes</h2>
<p>在实验二代码的基础上，把前边代码中注释掉的部分取消注释，然后添加下边两个：</p>
<blockquote>
<p>count_m24_x.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m24_x(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;      </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d2</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 2 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 2 reset</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>count_m24_y.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m24_y(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line">					 </span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] y_timer;	<span class="comment">// 24_y timer</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">		  y_timer &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">		  y_timer &lt;= <span class="number">4&#x27;d0</span>;		  </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d9</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 9 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 9 reset</span></span><br><span class="line">				y_timer &lt;= y_timer + <span class="number">4&#x27;d1</span>;	</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">		  <span class="keyword">else</span> <span class="keyword">if</span>(data==<span class="number">4&#x27;d3</span> &amp;&amp; y_timer==<span class="number">4&#x27;d2</span>)</span><br><span class="line">		  <span class="keyword">begin</span></span><br><span class="line">				t &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">				data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">				y_timer &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>然后，在<code>seg_test.v</code>里边，第89行的<code>wire t3</code>的<code>count_m10</code>改成<code>count_m6</code>，然后把第100行和111行的<code>wire t4</code>和<code>wire t5</code>的<code>count_m10</code>分别改为<code>count_m24_y</code>和<code>count_m24_x</code>即可实现。</p>
<p>另外，如果需要加快时钟的速度，可以修改<code>seg_test.v</code>第45行的<code>32'd49_999_999</code>为<code>32'd49_999</code>，这样分钟的十位会按比秒稍微快一点的速度计数。</p>
<h1>实验四：正弦信号发生器设计</h1>
<h2 id="codes-4">codes</h2>
<blockquote>
<p>sinwave1.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sinwave1(clk,rst_n,dout);</span><br><span class="line"><span class="keyword">input</span> clk,rst_n;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] dout;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] address;</span><br><span class="line"><span class="keyword">reg</span> rden;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (!rst_n)</span><br><span class="line">		rden&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		rden&lt;=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span> (!rst_n)</span><br><span class="line">		address&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		address&lt;=address+<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">myrom1 u1(<span class="variable">.address</span>(address),<span class="variable">.clock</span>(clk),<span class="variable">.rden</span>(rden),<span class="variable">.q</span>(dout));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>实验五：任意波形发生器设计</h1>
<h2 id="codes-5">codes</h2>
<blockquote>
<p>hechengbo.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> hechengbo(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] q1,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] q2, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] q3, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] q4, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q5, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q6, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q7, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q8, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q9, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] q10,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] q11,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] q12, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] q13, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">9</span>:<span class="number">0</span>] q14, </span><br><span class="line">	<span class="keyword">output</span> [<span class="number">10</span>:<span class="number">0</span>] q15 </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>] address;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @ (<span class="keyword">negedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst)</span><br><span class="line">		address &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		address &lt;= address+<span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">sinewave		ROM_1</span><br><span class="line">(</span><br><span class="line"> <span class="variable">.address</span>(address),</span><br><span class="line"> <span class="variable">.clock</span> (clk),</span><br><span class="line"> <span class="variable">.q</span> (q1)</span><br><span class="line">);</span><br><span class="line">fangbo		ROM_2</span><br><span class="line">(</span><br><span class="line"> <span class="variable">.address</span>(address),</span><br><span class="line"> <span class="variable">.clock</span> (clk),</span><br><span class="line"> <span class="variable">.q</span> (q2)</span><br><span class="line">);</span><br><span class="line">jvchibo		ROM_3</span><br><span class="line">(</span><br><span class="line"> <span class="variable">.address</span>(address),</span><br><span class="line"> <span class="variable">.clock</span> (clk),</span><br><span class="line"> <span class="variable">.q</span> (q3)</span><br><span class="line">);</span><br><span class="line">sanjiaobo	ROM_4</span><br><span class="line">(</span><br><span class="line"> <span class="variable">.address</span>(address),</span><br><span class="line"> <span class="variable">.clock</span> (clk),</span><br><span class="line"> <span class="variable">.q</span> (q4)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">assign</span> q5=q1+q2;</span><br><span class="line"><span class="keyword">assign</span> q6=q1+q3;</span><br><span class="line"><span class="keyword">assign</span> q7=q1+q4;</span><br><span class="line"><span class="keyword">assign</span> q8=q3+q2;</span><br><span class="line"><span class="keyword">assign</span> q9=q4+q2;</span><br><span class="line"><span class="keyword">assign</span> q10=q1+q3+q4;</span><br><span class="line"><span class="keyword">assign</span> q11=q1+q2+q3;</span><br><span class="line"><span class="keyword">assign</span> q12=q1+q2+q4;</span><br><span class="line"><span class="keyword">assign</span> q13=q2+q3+q4;</span><br><span class="line"><span class="keyword">assign</span> q14=q3+q4;</span><br><span class="line"><span class="keyword">assign</span> q15=q1+q2+q3+q4;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>实验六：硬件消抖电路设计</h1>
<h2 id="codes-6">codes</h2>
<blockquote>
<p>seg_scan.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_scan(</span><br><span class="line">	<span class="keyword">input</span>           clk,</span><br><span class="line">	<span class="keyword">input</span>           rst_n,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">5</span>:<span class="number">0</span>] seg_sel,      <span class="comment">//digital led chip select</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] seg_data,     <span class="comment">//eight segment digital tube output,MSB is the decimal point</span></span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_0,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_1,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_2,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_3,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_4,</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>]      seg_data_5</span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> SCAN_FREQ = <span class="number">200</span>;     <span class="comment">//scan frequency</span></span><br><span class="line"><span class="keyword">parameter</span> CLK_FREQ = <span class="number">50000000</span>; <span class="comment">//clock frequency</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> SCAN_COUNT = CLK_FREQ /(SCAN_FREQ * <span class="number">6</span>) - <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] scan_timer;  <span class="comment">//scan time counter</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] scan_sel;     <span class="comment">//Scan select counter</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		scan_timer &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">		scan_sel &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(scan_timer &gt;= SCAN_COUNT)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		scan_timer &lt;= <span class="number">32&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">if</span>(scan_sel == <span class="number">4&#x27;d5</span>)</span><br><span class="line">			scan_sel &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span></span><br><span class="line">			scan_sel &lt;= scan_sel + <span class="number">4&#x27;d1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			scan_timer &lt;= scan_timer + <span class="number">32&#x27;d1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst_n == <span class="number">1&#x27;b0</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		seg_sel &lt;= <span class="number">6&#x27;b111111</span>;</span><br><span class="line">		seg_data &lt;= <span class="number">8&#x27;hff</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span>(scan_sel)</span><br><span class="line">			<span class="comment">//first digital led</span></span><br><span class="line">			<span class="number">4&#x27;d0</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_1110</span>;</span><br><span class="line">				seg_data &lt;= seg_data_0;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="comment">//second digital led</span></span><br><span class="line">			<span class="number">4&#x27;d1</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_1101</span>;</span><br><span class="line">				seg_data &lt;= seg_data_1;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="comment">//...</span></span><br><span class="line">			<span class="number">4&#x27;d2</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_1011</span>;</span><br><span class="line">				seg_data &lt;= seg_data_2;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">4&#x27;d3</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_0111</span>;</span><br><span class="line">				seg_data &lt;= seg_data_3;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">4&#x27;d4</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b10_1111</span>;</span><br><span class="line">				seg_data &lt;= seg_data_4;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="number">4&#x27;d5</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b01_1111</span>;</span><br><span class="line">				seg_data &lt;= seg_data_5;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">default</span>:</span><br><span class="line">			<span class="keyword">begin</span></span><br><span class="line">				seg_sel &lt;= <span class="number">6&#x27;b11_1111</span>;</span><br><span class="line">				seg_data &lt;= <span class="number">8&#x27;hff</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>seg_decoder.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seg_decoder</span><br><span class="line">(</span><br><span class="line">	<span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>]      bin_data,     <span class="comment">// bin data input</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data      <span class="comment">// seven segments LED output</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>(bin_data)</span><br><span class="line">		<span class="number">4&#x27;d0</span>:seg_data &lt;= <span class="number">7&#x27;b100_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d1</span>:seg_data &lt;= <span class="number">7&#x27;b111_1001</span>;</span><br><span class="line">		<span class="number">4&#x27;d2</span>:seg_data &lt;= <span class="number">7&#x27;b010_0100</span>;</span><br><span class="line">		<span class="number">4&#x27;d3</span>:seg_data &lt;= <span class="number">7&#x27;b011_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d4</span>:seg_data &lt;= <span class="number">7&#x27;b001_1001</span>;</span><br><span class="line">		<span class="number">4&#x27;d5</span>:seg_data &lt;= <span class="number">7&#x27;b001_0010</span>;</span><br><span class="line">		<span class="number">4&#x27;d6</span>:seg_data &lt;= <span class="number">7&#x27;b000_0010</span>;</span><br><span class="line">		<span class="number">4&#x27;d7</span>:seg_data &lt;= <span class="number">7&#x27;b111_1000</span>;</span><br><span class="line">		<span class="number">4&#x27;d8</span>:seg_data &lt;= <span class="number">7&#x27;b000_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;d9</span>:seg_data &lt;= <span class="number">7&#x27;b001_0000</span>;</span><br><span class="line">		<span class="number">4&#x27;ha</span>:seg_data &lt;= <span class="number">7&#x27;b000_1000</span>;</span><br><span class="line">		<span class="number">4&#x27;hb</span>:seg_data &lt;= <span class="number">7&#x27;b000_0011</span>;</span><br><span class="line">		<span class="number">4&#x27;hc</span>:seg_data &lt;= <span class="number">7&#x27;b100_0110</span>;</span><br><span class="line">		<span class="number">4&#x27;hd</span>:seg_data &lt;= <span class="number">7&#x27;b010_0001</span>;</span><br><span class="line">		<span class="number">4&#x27;he</span>:seg_data &lt;= <span class="number">7&#x27;b000_0110</span>;</span><br><span class="line">		<span class="number">4&#x27;hf</span>:seg_data &lt;= <span class="number">7&#x27;b000_1110</span>;</span><br><span class="line">		<span class="keyword">default</span>:seg_data &lt;= <span class="number">7&#x27;b111_1111</span>;</span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>key_debounce.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> key_debounce(</span><br><span class="line">    <span class="keyword">input</span>        clk,</span><br><span class="line">    <span class="keyword">input</span>        rst_n,</span><br><span class="line">	<span class="keyword">input</span>        key1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] seg_sel,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] seg_data</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span> button_negedge; <span class="comment">//Key falling edge</span></span><br><span class="line">ax_debounce ax_debounce_m0</span><br><span class="line">(</span><br><span class="line">    <span class="variable">.clk</span>             (clk),</span><br><span class="line">    <span class="variable">.rst</span>             (~rst_n),</span><br><span class="line">    <span class="variable">.button_in</span>       (key1),</span><br><span class="line">    <span class="variable">.button_posedge</span>  (),</span><br><span class="line">    <span class="variable">.button_negedge</span>  (button_negedge),</span><br><span class="line">    <span class="variable">.button_out</span>      ()</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count;</span><br><span class="line"><span class="keyword">wire</span> t0;</span><br><span class="line">count_m10 count10_m0(</span><br><span class="line">    <span class="variable">.clk</span>    (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>  (rst_n),</span><br><span class="line">    <span class="variable">.en</span>     (button_negedge),</span><br><span class="line">    <span class="variable">.clr</span>    (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>   (count),</span><br><span class="line">    <span class="variable">.t</span>      (t0)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] count1;</span><br><span class="line"><span class="keyword">wire</span> t1;</span><br><span class="line">count_m6 count10_m1(</span><br><span class="line">    <span class="variable">.clk</span>    (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>  (rst_n),</span><br><span class="line">    <span class="variable">.en</span>     (t0),</span><br><span class="line">    <span class="variable">.clr</span>    (<span class="number">1&#x27;b0</span>),</span><br><span class="line">    <span class="variable">.data</span>   (count1),</span><br><span class="line">    <span class="variable">.t</span>      (t1)</span><br><span class="line">);</span><br><span class="line"><span class="comment">//Count decoding</span></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_0;</span><br><span class="line">seg_decoder seg_decoder_m0(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_0)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>[<span class="number">6</span>:<span class="number">0</span>] seg_data_1;</span><br><span class="line">seg_decoder seg_decoder_m1(</span><br><span class="line">    <span class="variable">.bin_data</span>  (count1),</span><br><span class="line">    <span class="variable">.seg_data</span>  (seg_data_1)</span><br><span class="line">);</span><br><span class="line">seg_scan seg_scan_m0(</span><br><span class="line">    <span class="variable">.clk</span>        (clk),</span><br><span class="line">    <span class="variable">.rst_n</span>      (rst_n),</span><br><span class="line">    <span class="variable">.seg_sel</span>    (seg_sel),</span><br><span class="line">    <span class="variable">.seg_data</span>   (seg_data),</span><br><span class="line">    <span class="variable">.seg_data_0</span> (&#123;<span class="number">1&#x27;b1</span>,<span class="number">7&#x27;b1111_111</span>&#125;),</span><br><span class="line">    <span class="variable">.seg_data_1</span> (&#123;<span class="number">1&#x27;b1</span>,<span class="number">7&#x27;b1111_111</span>&#125;),</span><br><span class="line">    <span class="variable">.seg_data_2</span> (&#123;<span class="number">1&#x27;b1</span>,<span class="number">7&#x27;b1111_111</span>&#125;),</span><br><span class="line">    <span class="variable">.seg_data_3</span> (&#123;<span class="number">1&#x27;b1</span>,<span class="number">7&#x27;b1111_111</span>&#125;),</span><br><span class="line">    <span class="variable">.seg_data_4</span> (&#123;<span class="number">1&#x27;b1</span>,seg_data_1&#125;),</span><br><span class="line">    <span class="variable">.seg_data_5</span> (&#123;<span class="number">1&#x27;b1</span>,seg_data_0&#125;)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>
<blockquote>
<p>count_m10.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m10(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;      </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d9</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 9 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 9 reset</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>ax_debounce.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1 ns / 100 ps</span></span><br><span class="line"><span class="keyword">module</span>  ax_debounce </span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>       clk, </span><br><span class="line">    <span class="keyword">input</span>       rst, </span><br><span class="line">    <span class="keyword">input</span>       button_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  button_posedge,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  button_negedge,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  button_out</span><br><span class="line">);</span><br><span class="line"><span class="comment">//// ---------------- internal constants --------------</span></span><br><span class="line"><span class="keyword">parameter</span> N = <span class="number">32</span> ;           <span class="comment">// debounce timer bitwidth</span></span><br><span class="line"><span class="keyword">parameter</span> FREQ = <span class="number">50</span>;         <span class="comment">//model clock :Mhz</span></span><br><span class="line"><span class="keyword">parameter</span> MAX_TIME = <span class="number">20</span>;     <span class="comment">//ms</span></span><br><span class="line"><span class="keyword">localparam</span> TIMER_MAX_VAL =   MAX_TIME * <span class="number">1000</span> * FREQ;</span><br><span class="line"><span class="comment">////---------------- internal variables ---------------</span></span><br><span class="line"><span class="keyword">reg</span>  [N-<span class="number">1</span> : <span class="number">0</span>]  q_reg;      <span class="comment">// timing regs</span></span><br><span class="line"><span class="keyword">reg</span>  [N-<span class="number">1</span> : <span class="number">0</span>]  q_next;</span><br><span class="line"><span class="keyword">reg</span> DFF1, DFF2;             <span class="comment">// input flip-flops</span></span><br><span class="line"><span class="keyword">wire</span> q_add;                 <span class="comment">// control flags</span></span><br><span class="line"><span class="keyword">wire</span> q_reset;</span><br><span class="line"><span class="keyword">reg</span> button_out_d0;</span><br><span class="line"><span class="comment">//// ------------------------------------------------------</span></span><br><span class="line"></span><br><span class="line"><span class="comment">////contenious assignment for counter control</span></span><br><span class="line"><span class="keyword">assign</span> q_reset = (DFF1  ^ DFF2);          <span class="comment">// xor input flip flops to look for level chage to reset counter</span></span><br><span class="line"><span class="keyword">assign</span> q_add = ~(q_reg == TIMER_MAX_VAL); <span class="comment">// add to counter when q_reg msb is equal to 0</span></span><br><span class="line">    </span><br><span class="line"><span class="comment">//// combo counter to manage q_next </span></span><br><span class="line"><span class="keyword">always</span> @ ( q_reset, q_add, q_reg)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>( &#123;q_reset , q_add&#125;)</span><br><span class="line">        <span class="number">2&#x27;b00</span> :</span><br><span class="line">                q_next &lt;= q_reg;</span><br><span class="line">        <span class="number">2&#x27;b01</span> :</span><br><span class="line">                q_next &lt;= q_reg + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">default</span> :</span><br><span class="line">                q_next &lt;= &#123; N &#123;<span class="number">1&#x27;b0</span>&#125; &#125;;</span><br><span class="line">    <span class="keyword">endcase</span>     </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//// Flip flop inputs and q_reg update</span></span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst == <span class="number">1&#x27;b1</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        DFF1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        DFF2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        q_reg &lt;= &#123; N &#123;<span class="number">1&#x27;b0</span>&#125; &#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        DFF1 &lt;= button_in;</span><br><span class="line">        DFF2 &lt;= DFF1;</span><br><span class="line">        q_reg &lt;= q_next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//// counter control</span></span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst == <span class="number">1&#x27;b1</span>)</span><br><span class="line">		button_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(q_reg == TIMER_MAX_VAL)</span><br><span class="line">        button_out &lt;= DFF2;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        button_out &lt;= button_out;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst == <span class="number">1&#x27;b1</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		button_out_d0 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">		button_posedge &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		button_negedge &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		button_out_d0 &lt;= button_out;</span><br><span class="line">		button_posedge &lt;= ~button_out_d0 &amp; button_out;</span><br><span class="line">		button_negedge &lt;= button_out_d0 &amp; ~button_out;</span><br><span class="line">	<span class="keyword">end</span>	</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p>count_m6.v</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> count_m6(</span><br><span class="line">                 <span class="keyword">input</span>          clk,</span><br><span class="line">                 <span class="keyword">input</span>          rst_n,</span><br><span class="line">                 <span class="keyword">input</span>          en,    <span class="comment">//Counter enable</span></span><br><span class="line">                 <span class="keyword">input</span>          clr,   <span class="comment">//Counter synchronous reset   </span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>]data,  <span class="comment">//counter value</span></span><br><span class="line">                 <span class="keyword">output</span> <span class="keyword">reg</span>     t      <span class="comment">// carry enable signal</span></span><br><span class="line">                );</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst_n==<span class="number">0</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(clr)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        data &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        t &lt;= <span class="number">1&#x27;d0</span>;      </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(en)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(data==<span class="number">4&#x27;d5</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t&lt;= <span class="number">1&#x27;b1</span>;    <span class="comment">//Counter to 5 to generate carry</span></span><br><span class="line">            data &lt;= <span class="number">4&#x27;d0</span>;<span class="comment">//Counter to 5 reset</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data &lt;= data + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        t &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></article><div class="post-copyright"><div class="post-copyright__author_group"><a class="post-copyright__author_img" href="/about/"><img class="post-copyright__author_img_front" src="https://q1.qlogo.cn/g?b=qq&amp;nk=2632364603&amp;s=640"></a><div class="post-copyright__author_name">Rimrose's Blog</div><div class="post-copyright__author_desc">及时行乐</div></div><div class="post-tools" id="post-tools"><div class="post-tools-left"><div id="quit-box" onclick="RemoveRewardMask()"></div></div></div><div class="post-copyright__notice"><span class="post-copyright-info">本文是原创文章，采用<a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh">CC BY-NC-SA 4.0</a>协议，完整转载请注明来自<a href="/">Rimrose's Blog</a></span></div></div><div class="post-tools-right"><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/study/"><span class="tags-punctuation"><i class="solitude fa-solid fa-hashtag"></i>study<span class="tagsPageCount">3</span></span></a></div></div></div><nav class="needEndHide pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/TEC/%E5%BE%AE%E6%9C%BA%E5%8E%9F%E7%90%86%E4%B8%8A%E6%9C%BA%E5%AE%9E%E9%AA%8C%E7%9B%B8%E5%85%B3/"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">微机原理上机实验相关</div></div></a></div><div class="next-post pull-right"><a href="/REC/2023Photos/"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">2023Photos</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-content"><div class="card-info-avatar is-center"><div class="author-info__top-group"><div class="author-info__sayhi" id="author-info__sayhi" onclick="sco.changeSayHelloText()">sayhello.morning</div></div></div><div class="avatar-img-group"><img class="avatar-img" alt="头像" src="https://q1.qlogo.cn/g?b=qq&amp;nk=2632364603&amp;s=640"></div><div class="author-info__description_group"><div class="author-info__description">生活在阴沟里，<br>依然有仰望星空的权利</div><div class="author-info__description2">We are all in the gutter,<br>but some of us are looking at the stars.</div></div><div class="author-info__bottom-group"><a class="author-info__bottom-group-left" href="/about/"><div class="author-info__name">RimroseLim</div><div class="author-info__desc">及时行乐</div></a><div class="card-info-social-icons is-center"><a class="social-icon" target="_blank" rel="noopener" href="https://github.com/SirTamago" title="Github"><i class="solitude  fab fa-github"></i></a><a class="social-icon" target="_blank" rel="noopener" href="https://space.bilibili.com/30333799" title="Bilibili"><i class="solitude  fab fa-bilibili"></i></a></div></div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="solitude fa-solid fa-bars"></i><span>文章目录</span></div><div class="toc-content" id="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验一：LED流水灯设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes"><span class="toc-text">codes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验二：数码管动态显示</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes-2"><span class="toc-text">codes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验三 数字时钟（计数器）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes-3"><span class="toc-text">codes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验四：正弦信号发生器设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes-4"><span class="toc-text">codes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验五：任意波形发生器设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes-5"><span class="toc-text">codes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-text">实验六：硬件消抖电路设计</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#codes-6"><span class="toc-text">codes</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="solitude fa-solid fa-map"></i><span>最近发布</span></div><div class="aside-list"><a class="aside-list-item" href="/TEC/Multipass%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8%E4%B8%AD%E9%81%87%E5%88%B0%E7%9A%84%E9%97%AE%E9%A2%98%E7%9A%84%E4%B8%80%E4%BA%9B%E8%AE%B0%E5%BD%95/" title="Multipass安装与使用中遇到的问题的一些记录"><div class="thumbnail"><img alt="Multipass安装与使用中遇到的问题的一些记录" src="https://images.rimrose.site/images/43_blob.jpg"></div><div class="content"><span class="title" href="/TEC/Multipass%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8%E4%B8%AD%E9%81%87%E5%88%B0%E7%9A%84%E9%97%AE%E9%A2%98%E7%9A%84%E4%B8%80%E4%BA%9B%E8%AE%B0%E5%BD%95/" title="Multipass安装与使用中遇到的问题的一些记录">Multipass安装与使用中遇到的问题的一些记录</span><span class="article-recent_post_categories" href="/TEC/Multipass%E5%AE%89%E8%A3%85%E4%B8%8E%E4%BD%BF%E7%94%A8%E4%B8%AD%E9%81%87%E5%88%B0%E7%9A%84%E9%97%AE%E9%A2%98%E7%9A%84%E4%B8%80%E4%BA%9B%E8%AE%B0%E5%BD%95/">TEC</span></div></a><a class="aside-list-item" href="/TEC/%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%E6%8A%A5%E5%91%8A/" title="电子设计自动化实验报告"><div class="thumbnail"><img alt="电子设计自动化实验报告" src="https://images.rimrose.site/images/152_[MoeHui]AshimaCG003.jpg"></div><div class="content"><span class="title" href="/TEC/%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%E6%8A%A5%E5%91%8A/" title="电子设计自动化实验报告">电子设计自动化实验报告</span><span class="article-recent_post_categories" href="/TEC/%E7%94%B5%E5%AD%90%E8%AE%BE%E8%AE%A1%E8%87%AA%E5%8A%A8%E5%8C%96%E5%AE%9E%E9%AA%8C%E6%8A%A5%E5%91%8A/">TEC</span></div></a><a class="aside-list-item" href="/REC/SpineModel/" title="在博客里放一只SpineModel"><div class="thumbnail"><img alt="在博客里放一只SpineModel" src="https://images.rimrose.site/images/__chihaya_anon_and_nagasaki_soyo_bang_dream_and_1_more__51ea1fbce497b39b8a20260d72cf940d.jpg"></div><div class="content"><span class="title" href="/REC/SpineModel/" title="在博客里放一只SpineModel">在博客里放一只SpineModel</span><span class="article-recent_post_categories" href="/REC/SpineModel/">REC</span></div></a><a class="aside-list-item" href="/REC/2024-06-10_at_night/" title="关于味觉嗅觉听觉和视觉"><div class="thumbnail"><img alt="关于味觉嗅觉听觉和视觉" src="https://images.rimrose.site/images/150_[MoeHui]AshimaCG060.jpg"></div><div class="content"><span class="title" href="/REC/2024-06-10_at_night/" title="关于味觉嗅觉听觉和视觉">关于味觉嗅觉听觉和视觉</span><span class="article-recent_post_categories" href="/REC/2024-06-10_at_night/">REC</span></div></a><a class="aside-list-item" href="/REC/ABOUT_ME/" title="About me"><div class="thumbnail"><img alt="About me" src="https://images.rimrose.site/images/QQ图片20240708230458.png"></div><div class="content"><span class="title" href="/REC/ABOUT_ME/" title="About me">About me</span><span class="article-recent_post_categories" href="/REC/ABOUT_ME/">REC</span></div></a></div></div></div></div></main><footer id="footer"><div id="footer_deal"><a class="deal_link" target="_blank" rel="noopener" href="https://github.com/SirTamago" title="Github"><i class="solitude  fab fa-github"></i></a><div class="nolazyload footer_mini_logo" id="footer_mini_logo" title="返回顶部" onclick="sco.toTop()"><img src= "" data-lazy-src="https://q1.qlogo.cn/g?b=qq&amp;nk=2632364603&amp;s=640" alt="返回顶部"></div><a class="deal_link" target="_blank" rel="noopener" href="https://space.bilibili.com/30333799" title="Bilibili"><i class="solitude  fab fa-bilibili"></i></a></div><div id="footer-bar"><div class="footer-bar-links"><div class="footer-bar-left"><div class="copyright">© 2024 By&nbsp;<a class="footer-bar-link" href="/"><img class="author-avatar" src= "" data-lazy-src="https://images.rimrose.site/images/QQ图片20231031210606.ico">RimroseLim</a></div><div class="beian-group"><a class="footer-bar-link" target="_blank" rel="noopener" href="https://beian.miit.gov.cn/" title="豫ICP备2024080799号"><img class="beian-icon" src= "" data-lazy-src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABQAAAAWCAYAAADAQbwGAAAACXBIWXMAAAsTAAALEwEAmpwYAAA5z2lUWHRYTUw6Y29tLmFkb2JlLnhtcAAAAAAAPD94cGFja2V0IGJlZ2luPSLvu78iIGlkPSJXNU0wTXBDZWhpSHpyZVN6TlRjemtjOWQiPz4KPHg6eG1wbWV0YSB4bWxuczp4PSJhZG9iZTpuczptZXRhLyIgeDp4bXB0az0iQWRvYmUgWE1QIENvcmUgNS41LWMwMTQgNzkuMTUxNDgxLCAyMDEzLzAzLzEzLTEyOjA5OjE1ICAgICAgICAiPgogICA8cmRmOlJERiB4bWxuczpyZGY9Imh0dHA6Ly93d3cudzMub3JnLzE5OTkvMDIvMjItcmRmLXN5bnRheC1ucyMiPgogICAgICA8cmRmOkRlc2NyaXB0aW9uIHJkZjphYm91dD0iIgogICAgICAgICAgICB4bWxuczp4bXA9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC8iCiAgICAgICAgICAgIHhtbG5zOnhtcE1NPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvbW0vIgogICAgICAgICAgICB4bWxuczpzdEV2dD0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL3NUeXBlL1Jlc291cmNlRXZlbnQjIgogICAgICAgICAgICB4bWxuczpkYz0iaHR0cDovL3B1cmwub3JnL2RjL2VsZW1lbnRzLzEuMS8iCiAgICAgICAgICAgIHhtbG5zOnBob3Rvc2hvcD0iaHR0cDovL25zLmFkb2JlLmNvbS9waG90b3Nob3AvMS4wLyIKICAgICAgICAgICAgeG1sbnM6dGlmZj0iaHR0cDovL25zLmFkb2JlLmNvbS90aWZmLzEuMC8iCiAgICAgICAgICAgIHhtbG5zOmV4aWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20vZXhpZi8xLjAvIj4KICAgICAgICAgPHhtcDpDcmVhdG9yVG9vbD5BZG9iZSBQaG90b3Nob3AgQ0MgKFdpbmRvd3MpPC94bXA6Q3JlYXRvclRvb2w+CiAgICAgICAgIDx4bXA6Q3JlYXRlRGF0ZT4yMDE5LTA5LTIzVDEyOjA5OjI4KzA4OjAwPC94bXA6Q3JlYXRlRGF0ZT4KICAgICAgICAgPHhtcDpNZXRhZGF0YURhdGU+MjAxOS0wOS0yM1QxMjowOToyOCswODowMDwveG1wOk1ldGFkYXRhRGF0ZT4KICAgICAgICAgPHhtcDpNb2RpZnlEYXRlPjIwMTktMDktMjNUMTI6MDk6MjgrMDg6MDA8L3htcDpNb2RpZnlEYXRlPgogICAgICAgICA8eG1wTU06SW5zdGFuY2VJRD54bXAuaWlkOjg0OTNiNTZlLWM2MmMtY2I0Zi1hMzBmLWM5ZDk3MGNjZTkyMjwveG1wTU06SW5zdGFuY2VJRD4KICAgICAgICAgPHhtcE1NOkRvY3VtZW50SUQ+eG1wLmRpZDo5MmFhMDM0YS1lMDk3LTc3NDktYWI1YS03ZTJiMTI1MTk2ZjY8L3htcE1NOkRvY3VtZW50SUQ+CiAgICAgICAgIDx4bXBNTTpPcmlnaW5hbERvY3VtZW50SUQ+eG1wLmRpZDo5MmFhMDM0YS1lMDk3LTc3NDktYWI1YS03ZTJiMTI1MTk2ZjY8L3htcE1NOk9yaWdpbmFsRG9jdW1lbnRJRD4KICAgICAgICAgPHhtcE1NOkhpc3Rvcnk+CiAgICAgICAgICAgIDxyZGY6U2VxPgogICAgICAgICAgICAgICA8cmRmOmxpIHJkZjpwYXJzZVR5cGU9IlJlc291cmNlIj4KICAgICAgICAgICAgICAgICAgPHN0RXZ0OmFjdGlvbj5jcmVhdGVkPC9zdEV2dDphY3Rpb24+CiAgICAgICAgICAgICAgICAgIDxzdEV2dDppbnN0YW5jZUlEPnhtcC5paWQ6OTJhYTAzNGEtZTA5Ny03NzQ5LWFiNWEtN2UyYjEyNTE5NmY2PC9zdEV2dDppbnN0YW5jZUlEPgogICAgICAgICAgICAgICAgICA8c3RFdnQ6d2hlbj4yMDE5LTA5LTIzVDEyOjA5OjI4KzA4OjAwPC9zdEV2dDp3aGVuPgogICAgICAgICAgICAgICAgICA8c3RFdnQ6c29mdHdhcmVBZ2VudD5BZG9iZSBQaG90b3Nob3AgQ0MgKFdpbmRvd3MpPC9zdEV2dDpzb2Z0d2FyZUFnZW50PgogICAgICAgICAgICAgICA8L3JkZjpsaT4KICAgICAgICAgICAgICAgPHJkZjpsaSByZGY6cGFyc2VUeXBlPSJSZXNvdXJjZSI+CiAgICAgICAgICAgICAgICAgIDxzdEV2dDphY3Rpb24+c2F2ZWQ8L3N0RXZ0OmFjdGlvbj4KICAgICAgICAgICAgICAgICAgPHN0RXZ0Omluc3RhbmNlSUQ+eG1wLmlpZDo4NDkzYjU2ZS1jNjJjLWNiNGYtYTMwZi1jOWQ5NzBjY2U5MjI8L3N0RXZ0Omluc3RhbmNlSUQ+CiAgICAgICAgICAgICAgICAgIDxzdEV2dDp3aGVuPjIwMTktMDktMjNUMTI6MDk6MjgrMDg6MDA8L3N0RXZ0OndoZW4+CiAgICAgICAgICAgICAgICAgIDxzdEV2dDpzb2Z0d2FyZUFnZW50PkFkb2JlIFBob3Rvc2hvcCBDQyAoV2luZG93cyk8L3N0RXZ0OnNvZnR3YXJlQWdlbnQ+CiAgICAgICAgICAgICAgICAgIDxzdEV2dDpjaGFuZ2VkPi88L3N0RXZ0OmNoYW5nZWQ+CiAgICAgICAgICAgICAgIDwvcmRmOmxpPgogICAgICAgICAgICA8L3JkZjpTZXE+CiAgICAgICAgIDwveG1wTU06SGlzdG9yeT4KICAgICAgICAgPGRjOmZvcm1hdD5pbWFnZS9wbmc8L2RjOmZvcm1hdD4KICAgICAgICAgPHBob3Rvc2hvcDpDb2xvck1vZGU+MzwvcGhvdG9zaG9wOkNvbG9yTW9kZT4KICAgICAgICAgPHRpZmY6T3JpZW50YXRpb24+MTwvdGlmZjpPcmllbnRhdGlvbj4KICAgICAgICAgPHRpZmY6WFJlc29sdXRpb24+NzIwMDAwLzEwMDAwPC90aWZmOlhSZXNvbHV0aW9uPgogICAgICAgICA8dGlmZjpZUmVzb2x1dGlvbj43MjAwMDAvMTAwMDA8L3RpZmY6WVJlc29sdXRpb24+CiAgICAgICAgIDx0aWZmOlJlc29sdXRpb25Vbml0PjI8L3RpZmY6UmVzb2x1dGlvblVuaXQ+CiAgICAgICAgIDxleGlmOkNvbG9yU3BhY2U+NjU1MzU8L2V4aWY6Q29sb3JTcGFjZT4KICAgICAgICAgPGV4aWY6UGl4ZWxYRGltZW5zaW9uPjIwPC9leGlmOlBpeGVsWERpbWVuc2lvbj4KICAgICAgICAgPGV4aWY6UGl4ZWxZRGltZW5zaW9uPjIyPC9leGlmOlBpeGVsWURpbWVuc2lvbj4KICAgICAgPC9yZGY6RGVzY3JpcHRpb24+CiAgIDwvcmRmOlJERj4KPC94OnhtcG1ldGE+CiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgCiAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAKICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIAogICAgICAgICAgICAgICAgICAgICAgICAgICAgCjw/eHBhY2tldCBlbmQ9InciPz4jh4n+AAAAIGNIUk0AAHolAACAgwAA+f8AAIDpAAB1MAAA6mAAADqYAAAXb5JfxUYAAATMSURBVHjarNVbbBR1FMfx78zOzs5Od7v3btcuEmgFilyqgNdaBI1cAgUxIWCMikFEjRqJPGh8IRgDLxjReAliFEKMCglJIQSoNcolgjEQAbmUUqC7pbS73XZnd2d3ZmfHB7GKwfji7+08/D/5n+T/P0ewbZv/MxJAme4bRTVQBcZxOvcd4I5FL9YWLp1o/X7fz8+X9LL88GNTtwSnTNl9dtdXicaFS0CuB/pJX9gNQGjcmj/AW2QWsPqLF19vtfVOpaek4gj4Kew894H+Sdt7zY+MbQM+B/b886B4C0zp+Hhrx9Or2pfmileUcR4HK5XrrFZ6eOD+KMH7o9LKVQcfP7B5Qxvg+i8wXjqxfv/7O4ZZvnIsz8az+D49Q/q8RbrLYnjBJyyyTvHatmVs2WVin//sW0D5N7Dx6p63u1oWnGrxN0R5OXyK7h1ZxFF+LM2AUgUh4ufoK0dYqp4g+uBdPLpg78KBw1svAeNvAvNnu5CK+z1t573y8d7pzJuukTuZRbw6jOB34Rq0KB65jnNMCCWnk/ryGEvmGHRcnMj2Q1bMI+TdwTHP3HTDeOWn7zZVBDdIBaq1XrJ94LRMGCwi1KvI0/yI1/LIVEh169QFSyAIZHIiroi0CRgzAl45d/AJI5lsDnhkKLuwYzHCzbXksNEeCGEtj+NZ14T62hTEiErNtDD5ggG2TaxGhcTJWYM9R58bAVVPoDGrmYyNFEEJceCYijS7mvTC0VhJDeHXPIW91zG7h5DXNhN8fSo7t2WAKpomS+S7+ikmuuIjYGWwd2E2IzEprhG/R+aj7VX8sCFB04wYPtVL4UyGSn+J4qkM3uQQp9dfYPM2F9EmP5PrhkklS5iD55pHQFHK+7WsSPXABZbOsSibHsw9fYS+/gWxzokRcVCpkQjPjhHruERqy2nyhoMlrU686U60rITkFZ0jX8+t3t4ujr/cakXrWHGvxqa6CB8lGzF7zhBKdyL63OhnMmgNNSQDMb4R3VDtZ8V9/ZS9cfx3CqiBUXtHQBBr7KxNb5fGpMZu3nljGm+vbWGPNhmyJq2FNEG/yM69XnKoQIA1LynMaOiktxMoFqiUtakjoOQ3ppe9Ucw+k0T/WV5tdrGkvYqOfQXOiVOYO/EiMXeKclsdRkZn1ASVt+Ze5vrRyxRMBSUsI/nlCQCCbduUcsefTB/buEPvMyilTEhcoX5xE66oAlYaKy2R69fxjQnC6BAkUnTvPo/uDeMZ68Fdq+JrWD5TDsz/8U8Qh+B6avD0pg+tou5LHepDqrKpndmINahjFvKIqoISrEKQnaSPdlG2JHzT6zGLpH3jW5bJTrVdDsz/o+VSqgLoyWKfW1eiFV90dgPWcB5Ly4Iq45D9yG4whnLkExmU0SGUeJTSUIFiUrPdo3IY5AgGbjwbB4dxcPjNmru9tc5AjNJwhYolUbEcFAc0sCsY6WFynQMIDicIAsVrKZxukehDsbCsai/IqvbXxHaFZgAszvQe2mgkflshOwpVashFOW+AYOIoDVHWDbwTwjgUB4aeQ6wKIwRqr5al+i2KGnn3phVwIwXglczZ6Dp9eGBeyeyZedvEyMSKJngUvxiU3F60a1x1R/wFqabl5GBXf7t+JXNg9ENU/j4Phf97Sf0+ADr3CMhtMiuNAAAAAElFTkSuQmCC" alt="豫ICP备2024080799号"><span class="beian-name">豫ICP备2024080799号</span></a></div></div><div class="footer-bar-right"><a class="footer-bar-link" target="_blank" rel="noopener" href="https://github.com/everfu/hexo-theme-solitude" alt="主题">主题</a></div></div></div></footer></div><!-- right_menu--><!-- inject body--><div><script src="/js/utils.js?v=2.1.10"></script><script src="/js/main.js?v=2.1.10"></script><script src="/js/third_party/waterfall.min.js?v=2.1.10"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/pjax/0.2.8/pjax.min.js"></script><script src="/js/tw_cn.js?v=2.1.10"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/vanilla-lazyload/19.1.3/lazyload.iife.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/node-snackbar/0.1.16/snackbar.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/fancyapps-ui/5.0.36/fancybox/fancybox.umd.min.js"></script><script>var meting_api = 'https://meting.everfu.cn/?server=:server&type=:type&id=:id&auth=:auth&r=:r';</script><script src="https://cdnjs.cloudflare.com/ajax/libs/aplayer/1.10.1/APlayer.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/meting/2.0.1/Meting.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/color-thief/2.6.0/color-thief.min.js"></script><script src="/js/covercolor/local.js?v=2.1.10"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/pace/1.2.4/pace.min.js"></script><div class="js-pjax"></div></div><!-- pjax--><script>const pjax = new Pjax({
    elements: 'a:not([target="_blank"])',
    selectors: ["title","#body-wrap","#site-config","meta[name=\"description\"]",".js-pjax","meta[property^=\"og:\"]","#config-diff",".rs_show",".rs_hide"],
    cacheBust: false,
    analytics: false,
    scrollRestoration: false
})

document.querySelectorAll('script[data-pjax]').forEach(item => {
    const newScript = document.createElement('script')
    const content = item.text || item.textContent || item.innerHTML || ""
    Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
    newScript.appendChild(document.createTextNode(content))
    item.parentNode.replaceChild(newScript, item)
})

document.addEventListener('pjax:complete', () => {
    window.refreshFn()

    document.querySelectorAll('script[data-pjax]').forEach(item => {
        const newScript = document.createElement('script')
        const content = item.text || item.textContent || item.innerHTML || ""
        Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
        newScript.appendChild(document.createTextNode(content))
        item.parentNode.replaceChild(newScript, item)
    })

    GLOBAL_CONFIG.islazyload && window.lazyLoadInstance.update()

})

document.addEventListener('pjax:error', (e) => {
    if (e.request.status === 404) {
        pjax.loadUrl('/404.html')
    }
})</script><!-- google adsense--><!-- search--><!-- Tianli-Talk--><!-- music--></body></html>
        <script>
            const posts = ["TEC/Multipass安装与使用中遇到的问题的一些记录/","TEC/电子设计自动化实验报告/","REC/SpineModel/","REC/2024-06-10_at_night/","REC/ABOUT_ME/","TEC/微机原理上机实验相关/","TEC/电子设计自动化实验相关/","REC/2023Photos/","TEC/yolov5s_record/","TEC/平方数列求和的一种非正常求法/","TEC/一般情况下的阿波罗尼斯圆的方程的推导过程/"];
            function toRandomPost() {
                const randomPost = posts[Math.floor(Math.random() * posts.length)];
                pjax.loadUrl(GLOBAL_CONFIG.root + randomPost);
            }
        </script>