$date
	Sat Oct 22 18:41:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383888
b10 !
1"
#383890
b10 &
b10 %
1$
#383891
0"
#383894
b1 &
1#
b1 %
#383898
b0 &
b0 %
0#
0$
#1334615
b11010 !
1"
#1334618
b11010 &
b11010 %
1$
#1334619
0"
#1334622
b1101 &
b1101 %
#1334626
b101000 &
b101000 %
#1334630
b10100 &
b10100 %
#1334634
b1010 &
b1010 %
#1334638
b101 &
b101 %
#1334642
b10000 &
b10000 %
#1334646
b1000 &
b1000 %
#1334650
b100 &
b100 %
#1334654
b10 &
b10 %
#1334658
b1 &
b1 %
1#
#1334662
b0 &
0#
b0 %
0$
#2349103
b1101 !
1"
#2349106
b1101 &
b1101 %
1$
#2349107
0"
#2349110
b101000 &
b101000 %
#2349114
b10100 &
b10100 %
#2349118
b1010 &
b1010 %
#2349122
b101 &
b101 %
#2349126
b10000 &
b10000 %
#2349130
b1000 &
b1000 %
#2349134
b100 &
b100 %
#2349138
b10 &
b10 %
#2349142
b1 &
1#
b1 %
#2349146
b0 &
b0 %
0#
0$
#4500012
