<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html xmlns="http://www.w3.org/1999/xhtml" lang="en"><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8"/><link rel="stylesheet" href="../jacoco-resources/report.css" type="text/css"/><link rel="shortcut icon" href="../jacoco-resources/report.gif" type="image/gif"/><title>VerilogGenerator.java</title><link rel="stylesheet" href="../jacoco-resources/prettify.css" type="text/css"/><script type="text/javascript" src="../jacoco-resources/prettify.js"></script></head><body onload="window['PR_TAB_WIDTH']=4;prettyPrint()"><div class="breadcrumb" id="breadcrumb"><span class="info"><a href="../jacoco-sessions.html" class="el_session">Sessions</a></span><a href="../index.html" class="el_report">Digital</a> &gt; <a href="index.source.html" class="el_package">de.neemann.digital.hdl.verilog2</a> &gt; <span class="el_source">VerilogGenerator.java</span></div><h1>VerilogGenerator.java</h1><pre class="source lang-java linenums">/*
 * Copyright (c) 2018 Ivan Deras.
 * Use of this source code is governed by the GPL v3 license
 * that can be found in the LICENSE file.
 */
package de.neemann.digital.hdl.verilog2;

import de.neemann.digital.core.NodeException;
import de.neemann.digital.core.element.Keys;
import de.neemann.digital.draw.elements.Circuit;
import de.neemann.digital.draw.elements.PinException;
import de.neemann.digital.draw.library.ElementLibrary;
import de.neemann.digital.draw.library.ElementNotFoundException;
import de.neemann.digital.hdl.hgs.HGSEvalException;
import de.neemann.digital.hdl.model2.HDLCircuit;
import de.neemann.digital.hdl.model2.HDLException;
import de.neemann.digital.hdl.model2.HDLModel;
import de.neemann.digital.hdl.model2.HDLNet;
import de.neemann.digital.hdl.model2.clock.HDLClockIntegrator;
import de.neemann.digital.hdl.printer.CodePrinter;
import de.neemann.digital.lang.Lang;

import java.io.Closeable;
import java.io.File;
import java.io.IOException;
import java.util.ArrayList;

/**
 * Used to create the verilog output
 */
public class VerilogGenerator implements Closeable {

    private final ElementLibrary library;
    private final CodePrinter out;
    private ArrayList&lt;File&gt; testBenches;
    private HDLModel model;
    private HDLClockIntegrator clockIntegrator;

    /**
     * Creates a new exporter
     *
     * @param library the library
     * @param out     the output stream
     */
<span class="fc" id="L45">    public VerilogGenerator(ElementLibrary library, CodePrinter out) {</span>
<span class="fc" id="L46">        this.library = library;</span>
<span class="fc" id="L47">        this.out = out;</span>
<span class="fc" id="L48">    }</span>

    /**
     * Sets a clock integrator
     *
     * @param clockIntegrator clockIntegrator
     */
    public void setClockIntegrator(HDLClockIntegrator clockIntegrator) {
<span class="fc" id="L56">        this.clockIntegrator = clockIntegrator;</span>
<span class="fc" id="L57">    }</span>

    /**
     * Exports the given circuit
     *
     * @param circuit the circuit to export
     * @return this for chained calls
     * @throws IOException IOException
     */
    public VerilogGenerator export(Circuit circuit) throws IOException {
        try {

<span class="pc bpc" id="L69" title="1 of 2 branches missed.">            if (!circuit.getAttributes().get(Keys.ROMMANAGER).isEmpty())</span>
<span class="nc" id="L70">                throw new HDLException(Lang.get(&quot;err_centralDefinedRomsAreNotSupported&quot;));</span>

<span class="fc" id="L72">            model = new HDLModel(library).create(circuit, clockIntegrator);</span>
<span class="fc bfc" id="L73" title="All 2 branches covered.">            for (HDLCircuit hdlCircuit : model)</span>
<span class="fc" id="L74">                hdlCircuit.applyDefaultOptimizations();</span>

<span class="fc" id="L76">            HDLModel.Renaming vrename = new VerilogRenaming();</span>
<span class="fc" id="L77">            model.renameLabels(vrename);</span>

<span class="fc bfc" id="L79" title="All 2 branches covered.">            for (HDLCircuit hdlCircuit : model)</span>
<span class="fc" id="L80">                checkForUniqueNetNames(hdlCircuit);</span>

<span class="fc" id="L82">            out.println(&quot;/*&quot;);</span>
<span class="fc" id="L83">            out.println(&quot; * Generated by Digital. Don't modify this file!&quot;);</span>
<span class="fc" id="L84">            out.println(&quot; * Any changes will be lost if this file is regenerated.&quot;);</span>
<span class="fc" id="L85">            out.println(&quot; */&quot;);</span>

<span class="fc bfc" id="L87" title="All 2 branches covered.">            String fileName = out.getFile() != null ? out.getFile().getName() : circuit.getOrigin().getName();</span>
<span class="fc" id="L88">            String[] tokens = fileName.split(&quot;(?=(\\.[^\\.]+)$)&quot;); // The power of regex :)</span>

<span class="fc" id="L90">            String topModuleName = vrename.checkName(tokens[0]);</span>

<span class="fc" id="L92">            new VerilogCreator(out, library).printHDLCircuit(model.getMain(), topModuleName, model.getRoot());</span>

<span class="fc" id="L94">            File outFile = out.getFile();</span>
<span class="fc bfc" id="L95" title="All 2 branches covered.">            if (outFile != null) {</span>
<span class="fc" id="L96">                testBenches = new VerilogTestBenchCreator(circuit, model, topModuleName)</span>
<span class="fc" id="L97">                        .write(outFile)</span>
<span class="fc" id="L98">                        .getTestFileWritten();</span>
            }

<span class="fc" id="L101">            return this;</span>
<span class="nc" id="L102">        } catch (PinException | NodeException | HDLException | HGSEvalException | NullPointerException | ElementNotFoundException e) {</span>
<span class="nc" id="L103">            throw new IOException(Lang.get(&quot;err_verilogExporting&quot;), e);</span>
        }
    }

    private void checkForUniqueNetNames(HDLCircuit hdlCircuit) throws HDLException {
<span class="fc" id="L108">        ArrayList&lt;HDLNet&gt; nets = hdlCircuit.getNets();</span>
        // try to resolve duplicate names
<span class="fc bfc" id="L110" title="All 2 branches covered.">        for (HDLNet n : nets)</span>
<span class="fc bfc" id="L111" title="All 2 branches covered.">            if (n.isUserNamed())</span>
<span class="fc bfc" id="L112" title="All 2 branches covered.">                for (HDLNet nn : nets)</span>
<span class="pc bpc" id="L113" title="1 of 4 branches missed.">                    if (n.getName().equalsIgnoreCase(nn.getName()) &amp;&amp; n != nn) {</span>
<span class="nc" id="L114">                        String newName = &quot;s_&quot; + n.getName();</span>
<span class="nc" id="L115">                        int i = 1;</span>
<span class="nc bnc" id="L116" title="All 2 branches missed.">                        while (exits(newName, nets))</span>
<span class="nc" id="L117">                            newName = &quot;s_&quot; + n.getName() + (i++);</span>
<span class="nc" id="L118">                        n.setName(newName);</span>
                    }

        // throw an exception if there is still a duplicate name
<span class="fc bfc" id="L122" title="All 2 branches covered.">        for (int i = 0; i &lt; nets.size(); i++) {</span>
<span class="fc" id="L123">            final HDLNet n1 = nets.get(i);</span>
<span class="fc bfc" id="L124" title="All 2 branches covered.">            for (int j = i + 1; j &lt; nets.size(); j++) {</span>
<span class="fc" id="L125">                final HDLNet n2 = nets.get(j);</span>
<span class="pc bpc" id="L126" title="1 of 2 branches missed.">                if (n1.getName().equalsIgnoreCase(n2.getName()))</span>
<span class="nc" id="L127">                    throw new HDLException(</span>
<span class="nc" id="L128">                            Lang.get(&quot;err_namesAreNotUnique_N&quot;, n1.getName() + &quot;==&quot; + n2.getName()),</span>
<span class="nc" id="L129">                            hdlCircuit.getOrigin());</span>
            }
        }
<span class="fc" id="L132">    }</span>

    private boolean exits(String newName, ArrayList&lt;HDLNet&gt; nets) {
<span class="nc bnc" id="L135" title="All 2 branches missed.">        for (HDLNet n : nets)</span>
<span class="nc bnc" id="L136" title="All 2 branches missed.">            if (n.getName().equalsIgnoreCase(newName))</span>
<span class="nc" id="L137">                return true;</span>
<span class="nc" id="L138">        return false;</span>
    }

    /**
     * @return the test bench files, maybe null
     */
    public ArrayList&lt;File&gt; getTestBenches() {
<span class="fc" id="L145">        return testBenches;</span>
    }

    @Override
    public String toString() {
<span class="nc" id="L150">        return out.toString();</span>
    }

    @Override
    public void close() throws IOException {
<span class="fc" id="L155">        out.close();</span>
<span class="fc" id="L156">    }</span>

    /**
     * @return the used hdl model
     */
    public HDLModel getModel() {
<span class="fc" id="L162">        return model;</span>
    }
}
</pre><div class="footer"><span class="right">Created with <a href="http://www.jacoco.org/jacoco">JaCoCo</a> 0.8.4.201905082037</span></div></body></html>