

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_Pipeline_lz4_divide'
================================================================
* Date:           Sat Nov  1 14:11:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  6.101 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_divide  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    245|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|    326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_264_p2                         |         +|   0|  0|  39|          32|          32|
    |lit_count_3_fu_236_p2                  |         +|   0|  0|  39|          32|           1|
    |match_len_fu_275_p2                    |         +|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_340                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_343                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state2          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state3         |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_174_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln62_fu_179_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln68_fu_219_p2                    |      icmp|   0|  0|  27|          20|           1|
    |icmp_ln83_fu_225_p2                    |      icmp|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001              |        or|   0|  0|   2|           1|           1|
    |select_ln83_fu_252_p3                  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 245|         177|         124|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |boosterStream_blk_n      |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|   32|         64|
    |lenOffset_Stream_blk_n   |   9|          2|    1|          2|
    |lit_count_fu_84          |   9|          2|   32|         64|
    |lit_outStream_blk_n      |   9|          2|    1|          2|
    |tmpEncodedValue_fu_88    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  102|        204|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |i_fu_76                                    |  32|   0|   32|          0|
    |icmp_ln68_reg_362                          |   1|   0|    1|          0|
    |icmp_ln83_reg_366                          |   1|   0|    1|          0|
    |lit_count_2_reg_336                        |  32|   0|   32|          0|
    |lit_count_flag_fu_80                       |   1|   0|   32|         31|
    |lit_count_fu_84                            |  32|   0|   32|          0|
    |tCh_reg_347                                |   8|   0|    8|          0|
    |tLen_reg_352                               |   8|   0|    8|          0|
    |tOffset_reg_357                            |  16|   0|   16|          0|
    |tmpEncodedValue_fu_88                      |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 169|   0|  200|         31|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|boosterStream_dout               |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_empty_n            |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_read               |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid     |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap           |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|lit_outStream_din                |  out|    8|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_full_n             |   in|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_write              |  out|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lenOffset_Stream_din             |  out|   64|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_full_n          |   in|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_write           |  out|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|empty                            |   in|   32|     ap_none|                                          empty|        scalar|
|input_size_4                     |   in|   32|     ap_none|                                   input_size_4|        scalar|
|sub                              |   in|   32|     ap_none|                                            sub|        scalar|
|lit_count_out                    |  out|   32|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_out_ap_vld             |  out|    1|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_flag_out               |  out|   32|      ap_vld|                             lit_count_flag_out|       pointer|
|lit_count_flag_out_ap_vld        |  out|    1|      ap_vld|                             lit_count_flag_out|       pointer|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_flag = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 6 'alloca' 'lit_count_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 7 'alloca' 'lit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmpEncodedValue = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 8 'alloca' 'tmpEncodedValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 15 'read' 'input_size_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %tmp, i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 17 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 18 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %lit_count_flag" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 19 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 0, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 20 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 21 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 22 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lit_count_2 = load i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 23 'load' 'lit_count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%nextEncodedValue = load i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:63]   --->   Operation 24 'load' 'nextEncodedValue' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%icmp_ln59 = icmp_ult  i32 %i_10, i32 %input_size_4_read" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 25 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.end.exitStub, void %for.body" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 26 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:60]   --->   Operation 27 'specpipeline' 'specpipeline_ln60' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 28 'specloopname' 'specloopname_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ult  i32 %i_10, i32 %sub_read" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 29 'icmp' 'icmp_ln62' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %if.end4, void %if.then3" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 30 'br' 'br_ln62' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%boosterStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 31 'read' 'boosterStream_read' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %boosterStream_read, i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 32 'store' 'store_ln61' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln62 = br void %if.end4" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 33 'br' 'br_ln62' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %nextEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:63]   --->   Operation 34 'trunc' 'tCh' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %nextEncodedValue, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:64]   --->   Operation 35 'partselect' 'tLen' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %nextEncodedValue, i32 16" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:65]   --->   Operation 36 'partselect' 'tOffset' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %lit_count_2, i32 12, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 37 'partselect' 'tmp_47' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.19ns)   --->   "%icmp_ln68 = icmp_eq  i20 %tmp_47, i20 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 38 'icmp' 'icmp_ln68' <Predicate = (icmp_ln59)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln83 = icmp_ne  i8 %tLen, i8 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 39 'icmp' 'icmp_ln83' <Predicate = (icmp_ln59)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %if.end4.if.end30_crit_edge, void %if.else" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 40 'br' 'br_ln68' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 1, i32 %lit_count_flag" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (icmp_ln59 & !icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end30" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = (icmp_ln59 & !icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln83, void %if.else28, void %if.then14" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:70]   --->   Operation 43 'br' 'br_ln70' <Predicate = (icmp_ln59 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%lit_count_3 = add i32 %lit_count_2, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 44 'add' 'lit_count_3' <Predicate = (icmp_ln59 & icmp_ln68 & !icmp_ln83)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %lit_count_3, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 45 'store' 'store_ln54' <Predicate = (icmp_ln59 & icmp_ln68 & !icmp_ln83)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 46 'store' 'store_ln54' <Predicate = (icmp_ln59 & icmp_ln68 & icmp_ln83)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%select_ln83 = select i1 %icmp_ln83, i8 %tLen, i8 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 47 'select' 'select_ln83' <Predicate = (icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%zext_ln83 = zext i8 %select_ln83" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 48 'zext' 'zext_ln83' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_11 = add i32 %zext_ln83, i32 %i_10" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 49 'add' 'i_11' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %i_11, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 50 'store' 'store_ln59' <Predicate = (icmp_ln59)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 51 'br' 'br_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lit_count_flag_load = load i32 %lit_count_flag"   --->   Operation 59 'load' 'lit_count_flag_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_out, i32 %lit_count_2" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 60 'write' 'write_ln81' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_flag_out, i32 %lit_count_flag_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 52 [1/1] ( I:3.50ns O:3.50ns )   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lit_outStream, i8 %tCh" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:80]   --->   Operation 52 'write' 'write_ln80' <Predicate = (icmp_ln68 & !icmp_ln83)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4096> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end30"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln68 & !icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.91ns)   --->   "%match_len = add i8 %tLen, i8 252" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:71]   --->   Operation 54 'add' 'match_len' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:74]   --->   Operation 55 'zext' 'zext_ln74' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %lit_count_2, i16 %tOffset, i16 %zext_ln74" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:75]   --->   Operation 56 'bitconcatenate' 'tmpValue' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:3.72ns O:3.72ns )   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:76]   --->   Operation 57 'write' 'write_ln76' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end30" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:79]   --->   Operation 58 'br' 'br_ln79' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_size_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lit_count_flag_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca        ) [ 0110]
lit_count_flag      (alloca        ) [ 0110]
lit_count           (alloca        ) [ 0110]
tmpEncodedValue     (alloca        ) [ 0110]
specmemcore_ln0     (specmemcore   ) [ 0000]
specmemcore_ln0     (specmemcore   ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
specinterface_ln0   (specinterface ) [ 0000]
sub_read            (read          ) [ 0110]
input_size_4_read   (read          ) [ 0110]
tmp                 (read          ) [ 0000]
store_ln61          (store         ) [ 0000]
store_ln54          (store         ) [ 0000]
store_ln55          (store         ) [ 0000]
store_ln59          (store         ) [ 0000]
br_ln59             (br            ) [ 0000]
i_10                (load          ) [ 0000]
lit_count_2         (load          ) [ 0101]
nextEncodedValue    (load          ) [ 0000]
icmp_ln59           (icmp          ) [ 0110]
br_ln59             (br            ) [ 0000]
specpipeline_ln60   (specpipeline  ) [ 0000]
specloopname_ln59   (specloopname  ) [ 0000]
icmp_ln62           (icmp          ) [ 0110]
br_ln62             (br            ) [ 0000]
boosterStream_read  (read          ) [ 0000]
store_ln61          (store         ) [ 0000]
br_ln62             (br            ) [ 0000]
tCh                 (trunc         ) [ 0101]
tLen                (partselect    ) [ 0101]
tOffset             (partselect    ) [ 0101]
tmp_47              (partselect    ) [ 0000]
icmp_ln68           (icmp          ) [ 0111]
icmp_ln83           (icmp          ) [ 0111]
br_ln68             (br            ) [ 0000]
store_ln55          (store         ) [ 0000]
br_ln68             (br            ) [ 0000]
br_ln70             (br            ) [ 0000]
lit_count_3         (add           ) [ 0000]
store_ln54          (store         ) [ 0000]
store_ln54          (store         ) [ 0000]
select_ln83         (select        ) [ 0000]
zext_ln83           (zext          ) [ 0000]
i_11                (add           ) [ 0000]
store_ln59          (store         ) [ 0000]
br_ln59             (br            ) [ 0000]
write_ln80          (write         ) [ 0000]
br_ln0              (br            ) [ 0000]
match_len           (add           ) [ 0000]
zext_ln74           (zext          ) [ 0000]
tmpValue            (bitconcatenate) [ 0000]
write_ln76          (write         ) [ 0000]
br_ln79             (br            ) [ 0000]
lit_count_flag_load (load          ) [ 0000]
write_ln81          (write         ) [ 0000]
write_ln0           (write         ) [ 0000]
ret_ln0             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_size_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="boosterStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lit_outStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lit_count_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lit_count_flag_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_count_flag_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="lit_count_flag_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count_flag/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="lit_count_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_count/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmpEncodedValue_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpEncodedValue/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sub_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_size_4_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_4_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="boosterStream_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boosterStream_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln80_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="1"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln76_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln81_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln61_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln54_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln55_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln59_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_10_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lit_count_2_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="nextEncodedValue_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextEncodedValue/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln59_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln62_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="1"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln61_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tCh_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tLen_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tOffset_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_47_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="20" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln68_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="20" slack="0"/>
<pin id="221" dir="0" index="1" bw="20" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln83_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln55_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lit_count_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_count_3/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln54_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln54_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln83_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln83_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln59_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="1"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="match_len_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_len/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln74_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmpValue_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="0" index="2" bw="16" slack="1"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpValue/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="lit_count_flag_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_count_flag_load/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="lit_count_flag_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count_flag "/>
</bind>
</comp>

<comp id="311" class="1005" name="lit_count_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lit_count "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmpEncodedValue_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmpEncodedValue "/>
</bind>
</comp>

<comp id="326" class="1005" name="sub_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="input_size_4_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_4_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="lit_count_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lit_count_2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tCh_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh "/>
</bind>
</comp>

<comp id="352" class="1005" name="tLen_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tLen "/>
</bind>
</comp>

<comp id="357" class="1005" name="tOffset_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tOffset "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln68_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln83_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="72" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="104" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="178"><net_src comp="164" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="110" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="171" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="171" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="171" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="167" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="223"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="193" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="167" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="225" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="193" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="164" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="292"><net_src comp="284" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="300"><net_src comp="76" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="307"><net_src comp="80" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="314"><net_src comp="84" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="322"><net_src comp="88" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="329"><net_src comp="92" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="334"><net_src comp="98" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="339"><net_src comp="167" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="350"><net_src comp="189" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="355"><net_src comp="193" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="360"><net_src comp="201" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="365"><net_src comp="219" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="225" pin="2"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lenOffset_Stream | {3 }
	Port: boosterStream | {}
	Port: lit_outStream | {3 }
	Port: lit_count_out | {2 }
	Port: lit_count_flag_out | {2 }
 - Input state : 
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : empty | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : input_size_4 | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : lenOffset_Stream | {}
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : sub | {1 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : boosterStream | {2 }
	Port: lz4CompressPart1<4096, 1>_Pipeline_lz4_divide : lit_outStream | {}
  - Chain level:
	State 1
		store_ln54 : 1
		store_ln55 : 1
		store_ln59 : 1
	State 2
		icmp_ln59 : 1
		br_ln59 : 2
		icmp_ln62 : 1
		br_ln62 : 2
		tCh : 1
		tLen : 1
		tOffset : 1
		tmp_47 : 1
		icmp_ln68 : 2
		icmp_ln83 : 2
		br_ln68 : 3
		br_ln70 : 3
		lit_count_3 : 1
		store_ln54 : 2
		select_ln83 : 3
		zext_ln83 : 4
		i_11 : 5
		store_ln59 : 6
		write_ln81 : 1
		write_ln0 : 1
	State 3
		zext_ln74 : 1
		tmpValue : 2
		write_ln76 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln59_fu_174        |    0    |    39   |
|   icmp   |        icmp_ln62_fu_179        |    0    |    39   |
|          |        icmp_ln68_fu_219        |    0    |    27   |
|          |        icmp_ln83_fu_225        |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |       lit_count_3_fu_236       |    0    |    39   |
|    add   |           i_11_fu_264          |    0    |    39   |
|          |        match_len_fu_275        |    0    |    15   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln83_fu_252       |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |       sub_read_read_fu_92      |    0    |    0    |
|   read   |  input_size_4_read_read_fu_98  |    0    |    0    |
|          |         tmp_read_fu_104        |    0    |    0    |
|          | boosterStream_read_read_fu_110 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln80_write_fu_116    |    0    |    0    |
|   write  |     write_ln76_write_fu_123    |    0    |    0    |
|          |     write_ln81_write_fu_130    |    0    |    0    |
|          |     write_ln0_write_fu_137     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |           tCh_fu_189           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tLen_fu_193          |    0    |    0    |
|partselect|         tOffset_fu_201         |    0    |    0    |
|          |          tmp_47_fu_209         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln83_fu_260        |    0    |    0    |
|          |        zext_ln74_fu_280        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         tmpValue_fu_284        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   221   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_297        |   32   |
|    icmp_ln68_reg_362    |    1   |
|    icmp_ln83_reg_366    |    1   |
|input_size_4_read_reg_331|   32   |
|   lit_count_2_reg_336   |   32   |
|  lit_count_flag_reg_304 |   32   |
|    lit_count_reg_311    |   32   |
|     sub_read_reg_326    |   32   |
|       tCh_reg_347       |    8   |
|       tLen_reg_352      |    8   |
|     tOffset_reg_357     |   16   |
| tmpEncodedValue_reg_319 |   32   |
+-------------------------+--------+
|          Total          |   258  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   221  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   258  |    -   |
+-----------+--------+--------+
|   Total   |   258  |   221  |
+-----------+--------+--------+
