# Stopwatch-in-Verilog-MM-SS-Format-
This project implements a digital stopwatch in Verilog that displays time in minutes and seconds (MM:SS). The design uses a clock divider, seconds counter, and minutes counter to achieve accurate time tracking. It is fully synthesizable and verified using a testbench.
