-- generated by newgenasym Fri Mar 02 09:10:51 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tps54618rte is
    port (    
	AGND:      INOUT  STD_LOGIC;    
	BOOT:      INOUT  STD_LOGIC;    
	COMP:      INOUT  STD_LOGIC;    
	EN:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	PH:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	PWRGD:     INOUT  STD_LOGIC;    
	\rt/clk\:  INOUT  STD_LOGIC;    
	\ss/tr\:   INOUT  STD_LOGIC;    
	VIN:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VSENSE:    INOUT  STD_LOGIC);
end tps54618rte;
