dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
dont_use_location 0 0
dont_use_location 1 0
dont_use_location 2 0
dont_use_location 3 0
dont_use_location comparatorcell -1 -1 2
dont_use_location comparatorcell -1 -1 3
dont_use_location sccell -1 -1 0
dont_use_location sccell -1 -1 1
dont_use_location sccell -1 -1 2
dont_use_location sccell -1 -1 3
dont_use_location vidaccell -1 -1 1
dont_use_location vidaccell -1 -1 2
dont_use_location vidaccell -1 -1 3
dont_use_location abufcell -1 -1 0
dont_use_location abufcell -1 -1 2
dont_use_location abufcell -1 -1 1
dont_use_location abufcell -1 -1 3
set_location "\UART_2:BUART:tx_state_2\" macrocell 3 5 0 1
set_location "\LIN:BUART:tx_state_1\" macrocell 3 4 1 1
set_location "\PS2:BUART:rx_state_3\" macrocell 2 1 1 2
set_location "\PS2:BUART:rx_postpoll\" macrocell 3 1 1 2
set_location "\UART_2:BUART:sTX:TxShifter:u0\" datapathcell 2 5 2 
set_location "\LIN:BUART:sRX:RxShifter:u0\" datapathcell 2 4 2 
set_location "\PS2:BUART:sRX:RxShifter:u0\" datapathcell 2 1 2 
set_location "\PS2:BUART:sRX:RxBitCounter\" count7cell 2 3 7 
set_location "\LIN:BUART:tx_state_0\" macrocell 3 3 0 0
set_location "\LIN:BUART:rx_status_3\" macrocell 2 2 1 3
set_location "\LIN_Timer:TimerUDB:status_tc\" macrocell 2 4 0 1
set_location "\LIN:BUART:txn\" macrocell 3 5 1 0
set_location "\LIN:BUART:sTX:TxShifter:u0\" datapathcell 3 4 2 
set_location "\UART_2:BUART:tx_status_0\" macrocell 3 5 1 2
set_location "\UART_2:BUART:txn\" macrocell 2 5 0 0
set_location "\PS2:BUART:rx_load_fifo\" macrocell 2 1 0 2
set_location "\LIN:BUART:rx_break_detect\" macrocell 2 3 0 0
set_location "\LIN:BUART:sRX:RxBitCounter\" count7cell 3 2 7 
set_location "\LIN:BUART:rx_state_2_split\" macrocell 2 2 0 0
set_location "\LIN_Timer:TimerUDB:sT8:timerdp:u0\" datapathcell 2 3 2 
set_location "\LIN:BUART:rx_postpoll\" macrocell 3 2 1 2
set_location "\LIN:BUART:rx_bitclk_enable\" macrocell 2 2 1 2
set_location "\PS2:BUART:pollcount_0\" macrocell 3 1 1 1
set_location "\LIN:BUART:rx_status_1\" macrocell 2 3 0 1
set_location "\LIN:BUART:rx_state_1\" macrocell 2 2 1 1
set_location "\LIN:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 3 5 2 
set_location "\UART_2:BUART:tx_status_2\" macrocell 3 4 0 3
set_location "\LIN:BUART:tx_status_2\" macrocell 3 3 1 1
set_location "\LIN:BUART:sTX:TxSts\" statusicell 3 3 4 
set_location "\PS2:BUART:rx_state_2\" macrocell 2 1 1 1
set_location "\UART_2:BUART:counter_load_not\" macrocell 3 5 1 1
set_location "\UART_2:BUART:tx_bitclk\" macrocell 3 3 1 3
set_location "\UART_2:BUART:tx_state_1\" macrocell 2 5 0 1
set_location "\LIN:BUART:counter_load_not\" macrocell 3 4 1 2
set_location "\LIN:BUART:tx_bitclk_enable_pre\" macrocell 3 4 0 2
set_location "\PS2:BUART:rx_status_5\" macrocell 3 1 0 0
set_location "\PS2:BUART:rx_state_0\" macrocell 2 1 1 0
set_location "MODIN1_0" macrocell 3 2 1 0
set_location "\LIN:BUART:rx_state_stop1_reg\" macrocell 2 3 1 1
set_location "\UART_2:BUART:sTX:TxSts\" statusicell 3 4 4 
set_location "\PS2:BUART:rx_state_stop1_reg\" macrocell 2 1 0 1
set_location "\LIN:BUART:rx_load_fifo\" macrocell 2 2 0 1
set_location "MODIN1_1" macrocell 3 2 1 3
set_location "\LIN:BUART:rx_status_4\" macrocell 2 4 1 0
set_location "\PS2:BUART:rx_status_4\" macrocell 2 4 0 2
set_location "\LIN:BUART:rx_state_0\" macrocell 2 3 1 0
set_location "\LIN:BUART:rx_last\" macrocell 3 2 1 1
set_location "\UART_2:BUART:tx_state_0\" macrocell 3 5 0 0
set_location "\LIN:BUART:tx_bitclk\" macrocell 3 4 0 0
set_location "\PS2:BUART:sRX:RxSts\" statusicell 2 1 4 
set_location "\LIN:BUART:tx_state_2\" macrocell 3 4 1 0
set_location "\LIN:BUART:rx_counter_load\" macrocell 2 3 1 2
set_location "\PS2:BUART:pollcount_1\" macrocell 3 1 1 0
set_location "\LIN:BUART:sRX:RxSts\" statusicell 2 5 4 
set_location "\PS2:BUART:rx_counter_load\" macrocell 2 1 0 3
set_location "\LIN:BUART:tx_status_0\" macrocell 3 3 0 1
set_location "\LIN:BUART:rx_state_3\" macrocell 2 3 0 2
set_location "\LIN_Timer:TimerUDB:rstSts:stsreg\" statusicell 2 4 4 
set_location "\PS2:BUART:rx_bitclk_enable\" macrocell 2 4 1 3
set_location "\PS2:BUART:rx_status_3\" macrocell 2 1 0 0
set_location "\UART_2:BUART:tx_bitclk_enable_pre\" macrocell 2 5 1 1
set_location "\LIN:BUART:rx_status_5\" macrocell 2 4 1 1
set_location "\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 3 2 2 
set_location "\PS2:BUART:rx_last\" macrocell 3 1 1 3
set_location "\PS2:BUART:rx_address_detected\" macrocell 2 1 1 3
set_location "Net_141" macrocell 3 5 0 3
set_location "Net_171" macrocell 2 5 1 0
set_location "\LIN:BUART:rx_state_2\" macrocell 2 2 1 0
set_location "Net_285" macrocell 2 4 0 0
set_location "lin_timer_isr" interrupt -1 -1 5
set_location "isr_1" interrupt -1 -1 4
set_location "PS2_IN(0)_SYNC" synccell 3 1 5 0
set_location "\LIN:RXInternalInterrupt\" interrupt -1 -1 0
set_location "uart_rx_isr" interrupt -1 -1 6
set_location "\PS2:RXInternalInterrupt\" interrupt -1 -1 2
set_location "\UART_2:TXInternalInterrupt\" interrupt -1 -1 3
set_location "\LIN:TXInternalInterrupt\" interrupt -1 -1 1
set_location "uart_tx_isr" interrupt -1 -1 7
set_io "Rx_1(0)" iocell 3 4
set_location "Rx_1(0)_SYNC" synccell 2 2 5 0
set_io "PS2_IN(0)" iocell 0 2
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 2
set_location "\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 2 4 6 
set_io "air_1(0)" iocell 4 5
set_io "air_2(0)" iocell 0 5
# Note: port 12 is the logical name for port 7
set_io "air_3(0)" iocell 12 1
set_io "air_4(0)" iocell 3 1
set_io "air_5(0)" iocell 5 7
set_io "air_6(0)" iocell 1 7
set_io "air_7(0)" iocell 2 5
set_io "air_8(0)" iocell 6 7
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Tx_2(0)" iocell 0 4
