namespace BinaryStudio.PortableExecutable.Win32
    {
    public enum CV_ARM
        {
        CV_ARM_NOREG = 0,
        CV_ARM_R0       =   10,
        CV_ARM_R1       =   11,
        CV_ARM_R2       =   12,
        CV_ARM_R3       =   13,
        CV_ARM_R4       =   14,
        CV_ARM_R5       =   15,
        CV_ARM_R6       =   16,
        CV_ARM_R7       =   17,
        CV_ARM_R8       =   18,
        CV_ARM_R9       =   19,
        CV_ARM_R10      =   20,
        CV_ARM_R11      =   21, // Frame pointer, if allocated
        CV_ARM_R12      =   22,
        CV_ARM_SP       =   23, // Stack pointer
        CV_ARM_LR       =   24, // Link Register
        CV_ARM_PC       =   25, // Program counter
        CV_ARM_CPSR     =   26, // Current program status register

        CV_ARM_ACC0     =   27, // DSP co-processor 0 40 bit accumulator

        //
        // Registers for ARM VFP10 support
        //
        
        CV_ARM_FPSCR    =   40,
        CV_ARM_FPEXC    =   41,
        
        CV_ARM_FS0      =   50,
        CV_ARM_FS1      =   51,
        CV_ARM_FS2      =   52,
        CV_ARM_FS3      =   53,
        CV_ARM_FS4      =   54,
        CV_ARM_FS5      =   55,
        CV_ARM_FS6      =   56,
        CV_ARM_FS7      =   57,
        CV_ARM_FS8      =   58,
        CV_ARM_FS9      =   59,
        CV_ARM_FS10     =   60,
        CV_ARM_FS11     =   61,
        CV_ARM_FS12     =   62,
        CV_ARM_FS13     =   63,
        CV_ARM_FS14     =   64,
        CV_ARM_FS15     =   65,
        CV_ARM_FS16     =   66,
        CV_ARM_FS17     =   67,
        CV_ARM_FS18     =   68,
        CV_ARM_FS19     =   69,
        CV_ARM_FS20     =   70,
        CV_ARM_FS21     =   71,
        CV_ARM_FS22     =   72,
        CV_ARM_FS23     =   73,
        CV_ARM_FS24     =   74,
        CV_ARM_FS25     =   75,
        CV_ARM_FS26     =   76,
        CV_ARM_FS27     =   77,
        CV_ARM_FS28     =   78,
        CV_ARM_FS29     =   79,
        CV_ARM_FS30     =   80,
        CV_ARM_FS31     =   81,

        //
        // ARM VFP Floating Point Extra control registers
        //
        
        CV_ARM_FPEXTRA0 =   90,
        CV_ARM_FPEXTRA1 =   91,
        CV_ARM_FPEXTRA2 =   92,
        CV_ARM_FPEXTRA3 =   93,
        CV_ARM_FPEXTRA4 =   94,
        CV_ARM_FPEXTRA5 =   95,
        CV_ARM_FPEXTRA6 =   96,
        CV_ARM_FPEXTRA7 =   97,

        // XSCALE Concan co-processor registers
        CV_ARM_WR0      =   128, 
        CV_ARM_WR1      =   129, 
        CV_ARM_WR2      =   130, 
        CV_ARM_WR3      =   131, 
        CV_ARM_WR4      =   132, 
        CV_ARM_WR5      =   133, 
        CV_ARM_WR6      =   134, 
        CV_ARM_WR7      =   135, 
        CV_ARM_WR8      =   136, 
        CV_ARM_WR9      =   137, 
        CV_ARM_WR10     =   138, 
        CV_ARM_WR11     =   139, 
        CV_ARM_WR12     =   140, 
        CV_ARM_WR13     =   141, 
        CV_ARM_WR14     =   142, 
        CV_ARM_WR15     =   143, 
        
        // XSCALE Concan co-processor control registers
        CV_ARM_WCID     =   144,
        CV_ARM_WCON     =   145,
        CV_ARM_WCSSF    =   146,
        CV_ARM_WCASF    =   147,
        CV_ARM_WC4      =   148,
        CV_ARM_WC5      =   149,
        CV_ARM_WC6      =   150,
        CV_ARM_WC7      =   151,
        CV_ARM_WCGR0    =   152,
        CV_ARM_WCGR1    =   153,
        CV_ARM_WCGR2    =   154,
        CV_ARM_WCGR3    =   155,
        CV_ARM_WC12     =   156,
        CV_ARM_WC13     =   157,
        CV_ARM_WC14     =   158,
        CV_ARM_WC15     =   159,

        //
        // ARM VFPv3/Neon extended floating Point
        //
        
        CV_ARM_FS32     =   200,
        CV_ARM_FS33     =   201,
        CV_ARM_FS34     =   202,
        CV_ARM_FS35     =   203,
        CV_ARM_FS36     =   204,
        CV_ARM_FS37     =   205,
        CV_ARM_FS38     =   206,
        CV_ARM_FS39     =   207,
        CV_ARM_FS40     =   208,
        CV_ARM_FS41     =   209,
        CV_ARM_FS42     =   210,
        CV_ARM_FS43     =   211,
        CV_ARM_FS44     =   212,
        CV_ARM_FS45     =   213,
        CV_ARM_FS46     =   214,
        CV_ARM_FS47     =   215,
        CV_ARM_FS48     =   216,
        CV_ARM_FS49     =   217,
        CV_ARM_FS50     =   218,
        CV_ARM_FS51     =   219,
        CV_ARM_FS52     =   220,
        CV_ARM_FS53     =   221,
        CV_ARM_FS54     =   222,
        CV_ARM_FS55     =   223,
        CV_ARM_FS56     =   224,
        CV_ARM_FS57     =   225,
        CV_ARM_FS58     =   226,
        CV_ARM_FS59     =   227,
        CV_ARM_FS60     =   228,
        CV_ARM_FS61     =   229,
        CV_ARM_FS62     =   230,
        CV_ARM_FS63     =   231,

        // ARM double-precision floating point

        CV_ARM_ND0 = 300, 
        CV_ARM_ND1 = 301, 
        CV_ARM_ND2 = 302, 
        CV_ARM_ND3 = 303, 
        CV_ARM_ND4 = 304, 
        CV_ARM_ND5 = 305,
        CV_ARM_ND6 = 306, 
        CV_ARM_ND7 = 307, 
        CV_ARM_ND8 = 308, 
        CV_ARM_ND9 = 309, 
        CV_ARM_ND10 = 310, 
        CV_ARM_ND11 = 311,
        CV_ARM_ND12 = 312, 
        CV_ARM_ND13 = 313, 
        CV_ARM_ND14 = 314, 
        CV_ARM_ND15 = 315, 
        CV_ARM_ND16 = 316,
        CV_ARM_ND17 = 317, 
        CV_ARM_ND18 = 318, 
        CV_ARM_ND19 = 319, 
        CV_ARM_ND20 = 320, 
        CV_ARM_ND21 = 321,
        CV_ARM_ND22 = 322, 
        CV_ARM_ND23 = 323, 
        CV_ARM_ND24 = 324, 
        CV_ARM_ND25 = 325, 
        CV_ARM_ND26 = 326,
        CV_ARM_ND27 = 327, 
        CV_ARM_ND28 = 328, 
        CV_ARM_ND29 = 329, 
        CV_ARM_ND30 = 330, 
        CV_ARM_ND31 = 331,

        // ARM extended precision floating point

        CV_ARM_NQ0 = 400, 
        CV_ARM_NQ1 = 401, 
        CV_ARM_NQ2 = 402, 
        CV_ARM_NQ3 = 403, 
        CV_ARM_NQ4 = 404, 
        CV_ARM_NQ5 = 405,
        CV_ARM_NQ6 = 406, 
        CV_ARM_NQ7 = 407, 
        CV_ARM_NQ8 = 408, 
        CV_ARM_NQ9 = 409, 
        CV_ARM_NQ10 = 410, 
        CV_ARM_NQ11 = 411,
        CV_ARM_NQ12 = 412, 
        CV_ARM_NQ13 = 413, 
        CV_ARM_NQ14 = 414, 
        CV_ARM_NQ15 = 415, 
        }
    }