

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Tue Nov 15 12:03:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %log_all_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%log_all_mask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %log_all_mask"   --->   Operation 3 'read' 'log_all_mask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %log_all_mask_c, i32 %log_all_mask_read"   --->   Operation 4 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan129_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%unicast_vlan129_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan129_macaddr_msb"   --->   Operation 6 'read' 'unicast_vlan129_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %unicast_vlan129_macaddr_msb_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan129_macaddr_msb_c, i16 %empty"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan129_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%unicast_vlan129_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan129_macaddr_lsb"   --->   Operation 10 'read' 'unicast_vlan129_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan129_macaddr_lsb_c, i32 %unicast_vlan129_macaddr_lsb_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan128_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%unicast_vlan128_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan128_macaddr_msb"   --->   Operation 13 'read' 'unicast_vlan128_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_155 = trunc i32 %unicast_vlan128_macaddr_msb_read"   --->   Operation 14 'trunc' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan128_macaddr_msb_c, i16 %empty_155"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan128_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%unicast_vlan128_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan128_macaddr_lsb"   --->   Operation 17 'read' 'unicast_vlan128_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan128_macaddr_lsb_c, i32 %unicast_vlan128_macaddr_lsb_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan127_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%unicast_vlan127_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan127_macaddr_msb"   --->   Operation 20 'read' 'unicast_vlan127_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_156 = trunc i32 %unicast_vlan127_macaddr_msb_read"   --->   Operation 21 'trunc' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan127_macaddr_msb_c, i16 %empty_156"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan127_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%unicast_vlan127_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan127_macaddr_lsb"   --->   Operation 24 'read' 'unicast_vlan127_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan127_macaddr_lsb_c, i32 %unicast_vlan127_macaddr_lsb_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan126_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%unicast_vlan126_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan126_macaddr_msb"   --->   Operation 27 'read' 'unicast_vlan126_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_157 = trunc i32 %unicast_vlan126_macaddr_msb_read"   --->   Operation 28 'trunc' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan126_macaddr_msb_c, i16 %empty_157"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan126_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%unicast_vlan126_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan126_macaddr_lsb"   --->   Operation 31 'read' 'unicast_vlan126_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan126_macaddr_lsb_c, i32 %unicast_vlan126_macaddr_lsb_read"   --->   Operation 32 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan125_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%unicast_vlan125_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan125_macaddr_msb"   --->   Operation 34 'read' 'unicast_vlan125_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_158 = trunc i32 %unicast_vlan125_macaddr_msb_read"   --->   Operation 35 'trunc' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan125_macaddr_msb_c, i16 %empty_158"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan125_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%unicast_vlan125_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan125_macaddr_lsb"   --->   Operation 38 'read' 'unicast_vlan125_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan125_macaddr_lsb_c, i32 %unicast_vlan125_macaddr_lsb_read"   --->   Operation 39 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan124_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%unicast_vlan124_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan124_macaddr_msb"   --->   Operation 41 'read' 'unicast_vlan124_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_159 = trunc i32 %unicast_vlan124_macaddr_msb_read"   --->   Operation 42 'trunc' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan124_macaddr_msb_c, i16 %empty_159"   --->   Operation 43 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan124_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%unicast_vlan124_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan124_macaddr_lsb"   --->   Operation 45 'read' 'unicast_vlan124_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan124_macaddr_lsb_c, i32 %unicast_vlan124_macaddr_lsb_read"   --->   Operation 46 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan123_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%unicast_vlan123_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan123_macaddr_msb"   --->   Operation 48 'read' 'unicast_vlan123_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_160 = trunc i32 %unicast_vlan123_macaddr_msb_read"   --->   Operation 49 'trunc' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan123_macaddr_msb_c, i16 %empty_160"   --->   Operation 50 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan123_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%unicast_vlan123_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan123_macaddr_lsb"   --->   Operation 52 'read' 'unicast_vlan123_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan123_macaddr_lsb_c, i32 %unicast_vlan123_macaddr_lsb_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan122_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%unicast_vlan122_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan122_macaddr_msb"   --->   Operation 55 'read' 'unicast_vlan122_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_161 = trunc i32 %unicast_vlan122_macaddr_msb_read"   --->   Operation 56 'trunc' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan122_macaddr_msb_c, i16 %empty_161"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan122_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%unicast_vlan122_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan122_macaddr_lsb"   --->   Operation 59 'read' 'unicast_vlan122_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan122_macaddr_lsb_c, i32 %unicast_vlan122_macaddr_lsb_read"   --->   Operation 60 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan121_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%unicast_vlan121_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan121_macaddr_msb"   --->   Operation 62 'read' 'unicast_vlan121_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_162 = trunc i32 %unicast_vlan121_macaddr_msb_read"   --->   Operation 63 'trunc' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan121_macaddr_msb_c, i16 %empty_162"   --->   Operation 64 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan121_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%unicast_vlan121_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan121_macaddr_lsb"   --->   Operation 66 'read' 'unicast_vlan121_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan121_macaddr_lsb_c, i32 %unicast_vlan121_macaddr_lsb_read"   --->   Operation 67 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan120_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%unicast_vlan120_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan120_macaddr_msb"   --->   Operation 69 'read' 'unicast_vlan120_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_163 = trunc i32 %unicast_vlan120_macaddr_msb_read"   --->   Operation 70 'trunc' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan120_macaddr_msb_c, i16 %empty_163"   --->   Operation 71 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan120_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%unicast_vlan120_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan120_macaddr_lsb"   --->   Operation 73 'read' 'unicast_vlan120_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan120_macaddr_lsb_c, i32 %unicast_vlan120_macaddr_lsb_read"   --->   Operation 74 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan119_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%unicast_vlan119_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan119_macaddr_msb"   --->   Operation 76 'read' 'unicast_vlan119_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty_164 = trunc i32 %unicast_vlan119_macaddr_msb_read"   --->   Operation 77 'trunc' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan119_macaddr_msb_c, i16 %empty_164"   --->   Operation 78 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan119_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%unicast_vlan119_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan119_macaddr_lsb"   --->   Operation 80 'read' 'unicast_vlan119_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan119_macaddr_lsb_c, i32 %unicast_vlan119_macaddr_lsb_read"   --->   Operation 81 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan118_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%unicast_vlan118_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan118_macaddr_msb"   --->   Operation 83 'read' 'unicast_vlan118_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_165 = trunc i32 %unicast_vlan118_macaddr_msb_read"   --->   Operation 84 'trunc' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan118_macaddr_msb_c, i16 %empty_165"   --->   Operation 85 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan118_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%unicast_vlan118_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan118_macaddr_lsb"   --->   Operation 87 'read' 'unicast_vlan118_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan118_macaddr_lsb_c, i32 %unicast_vlan118_macaddr_lsb_read"   --->   Operation 88 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan117_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%unicast_vlan117_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan117_macaddr_msb"   --->   Operation 90 'read' 'unicast_vlan117_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_166 = trunc i32 %unicast_vlan117_macaddr_msb_read"   --->   Operation 91 'trunc' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan117_macaddr_msb_c, i16 %empty_166"   --->   Operation 92 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan117_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%unicast_vlan117_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan117_macaddr_lsb"   --->   Operation 94 'read' 'unicast_vlan117_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan117_macaddr_lsb_c, i32 %unicast_vlan117_macaddr_lsb_read"   --->   Operation 95 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan116_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%unicast_vlan116_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan116_macaddr_msb"   --->   Operation 97 'read' 'unicast_vlan116_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_167 = trunc i32 %unicast_vlan116_macaddr_msb_read"   --->   Operation 98 'trunc' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan116_macaddr_msb_c, i16 %empty_167"   --->   Operation 99 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan116_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%unicast_vlan116_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan116_macaddr_lsb"   --->   Operation 101 'read' 'unicast_vlan116_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan116_macaddr_lsb_c, i32 %unicast_vlan116_macaddr_lsb_read"   --->   Operation 102 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan115_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%unicast_vlan115_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan115_macaddr_msb"   --->   Operation 104 'read' 'unicast_vlan115_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%empty_168 = trunc i32 %unicast_vlan115_macaddr_msb_read"   --->   Operation 105 'trunc' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan115_macaddr_msb_c, i16 %empty_168"   --->   Operation 106 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan115_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%unicast_vlan115_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan115_macaddr_lsb"   --->   Operation 108 'read' 'unicast_vlan115_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan115_macaddr_lsb_c, i32 %unicast_vlan115_macaddr_lsb_read"   --->   Operation 109 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan114_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%unicast_vlan114_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan114_macaddr_msb"   --->   Operation 111 'read' 'unicast_vlan114_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty_169 = trunc i32 %unicast_vlan114_macaddr_msb_read"   --->   Operation 112 'trunc' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan114_macaddr_msb_c, i16 %empty_169"   --->   Operation 113 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan114_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%unicast_vlan114_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan114_macaddr_lsb"   --->   Operation 115 'read' 'unicast_vlan114_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan114_macaddr_lsb_c, i32 %unicast_vlan114_macaddr_lsb_read"   --->   Operation 116 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan113_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%unicast_vlan113_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan113_macaddr_msb"   --->   Operation 118 'read' 'unicast_vlan113_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%empty_170 = trunc i32 %unicast_vlan113_macaddr_msb_read"   --->   Operation 119 'trunc' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan113_macaddr_msb_c, i16 %empty_170"   --->   Operation 120 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan113_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%unicast_vlan113_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan113_macaddr_lsb"   --->   Operation 122 'read' 'unicast_vlan113_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan113_macaddr_lsb_c, i32 %unicast_vlan113_macaddr_lsb_read"   --->   Operation 123 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan112_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%unicast_vlan112_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan112_macaddr_msb"   --->   Operation 125 'read' 'unicast_vlan112_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_171 = trunc i32 %unicast_vlan112_macaddr_msb_read"   --->   Operation 126 'trunc' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan112_macaddr_msb_c, i16 %empty_171"   --->   Operation 127 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan112_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%unicast_vlan112_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan112_macaddr_lsb"   --->   Operation 129 'read' 'unicast_vlan112_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan112_macaddr_lsb_c, i32 %unicast_vlan112_macaddr_lsb_read"   --->   Operation 130 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan111_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%unicast_vlan111_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan111_macaddr_msb"   --->   Operation 132 'read' 'unicast_vlan111_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%empty_172 = trunc i32 %unicast_vlan111_macaddr_msb_read"   --->   Operation 133 'trunc' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan111_macaddr_msb_c, i16 %empty_172"   --->   Operation 134 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan111_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%unicast_vlan111_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan111_macaddr_lsb"   --->   Operation 136 'read' 'unicast_vlan111_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan111_macaddr_lsb_c, i32 %unicast_vlan111_macaddr_lsb_read"   --->   Operation 137 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan110_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%unicast_vlan110_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan110_macaddr_msb"   --->   Operation 139 'read' 'unicast_vlan110_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%empty_173 = trunc i32 %unicast_vlan110_macaddr_msb_read"   --->   Operation 140 'trunc' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan110_macaddr_msb_c, i16 %empty_173"   --->   Operation 141 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan110_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%unicast_vlan110_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan110_macaddr_lsb"   --->   Operation 143 'read' 'unicast_vlan110_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan110_macaddr_lsb_c, i32 %unicast_vlan110_macaddr_lsb_read"   --->   Operation 144 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan109_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan109_macaddr_msb"   --->   Operation 146 'read' 'unicast_vlan109_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%empty_174 = trunc i32 %unicast_vlan109_macaddr_msb_read"   --->   Operation 147 'trunc' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan109_macaddr_msb_c, i16 %empty_174"   --->   Operation 148 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan109_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%unicast_vlan109_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan109_macaddr_lsb"   --->   Operation 150 'read' 'unicast_vlan109_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan109_macaddr_lsb_c, i32 %unicast_vlan109_macaddr_lsb_read"   --->   Operation 151 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan108_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan108_macaddr_msb"   --->   Operation 153 'read' 'unicast_vlan108_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%empty_175 = trunc i32 %unicast_vlan108_macaddr_msb_read"   --->   Operation 154 'trunc' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan108_macaddr_msb_c, i16 %empty_175"   --->   Operation 155 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan108_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%unicast_vlan108_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan108_macaddr_lsb"   --->   Operation 157 'read' 'unicast_vlan108_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan108_macaddr_lsb_c, i32 %unicast_vlan108_macaddr_lsb_read"   --->   Operation 158 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan107_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan107_macaddr_msb"   --->   Operation 160 'read' 'unicast_vlan107_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%empty_176 = trunc i32 %unicast_vlan107_macaddr_msb_read"   --->   Operation 161 'trunc' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan107_macaddr_msb_c, i16 %empty_176"   --->   Operation 162 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan107_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%unicast_vlan107_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan107_macaddr_lsb"   --->   Operation 164 'read' 'unicast_vlan107_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan107_macaddr_lsb_c, i32 %unicast_vlan107_macaddr_lsb_read"   --->   Operation 165 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan106_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan106_macaddr_msb"   --->   Operation 167 'read' 'unicast_vlan106_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%empty_177 = trunc i32 %unicast_vlan106_macaddr_msb_read"   --->   Operation 168 'trunc' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan106_macaddr_msb_c, i16 %empty_177"   --->   Operation 169 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan106_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%unicast_vlan106_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan106_macaddr_lsb"   --->   Operation 171 'read' 'unicast_vlan106_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan106_macaddr_lsb_c, i32 %unicast_vlan106_macaddr_lsb_read"   --->   Operation 172 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan105_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan105_macaddr_msb"   --->   Operation 174 'read' 'unicast_vlan105_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%empty_178 = trunc i32 %unicast_vlan105_macaddr_msb_read"   --->   Operation 175 'trunc' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan105_macaddr_msb_c, i16 %empty_178"   --->   Operation 176 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan105_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%unicast_vlan105_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan105_macaddr_lsb"   --->   Operation 178 'read' 'unicast_vlan105_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan105_macaddr_lsb_c, i32 %unicast_vlan105_macaddr_lsb_read"   --->   Operation 179 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan104_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan104_macaddr_msb"   --->   Operation 181 'read' 'unicast_vlan104_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%empty_179 = trunc i32 %unicast_vlan104_macaddr_msb_read"   --->   Operation 182 'trunc' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan104_macaddr_msb_c, i16 %empty_179"   --->   Operation 183 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan104_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%unicast_vlan104_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan104_macaddr_lsb"   --->   Operation 185 'read' 'unicast_vlan104_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan104_macaddr_lsb_c, i32 %unicast_vlan104_macaddr_lsb_read"   --->   Operation 186 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan103_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan103_macaddr_msb"   --->   Operation 188 'read' 'unicast_vlan103_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%empty_180 = trunc i32 %unicast_vlan103_macaddr_msb_read"   --->   Operation 189 'trunc' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan103_macaddr_msb_c, i16 %empty_180"   --->   Operation 190 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan103_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%unicast_vlan103_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan103_macaddr_lsb"   --->   Operation 192 'read' 'unicast_vlan103_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan103_macaddr_lsb_c, i32 %unicast_vlan103_macaddr_lsb_read"   --->   Operation 193 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan102_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan102_macaddr_msb"   --->   Operation 195 'read' 'unicast_vlan102_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%empty_181 = trunc i32 %unicast_vlan102_macaddr_msb_read"   --->   Operation 196 'trunc' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan102_macaddr_msb_c, i16 %empty_181"   --->   Operation 197 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan102_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%unicast_vlan102_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan102_macaddr_lsb"   --->   Operation 199 'read' 'unicast_vlan102_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan102_macaddr_lsb_c, i32 %unicast_vlan102_macaddr_lsb_read"   --->   Operation 200 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan101_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan101_macaddr_msb"   --->   Operation 202 'read' 'unicast_vlan101_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%empty_182 = trunc i32 %unicast_vlan101_macaddr_msb_read"   --->   Operation 203 'trunc' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan101_macaddr_msb_c, i16 %empty_182"   --->   Operation 204 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan101_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%unicast_vlan101_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan101_macaddr_lsb"   --->   Operation 206 'read' 'unicast_vlan101_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan101_macaddr_lsb_c, i32 %unicast_vlan101_macaddr_lsb_read"   --->   Operation 207 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %unicast_vlan100_macaddr_msb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_msb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan100_macaddr_msb"   --->   Operation 209 'read' 'unicast_vlan100_macaddr_msb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%empty_183 = trunc i32 %unicast_vlan100_macaddr_msb_read"   --->   Operation 210 'trunc' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %unicast_vlan100_macaddr_msb_c, i16 %empty_183"   --->   Operation 211 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_vlan100_macaddr_lsb_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%unicast_vlan100_macaddr_lsb_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_vlan100_macaddr_lsb"   --->   Operation 213 'read' 'unicast_vlan100_macaddr_lsb_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_vlan100_macaddr_lsb_c, i32 %unicast_vlan100_macaddr_lsb_read"   --->   Operation 214 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %unicast_filter_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%unicast_filter_enable_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %unicast_filter_enable"   --->   Operation 216 'read' 'unicast_filter_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %unicast_filter_enable_c, i32 %unicast_filter_enable_read"   --->   Operation 217 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicast_recv_enable_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%multicast_recv_enable_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %multicast_recv_enable"   --->   Operation 219 'read' 'multicast_recv_enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %multicast_recv_enable_c, i32 %multicast_recv_enable_read"   --->   Operation 220 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger_vlan_enable_mask_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%logger_vlan_enable_mask_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %logger_vlan_enable_mask"   --->   Operation 222 'read' 'logger_vlan_enable_mask_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %logger_vlan_enable_mask_c, i32 %logger_vlan_enable_mask_read"   --->   Operation 223 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 224 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read operation ('log_all_mask_read') on port 'log_all_mask' [130]  (0 ns)
	fifo write operation ('write_ln0') on port 'log_all_mask_c' [131]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
