
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 9 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 26 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23283499 heartbeat IPC: 0.625037 cumulative IPC: 0.352659 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 51637752 heartbeat IPC: 0.352681 cumulative IPC: 0.352673 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 79987486 heartbeat IPC: 0.352737 cumulative IPC: 0.352699 (Simulation time: 0 hr 5 min 54 sec) 
Finished CPU 0 instructions: 25000000 cycles: 70881998 cumulative IPC: 0.352699 (Simulation time: 0 hr 5 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.352699 instructions: 25000000 cycles: 70881998
cpu0_DTLB TOTAL     ACCESS:    7858505  HIT:    7829298  MISS:      29207
cpu0_DTLB LOAD      ACCESS:    7302979  HIT:    7278638  MISS:      24341
cpu0_DTLB RFO       ACCESS:     555526  HIT:     550660  MISS:       4866
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.6342 cycles
cpu0_ITLB TOTAL     ACCESS:    2203617  HIT:    2203617  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2203617  HIT:    2203617  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29207  HIT:      21783  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24341  HIT:      17107  MISS:       7234
cpu0_STLB RFO       ACCESS:       4866  HIT:       4676  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.491 cycles
cpu0_L1D TOTAL     ACCESS:    7902846  HIT:    7402594  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6506310  HIT:    6018683  MISS:     487627
cpu0_L1D RFO       ACCESS:    1389112  HIT:    1376931  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1152.55 cycles
cpu0_L2C TOTAL     ACCESS:     512638  HIT:      37365  MISS:     475273
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24570  MISS:     463057
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:         19  HIT:          3  MISS:         16
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        425  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:         19  ISSUED:         19  USEFUL:          3  USELESS:         13
cpu0_L2C AVERAGE MISS LATENCY: 1201.12 cycles
LLC TOTAL     ACCESS:     487426  HIT:      12318  MISS:     475108
LLC LOAD      ACCESS:     463057  HIT:        163  MISS:     462894
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:         16  HIT:          0  MISS:         16
LLC WRITEBACK ACCESS:      12153  HIT:      12151  MISS:          2
LLC TRANSLATION ACCESS:         19  HIT:          4  MISS:         15
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1180.53 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         31  ROW_BUFFER_MISS:     475075
 DBUS AVG_CONGESTED_CYCLE:    3.99991
 WQ ROW_BUFFER_HIT:       2922  ROW_BUFFER_MISS:       9434  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.135
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

