<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_sync_fifo_ll</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_sync_fifo_ll'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_sync_fifo_ll')">nds_sync_fifo_ll</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.08</td>
<td class="s10 cl rt"><a href="mod509.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod509.html#Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod509.html#Toggle" > 49.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29917"  onclick="showContent('inst_tag_29917')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></td>
<td class="s5 cl rt"> 52.95</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29917_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29917_Cond" > 31.25</a></td>
<td class="s1 cl rt"><a href="mod509.html#inst_tag_29917_Toggle" > 10.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29917_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29919"  onclick="showContent('inst_tag_29919')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></td>
<td class="s5 cl rt"> 55.52</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29919_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29919_Cond" > 31.25</a></td>
<td class="s2 cl rt"><a href="mod509.html#inst_tag_29919_Toggle" > 21.05</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29919_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29918"  onclick="showContent('inst_tag_29918')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></td>
<td class="s5 cl rt"> 58.26</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29918_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29918_Cond" > 31.25</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29918_Toggle" > 32.03</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29918_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29914"  onclick="showContent('inst_tag_29914')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></td>
<td class="s7 cl rt"> 77.89</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29914_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29914_Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29914_Toggle" > 36.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29916"  onclick="showContent('inst_tag_29916')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></td>
<td class="s7 cl rt"> 79.03</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29916_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29916_Cond" > 68.75</a></td>
<td class="s4 cl rt"><a href="mod509.html#inst_tag_29916_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod509.html#inst_tag_29915"  onclick="showContent('inst_tag_29915')">gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></td>
<td class="s8 cl rt"> 83.20</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29915_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29915_Cond" > 68.75</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29915_Toggle" > 64.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_29917'>
<hr>
<a name="inst_tag_29917"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29917" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.95</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29917_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29917_Cond" > 31.25</a></td>
<td class="s1 cl rt"><a href="mod509.html#inst_tag_29917_Toggle" > 10.75</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29917_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.95</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s1 cl rt"> 10.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.33</td>
<td class="s7 cl rt"> 75.64</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.49</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12193" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29919'>
<hr>
<a name="inst_tag_29919"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29919" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.52</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29919_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29919_Cond" > 31.25</a></td>
<td class="s2 cl rt"><a href="mod509.html#inst_tag_29919_Toggle" > 21.05</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29919_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.52</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.33</td>
<td class="s7 cl rt"> 75.64</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.49</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12193" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29918'>
<hr>
<a name="inst_tag_29918"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29918" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.26</td>
<td class="s9 cl rt"><a href="mod509.html#inst_tag_29918_Line" > 92.86</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29918_Cond" > 31.25</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29918_Toggle" > 32.03</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29918_Branch" > 76.92</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.26</td>
<td class="s9 cl rt"> 92.86</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s3 cl rt"> 32.03</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.33</td>
<td class="s7 cl rt"> 75.64</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 11.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.49</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12193" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29914'>
<hr>
<a name="inst_tag_29914"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29914" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.89</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29914_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod509.html#inst_tag_29914_Cond" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod509.html#inst_tag_29914_Toggle" > 36.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29914_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s3 cl rt"> 36.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.24</td>
<td class="s3 cl rt"> 38.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.06</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12192" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29916'>
<hr>
<a name="inst_tag_29916"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29916" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.03</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29916_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29916_Cond" > 68.75</a></td>
<td class="s4 cl rt"><a href="mod509.html#inst_tag_29916_Toggle" > 47.37</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29916_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s4 cl rt"> 47.37</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.24</td>
<td class="s3 cl rt"> 38.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.06</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12192" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_29915'>
<hr>
<a name="inst_tag_29915"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_29915" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.20</td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29915_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29915_Cond" > 68.75</a></td>
<td class="s6 cl rt"><a href="mod509.html#inst_tag_29915_Toggle" > 64.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod509.html#inst_tag_29915_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.20</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s6 cl rt"> 64.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 80.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 88.24</td>
<td class="s3 cl rt"> 38.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.06</td>
<td class="wht cl rt"></td>
<td><a href="mod225.html#inst_tag_12192" >nceplic100_busif</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_sync_fifo_ll'>
<a name="Line"></a>
Line Coverage for Module : <a name="2022492177"></a>
<a href="mod509.html" >nds_sync_fifo_ll</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     1/1                  mem[index] &lt;= wr_data;
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="2022492177"></a>
<a href="mod509.html" >nds_sync_fifo_ll</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="902950450"></a>
<a href="mod509.html" >nds_sync_fifo_ll ( parameter DATA_WIDTH=42,FIFO_DEPTH=2,POINTER_INDEX_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.89</td>
<td class="s3 cl rt"> 36.56</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29913_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.95</td>
<td class="s1 cl rt"> 10.75</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29916_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">68</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">186</td>
<td class="rt">68</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1880003281"></a>
<a href="mod509.html" >nds_sync_fifo_ll ( parameter DATA_WIDTH=72,FIFO_DEPTH=2,POINTER_INDEX_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.20</td>
<td class="s6 cl rt"> 64.05</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29914_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 58.26</td>
<td class="s3 cl rt"> 32.03</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29917_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">196</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">306</td>
<td class="rt">196</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[71:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[71:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="960039795"></a>
<a href="mod509.html" >nds_sync_fifo_ll ( parameter DATA_WIDTH=5,FIFO_DEPTH=2,POINTER_INDEX_WIDTH=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.03</td>
<td class="s4 cl rt"> 47.37</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29915_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 55.52</td>
<td class="s2 cl rt"> 21.05</td>
</tr></table>
<span class=inst><a href="mod509.html#inst_tag_29918_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">18</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">18</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="2022492177"></a>
<a href="mod509.html" >nds_sync_fifo_ll</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "green">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "green">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29917'>
<a name="inst_tag_29917_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29917" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>14</td><td>13</td><td>92.86</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     <font color = "red">0/1     ==>          mem[index] &lt;= wr_data;</font>
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29917_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29917" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29917_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29917" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">20</td>
<td class="rt">10.75 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">10</td>
<td class="rt">10.75 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">10</td>
<td class="rt">10.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">186</td>
<td class="rt">20</td>
<td class="rt">10.75 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">10</td>
<td class="rt">10.75 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">10</td>
<td class="rt">10.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[26:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[41:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29917_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29917" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "red">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "red">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29919'>
<a name="inst_tag_29919_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29919" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>14</td><td>13</td><td>92.86</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     <font color = "red">0/1     ==>          mem[index] &lt;= wr_data;</font>
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29919_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29919" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29919_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29919" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">8</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29919_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29919" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "red">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "red">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29918'>
<a name="inst_tag_29918_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29918" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>14</td><td>13</td><td>92.86</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     <font color = "red">0/1     ==>          mem[index] &lt;= wr_data;</font>
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29918_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29918" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29918_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29918" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">98</td>
<td class="rt">32.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">49</td>
<td class="rt">32.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">49</td>
<td class="rt">32.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">306</td>
<td class="rt">98</td>
<td class="rt">32.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">49</td>
<td class="rt">32.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">49</td>
<td class="rt">32.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[71:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[71:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29918_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29918" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic_sw.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">10</td>
<td class="rt">76.92 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "red">-1-</font>  
                                                <font color = "red">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "red">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "red">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29914'>
<a name="inst_tag_29914_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29914" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     1/1                  mem[index] &lt;= wr_data;
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29914_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29914" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29914_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29914" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">186</td>
<td class="rt">68</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">186</td>
<td class="rt">68</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">93</td>
<td class="rt">34</td>
<td class="rt">36.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29914_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29914" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.req_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "green">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "green">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29916'>
<a name="inst_tag_29916_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29916" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     1/1                  mem[index] &lt;= wr_data;
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29916_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29916" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>16</td><td>11</td><td>68.75</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>16</td><td>11</td><td>68.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29916_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29916" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">18</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">18</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">9</td>
<td class="rt">47.37 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29916_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29916" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.b_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "green">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "green">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_29915'>
<a name="inst_tag_29915_Line"></a>
<b>Line Coverage for Instance : <a href="mod509.html#inst_tag_29915" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119484</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119495</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119505</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119515</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
119483                  always @(negedge w_reset_n or posedge w_clk) begin
119484     1/1              if (!w_reset_n) begin
119485     1/1                  for (i = 0; i &lt; FIFO_DEPTH; i = i + 1)
119486     1/1                  mem[i] &lt;= {DATA_WIDTH{1'b0}};
119487                      end
119488     1/1              else if (wr &amp;&amp; !full) begin
119489     1/1                  mem[index] &lt;= wr_data;
119490                      end
                        MISSING_ELSE
119491                  end
119492                  
119493                  assign next_wr_ptr = ((wr &amp;&amp; !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
119494                  always @(negedge w_reset_n or posedge w_clk) begin
119495     1/1              if (!w_reset_n) begin
119496     1/1                  wr_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119497                      end
119498                      else begin
119499     1/1                  wr_ptr &lt;= next_wr_ptr;
119500                      end
119501                  end
119502                  
119503                  assign full = (wr_ptr[POINTER_INDEX_WIDTH - 2:0] == rd_ptr[POINTER_INDEX_WIDTH - 2:0]) &amp;&amp; (wr_ptr[POINTER_INDEX_WIDTH - 1] != rd_ptr[POINTER_INDEX_WIDTH - 1]);
119504                  always @(negedge w_reset_n or posedge w_clk) begin
119505     1/1              if (!w_reset_n) begin
119506     1/1                  w_clk_empty &lt;= 1'b1;
119507                      end
119508                      else begin
119509     1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
119510                      end
119511                  end
119512                  
119513                  assign next_rd_ptr = ((rd &amp;&amp; !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
119514                  always @(negedge r_reset_n or posedge r_clk) begin
119515     1/1              if (!r_reset_n) begin
119516     1/1                  rd_ptr &lt;= {POINTER_INDEX_WIDTH{1'b0}};
119517                      end
119518                      else begin
119519     1/1                  rd_ptr &lt;= next_rd_ptr;
</pre>
<hr>
<a name="inst_tag_29915_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod509.html#inst_tag_29915" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>16</td><td>11</td><td>68.75</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>16</td><td>11</td><td>68.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119488
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119493
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119503
 EXPRESSION ((wr_ptr[0] == rd_ptr[0]) &amp;&amp; (wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
             ------------1-----------    ------------------------------------2-----------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       119513
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_29915_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod509.html#inst_tag_29915" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">306</td>
<td class="rt">196</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">306</td>
<td class="rt">196</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">153</td>
<td class="rt">98</td>
<td class="rt">64.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[71:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[71:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_29915_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod509.html#inst_tag_29915" >gemini_tb.DUT.soc_ss_inst.acpu.u_plic.nceplic100_busif.gen_axi_plic.w_ch_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119493</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">119513</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119484</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119505</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119515</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119493     assign next_wr_ptr = ((wr && !full) ? wr_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : wr_ptr);
                                               <font color = "green">-1-</font>  
                                               <font color = "green">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119513     assign next_rd_ptr = ((rd && !empty) ? rd_ptr + {{(POINTER_INDEX_WIDTH - 1){1'b0}},1'b1} : rd_ptr);
                                                <font color = "green">-1-</font>  
                                                <font color = "green">==></font>  
                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119484         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119485             for (i = 0; i < FIFO_DEPTH; i = i + 1)
           <font color = "green">        ==></font>
119486             mem[i] <= {DATA_WIDTH{1'b0}};
119487         end
119488         else if (wr && !full) begin
                    <font color = "green">-2-</font>  
119489             mem[index] <= wr_data;
           <font color = "green">        ==></font>
119490         end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119495         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119496             wr_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119497         end
119498         else begin
119499             wr_ptr <= next_wr_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119505         if (!w_reset_n) begin
               <font color = "green">-1-</font>  
119506             w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
119507         end
119508         else begin
119509             w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH - 1:0] == rd_ptr[POINTER_INDEX_WIDTH - 1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119515         if (!r_reset_n) begin
               <font color = "green">-1-</font>  
119516             rd_ptr <= {POINTER_INDEX_WIDTH{1'b0}};
           <font color = "green">        ==></font>
119517         end
119518         else begin
119519             rd_ptr <= next_rd_ptr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_29914">
    <li>
      <a href="#inst_tag_29914_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29914_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29914_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29914_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29915">
    <li>
      <a href="#inst_tag_29915_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29915_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29915_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29915_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29916">
    <li>
      <a href="#inst_tag_29916_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29916_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29916_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29916_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29917">
    <li>
      <a href="#inst_tag_29917_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29917_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29917_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29917_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29918">
    <li>
      <a href="#inst_tag_29918_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29918_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29918_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29918_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_29919">
    <li>
      <a href="#inst_tag_29919_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_29919_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_29919_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_29919_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_nds_sync_fifo_ll">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
