|DE10_LITE_Golden_Top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => ~NO_FANOUT~
MAX10_CLK2_50 => MAX10_CLK2_50.IN2
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX0[7] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX1[7] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX2[7] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX3[7] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX4[7] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX5[7] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_VS <= <GND>
GSENSOR_CS_N <= <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> GPIO[0]
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_LITE_Golden_Top|UI:h0
Clk => oAngle[0]~reg0.CLK
Clk => oAngle[1]~reg0.CLK
Clk => oAngle[2]~reg0.CLK
Clk => oAngle[3]~reg0.CLK
Clk => oAngle[4]~reg0.CLK
Clk => oAngle[5]~reg0.CLK
Clk => oAngle[6]~reg0.CLK
Clk => oAngle[7]~reg0.CLK
Clk => count[0].CLK
Clk => count[1].CLK
Clk => count[2].CLK
Clk => count[3].CLK
Clk => count[4].CLK
Clk => count[5].CLK
Clk => count[6].CLK
Clk => count[7].CLK
Clk => count[8].CLK
Clk => count[9].CLK
Clk => count[10].CLK
Clk => count[11].CLK
Clk => count[12].CLK
Clk => count[13].CLK
Clk => count[14].CLK
Clk => count[15].CLK
Clk => count[16].CLK
Clk => count[17].CLK
Clk => count[18].CLK
Clk => count[19].CLK
Clk => count[20].CLK
Clk => count[21].CLK
iKey => click1.CLK
iSW[0] => Add2.IN22
iSW[1] => Add2.IN21
iSW[2] => Add2.IN20
iSW[3] => Add2.IN19
oAngle[0] <= oAngle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[1] <= oAngle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[2] <= oAngle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[3] <= oAngle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[4] <= oAngle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[5] <= oAngle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[6] <= oAngle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAngle[7] <= oAngle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|PWM_Geneator:p0
Clk => tick[0].CLK
Clk => tick[1].CLK
Clk => tick[2].CLK
Clk => tick[3].CLK
Clk => tick[4].CLK
Clk => tick[5].CLK
Clk => tick[6].CLK
Clk => tick[7].CLK
Clk => tick[8].CLK
Clk => tick[9].CLK
Clk => tick[10].CLK
Clk => tick[11].CLK
Clk => tick[12].CLK
Clk => tick[13].CLK
Clk => tick[14].CLK
Clk => tick[15].CLK
Clk => tick[16].CLK
Clk => tick[17].CLK
Clk => tick[18].CLK
Clk => tick[19].CLK
Clk => tick[20].CLK
Clk => tick[21].CLK
Clk => tick[22].CLK
Clk => tick[23].CLK
Clk => tick[24].CLK
Clk => tick[25].CLK
Clk => tick[26].CLK
Clk => tick[27].CLK
Clk => tick[28].CLK
Clk => tick[29].CLK
Clk => tick[30].CLK
Clk => tick[31].CLK
Clk => PWM~reg0.CLK
total_dur[0] => LessThan0.IN32
total_dur[1] => LessThan0.IN31
total_dur[2] => LessThan0.IN30
total_dur[3] => LessThan0.IN29
total_dur[4] => LessThan0.IN28
total_dur[5] => LessThan0.IN27
total_dur[6] => LessThan0.IN26
total_dur[7] => LessThan0.IN25
total_dur[8] => LessThan0.IN24
total_dur[9] => LessThan0.IN23
total_dur[10] => LessThan0.IN22
total_dur[11] => LessThan0.IN21
total_dur[12] => LessThan0.IN20
total_dur[13] => LessThan0.IN19
total_dur[14] => LessThan0.IN18
total_dur[15] => LessThan0.IN17
total_dur[16] => LessThan0.IN16
total_dur[17] => LessThan0.IN15
total_dur[18] => LessThan0.IN14
total_dur[19] => LessThan0.IN13
total_dur[20] => LessThan0.IN12
total_dur[21] => LessThan0.IN11
total_dur[22] => LessThan0.IN10
total_dur[23] => LessThan0.IN9
total_dur[24] => LessThan0.IN8
total_dur[25] => LessThan0.IN7
total_dur[26] => LessThan0.IN6
total_dur[27] => LessThan0.IN5
total_dur[28] => LessThan0.IN4
total_dur[29] => LessThan0.IN3
total_dur[30] => LessThan0.IN2
total_dur[31] => LessThan0.IN1
high_dur[0] => LessThan1.IN32
high_dur[1] => LessThan1.IN31
high_dur[2] => LessThan1.IN30
high_dur[3] => LessThan1.IN29
high_dur[4] => LessThan1.IN28
high_dur[5] => LessThan1.IN27
high_dur[6] => LessThan1.IN26
high_dur[7] => LessThan1.IN25
high_dur[8] => LessThan1.IN24
high_dur[9] => LessThan1.IN23
high_dur[10] => LessThan1.IN22
high_dur[11] => LessThan1.IN21
high_dur[12] => LessThan1.IN20
high_dur[13] => LessThan1.IN19
high_dur[14] => LessThan1.IN18
high_dur[15] => LessThan1.IN17
high_dur[16] => LessThan1.IN16
high_dur[17] => LessThan1.IN15
high_dur[18] => LessThan1.IN14
high_dur[19] => LessThan1.IN13
high_dur[20] => LessThan1.IN12
high_dur[21] => LessThan1.IN11
high_dur[22] => LessThan1.IN10
high_dur[23] => LessThan1.IN9
high_dur[24] => LessThan1.IN8
high_dur[25] => LessThan1.IN7
high_dur[26] => LessThan1.IN6
high_dur[27] => LessThan1.IN5
high_dur[28] => LessThan1.IN4
high_dur[29] => LessThan1.IN3
high_dur[30] => LessThan1.IN2
high_dur[31] => LessThan1.IN1
PWM <= PWM~reg0.DB_MAX_OUTPUT_PORT_TYPE


