\hypertarget{classadder}{}\doxysection{adder Entity Reference}
\label{classadder}\index{adder@{adder}}


Modul adder består af en process der syntesiterer en clock aktiveret 8bit adder.  




Inheritance diagram for adder\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{classadder__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadder_1_1arch}{arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadder_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadder_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classadder_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classadder_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadder_a27b980144acddf87256ccf93d8a6623c}{add\+\_\+sub}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadder_a11d3bc9da7c99b0d59826a59c975deb8}{dataa}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadder_ae10a39cff515ddac7e17521ecdcafd6c}{datab}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classadder_ad7d6824404923df22d880f3329b20f7c}{result}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Modul adder består af en process der syntesiterer en clock aktiveret 8bit adder. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classadder_a27b980144acddf87256ccf93d8a6623c}\label{classadder_a27b980144acddf87256ccf93d8a6623c}} 
\index{adder@{adder}!add\_sub@{add\_sub}}
\index{add\_sub@{add\_sub}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{add\_sub}{add\_sub}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_a27b980144acddf87256ccf93d8a6623c}{add\+\_\+sub}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classadder_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classadder_ac7d2714e799fc3b1af36d5ebbc3c3564}} 
\index{adder@{adder}!clock@{clock}}
\index{clock@{clock}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classadder_a11d3bc9da7c99b0d59826a59c975deb8}\label{classadder_a11d3bc9da7c99b0d59826a59c975deb8}} 
\index{adder@{adder}!dataa@{dataa}}
\index{dataa@{dataa}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{dataa}{dataa}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_a11d3bc9da7c99b0d59826a59c975deb8}{dataa}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classadder_ae10a39cff515ddac7e17521ecdcafd6c}\label{classadder_ae10a39cff515ddac7e17521ecdcafd6c}} 
\index{adder@{adder}!datab@{datab}}
\index{datab@{datab}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{datab}{datab}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_ae10a39cff515ddac7e17521ecdcafd6c}{datab}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classadder_a0a6af6eef40212dbaf130d57ce711256}\label{classadder_a0a6af6eef40212dbaf130d57ce711256}} 
\index{adder@{adder}!ieee@{ieee}}
\index{ieee@{ieee}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classadder_a2edc34402b573437d5f25fa90ba4013e}\label{classadder_a2edc34402b573437d5f25fa90ba4013e}} 
\index{adder@{adder}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{classadder_ad7d6824404923df22d880f3329b20f7c}\label{classadder_ad7d6824404923df22d880f3329b20f7c}} 
\index{adder@{adder}!result@{result}}
\index{result@{result}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{result}{result}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_ad7d6824404923df22d880f3329b20f7c}{result}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classadder_acd03516902501cd1c7296a98e22c6fcb}\label{classadder_acd03516902501cd1c7296a98e22c6fcb}} 
\index{adder@{adder}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!adder@{adder}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classadder_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{adder_8vhd}{adder.\+vhd}}\end{DoxyCompactItemize}
