<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ECE281_CPX2_Celiano.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ECE281_CPX2_Celiano_HA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_CPX2_Celiano_HA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ECE281_CPX2_Celiano_Top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ECE281_CPX2_Celiano_Top.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ECE281_CPX2_Celiano_Top.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ECE281_CPX2_Celiano_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ECE281_CPX2_Celiano_Top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ECE281_CPX2_Celiano_Top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ECE281_CPX2_Celiano_Top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ECE281_CPX2_Celiano_Top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ECE281_CPX2_Celiano_Top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ECE281_CPX2_Celiano_Top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_CPX2_Celiano_Top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ECE281_CPX2_Celiano_Top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ECE281_CPX2_Celiano_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ECE281_CPX2_Celiano_Top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ECE281_CPX2_Celiano_Top.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ECE281_CPX2_Celiano_Top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ECE281_CPX2_Celiano_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ECE281_CPX2_Celiano_Top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ECE281_CPX2_Celiano_Top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ECE281_CPX2_Celiano_Top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ECE281_CPX2_Celiano_Top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ECE281_CPX2_Celiano_Top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ECE281_CPX2_Celiano_Top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ECE281_CPX2_Celiano_Top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ECE281_CPX2_Celiano_Top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ECE281_CPX2_Celiano_Top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ECE281_CPX2_Celiano_Top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ECE281_CPX2_Celiano_Top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ECE281_CPX2_Celiano_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ece281_cpx2_celiano_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ece281_cpx2_celiano_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ece281_cpx2_celiano_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1421982883" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1421982883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421982883" xil_pn:in_ck="-3283556318174984733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1421982883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421982883" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2746690135093008807" xil_pn:start_ts="1421982883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421982886" xil_pn:in_ck="-213125229043780530" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-61557632728881701" xil_pn:start_ts="1421982883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1421982886" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2563757375884491941" xil_pn:start_ts="1421982886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421982886" xil_pn:in_ck="2866841942919902587" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1421982886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA.vhf"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1421982901" xil_pn:in_ck="2866841942919902587" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1527084342824583794" xil_pn:start_ts="1421982886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_beh.prj"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1421983104" xil_pn:in_ck="3755822271076259628" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8326154950729329659" xil_pn:start_ts="1421983103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1421983745" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1421983745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421984572" xil_pn:in_ck="-213125229043780530" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5691873329446246584" xil_pn:start_ts="1421984568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_HA.vhf"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1421983749" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2563757375884491941" xil_pn:start_ts="1421983749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421983749" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1421983749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421983749" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6806902531736921334" xil_pn:start_ts="1421983749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421983749" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1421983749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421983749" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1318061849558513839" xil_pn:start_ts="1421983749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421984587" xil_pn:in_ck="2372063707066511194" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-9083174510620246885" xil_pn:start_ts="1421984572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.jhd"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.lso"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ngc"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ngr"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.prj"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.stx"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.syr"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.xst"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_vhdl.prj"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1421984420" xil_pn:in_ck="5080905690861043664" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3781819663373597906" xil_pn:start_ts="1421984420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1421984598" xil_pn:in_ck="5454667283740788838" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1483081740631591630" xil_pn:start_ts="1421984587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.bld"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ngd"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1421984615" xil_pn:in_ck="5454667283740788839" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1421984598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.pcf"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_map.map"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_map.mrp"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_map.ncd"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_map.ngm"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_map.xrpt"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_summary.xml"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1421984643" xil_pn:in_ck="-7498244850178772224" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1421984615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ncd"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.pad"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.par"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ptwx"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.unroutes"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.xpi"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_pad.csv"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_pad.txt"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1421984669" xil_pn:in_ck="2323105901740288531" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1421984648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ece281_cpx2_celiano_top.bgn"/>
      <outfile xil_pn:name="ece281_cpx2_celiano_top.bit"/>
      <outfile xil_pn:name="ece281_cpx2_celiano_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1421984643" xil_pn:in_ck="5454667283740788707" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1421984638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.twr"/>
      <outfile xil_pn:name="ECE281_CPX2_Celiano_Top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
