Cedell Alexander , William Keshlear , Furrokh Cooper , Faye Briggs, Cache memory performance in a unix enviroment, ACM SIGARCH Computer Architecture News, v.14 n.3, p.41-61, June 1 1986[doi>10.1145/381711.381717]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Yungang Bao , Mingyu Chen , Yuan Ruan , Li Liu , Jianping Fan , Qingbo Yuan , Bo Song , Jianwei Xu, HMTT: a platform independent full-system memory trace monitoring system, ACM SIGMETRICS Performance Evaluation Review, v.36 n.1, June 2008[doi>10.1145/1384529.1375484]
Luiz André Barroso. 1999. Design and Evaluation of Architectures for Commercial Applications. Technical Report. Western Research Laboratory.
Luiz André Barroso , Sasan Iman , Jaeheon Jeong , Koray Öner , Michel Dubois , Krishnan Ramamurthy, RPM: A Rapid Prototyping Engine for Multiprocessor Systems, Computer, v.28 n.2, p.26-34, February 1995[doi>10.1109/2.347997]
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Bryan Buck , Jeffrey K. Hollingsworth, An API for Runtime Code Patching, International Journal of High Performance Computing Applications, v.14 n.4, p.317-329, November  2000[doi>10.1177/109434200001400404]
Prashanth P. Bungale , Chi-Keung Luk, PinOS: a programmable framework for whole-system dynamic instrumentation, Proceedings of the 3rd international conference on Virtual execution environments, June 13-15, 2007, San Diego, California, USA[doi>10.1145/1254810.1254830]
Licheng Chen , Zehan Cui , Yungang Bao , Mingyu Chen , Yongbing Huang , Guangming Tan, A lightweight hybrid hardware/software approach for object-relative memory profiling, Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, p.46-57, April 01-03, 2012[doi>10.1109/ISPASS.2012.6189205]
John Demme , Simha Sethumadhavan, Rapid identification of architectural bottlenecks via precise event counting, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000107]
Mathieu Desnoyers and Michel R. Dagenais. 2006. The lttng tracer: A low impact performance and behavior monitor for GNU/Linux. In OLS (Ottawa Linux Symposium). Citeseer, 209--224.
C. Fuentes. 1993. Hardware Support for Operating Systems. Technical Report. University of Michigan.
FuturePlus. 2012. FuturePlus Systems. Retrieved from http://www.futureplus.com/.
Green Hills Software. 2013. SuperTrace Probe. Retrieved from http://www.ghs.com/products/supertraceprobe.html.
K. Grimsrud, J. Archibald, M. Ripley, K. Flanagan, and B. Nelson. 1993. BACH: A hardware monitor for tracing microprocessor-based sytems. Microprocessors and Microsystems 17, 6 (1993).
Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. Simpoint 3.0: Faster and more flexible program phase analysis. Journal of Instruction Level Parallelism 7, 4 (2005), 1--28.
Jumnit Hong , Eriko Nurvitadhi , Shih-Lien L. Lu, Design, implementation, and verification of active cache emulator (ACE), Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117211]
Yongbing Huang , Zehan Cui , Licheng Chen , Wenli Zhang , Yungang Bao , Mingyu Chen, HaLock: hardware-assisted lock contention detection in multithreaded applications, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370854]
Intel Corporation. 2004. Intel Itanium2 Processor Reference Manual. Intel Corporation.
Intel Corporation. 2012. Intel 64 and IA-32 Architectures Software Developer&smacr; Manual, vol. 3A & 3B.
JEDEC Solid State Technology Association. 2004. Double Data Rate (DDR) SDRAM Specification.
Kevin P. Lawton, Bochs: A Portable PC Emulator for Unix/X, Linux Journal, v.1996 n.29es, Sept. 1996
John Levon and Philippe Elie. 2004. Oprofile: A system profiler for Linux. Retrieved from http://oprofile.sourceforge.net/.
Qingda Lu , Jiang Lin , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , P. Sadayappan, Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.246-257, September 12-16, 2009[doi>10.1109/PACT.2009.35]
Shih-Lien L. Lu , Peter Yiannacouras , Rolf Kassa , Michael Konow , Taeweon Suh, An FPGA-based Pentium® in a complete desktop system, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216927]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, ACM SIGPLAN Notices, v.40 n.6, June 2005[doi>10.1145/1064978.1065034]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
D. Nagle, R. Uhlig, and T. Mudge. 1992. Monster: A Tool for Analyzing the Interaction between Operating Systems and Computer Architectures. Technical Report.
Ashwini Nanda , Kwok-Ken Mak , Krishnan Sugarvanam , Ramendra K. Sahoo , Vijayaraghavan Soundarararjan , T. Basil Smith, MemorIES3: a programmable, real-time hardware emulation tool for multiprocessor server design, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.37-48, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.378999]
Nicholas Nethercote , Julian Seward, Valgrind: a framework for heavyweight dynamic binary instrumentation, ACM SIGPLAN Notices, v.42 n.6, June 2007[doi>10.1145/1273442.1250746]
K. Rajamani. 2000. Memsim Users' Guide. Technical Report. IBM.
Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995[doi>10.1109/88.473612]
Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, USA[doi>10.1145/178243.178260]
Teledyne LeCroy. 2013. Protocol analyzers. Retrieved from http://teledynelecroy.com/protocolanalyzer/.
TopMC. 2011. TopMC: Performance Counter Monitor Tool. http://asg.ict.ac.cn/projects/topmc/. (2011).
Josep Torrellas , Anoop Gupta , John Hennessy, Characterizing the caching and synchronization performance of a multiprocessor operating system, ACM SIGPLAN Notices, v.27 n.9, p.162-174, Sept. 1992[doi>10.1145/143371.143506]
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997[doi>10.1145/254180.254184]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
John Wawrzynek , David Patterson , Mark Oskin , Shih-Lien Lu , Christoforos Kozyrakis , James C. Hoe , Derek Chiou , Krste Asanovic, RAMP: Research Accelerator for Multiple Processors, IEEE Micro, v.27 n.2, p.46-57, March 2007[doi>10.1109/MM.2007.39]
Wm. A. Wulf , Sally A. McKee, Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, v.23 n.1, p.20-24, March 1995[doi>10.1145/216585.216588]
Hyung-Min Yoon , Gi-Ho Park , Kil-Whan Lee , Tack-Don Han , Shin-Dug Kim , Sung-Bong Yang, Reconfigurable Address Collector and Flying Cache Simulator, Proceedings of the High-Performance Computing on the Information Superhighway, HPC-Asia '97, p.552, April 28-May 02, 1997
