#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdd3fe0 .scope module, "cpu" "cpu" 2 45;
 .timescale -9 -12;
L_0xe05450 .functor AND 1, v0xe00350_0, v0xdfc1a0_0, C4<1>, C4<1>;
v0xe00f00_0 .net "ALU_in", 31 0, L_0xe04a90; 1 drivers
v0xe00f80_0 .net "ALUcontrol", 2 0, v0xdfc350_0; 1 drivers
v0xe01050_0 .net "ALUop", 1 0, v0xe001f0_0; 1 drivers
v0xe01120_0 .net "ALUresult", 31 0, v0xdfbf00_0; 1 drivers
v0xe011a0_0 .net "ALUsrc", 0 0, v0xe002a0_0; 1 drivers
v0xe01270_0 .net "ALUzero", 0 0, v0xdfc1a0_0; 1 drivers
v0xe012f0_0 .net "Branch", 0 0, v0xe00350_0; 1 drivers
v0xe01370_0 .net "MemRead", 0 0, v0xe003d0_0; 1 drivers
v0xe01490_0 .net "MemWrite", 0 0, v0xe004b0_0; 1 drivers
v0xe01560_0 .net "MemtoReg", 0 0, v0xe00560_0; 1 drivers
v0xe01640_0 .net "RegDst", 0 0, v0xe00620_0; 1 drivers
v0xe01710_0 .net "RegWrite", 0 0, v0xe006d0_0; 1 drivers
RS_0x7fb4d0265168/0/0 .resolv tri, L_0xe02960, L_0xe02b30, L_0xe02cc0, L_0xe02e90;
RS_0x7fb4d0265168/0/4 .resolv tri, L_0xe03060, L_0xe032b0, L_0xe033f0, L_0xe03600;
RS_0x7fb4d0265168/0/8 .resolv tri, L_0xe038a0, L_0xe03ad0, L_0xe03a30, L_0xe03c10;
RS_0x7fb4d0265168/0/12 .resolv tri, L_0xe03db0, L_0xe03f60, L_0xe04240, L_0xe04410;
RS_0x7fb4d0265168/0/16 .resolv tri, L_0xe045f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fb4d0265168/1/0 .resolv tri, RS_0x7fb4d0265168/0/0, RS_0x7fb4d0265168/0/4, RS_0x7fb4d0265168/0/8, RS_0x7fb4d0265168/0/12;
RS_0x7fb4d0265168/1/4 .resolv tri, RS_0x7fb4d0265168/0/16, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7fb4d0265168 .resolv tri, RS_0x7fb4d0265168/1/0, RS_0x7fb4d0265168/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0xe01850_0 .net8 "SEinst", 31 0, RS_0x7fb4d0265168; 17 drivers
v0xe018d0_0 .net "addALUres", 31 0, L_0xe05230; 1 drivers
v0xe01a20_0 .net "clk", 0 0, C4<z>; 0 drivers
v0xe01aa0_0 .net "datamem_readData", 31 0, v0xdfbbc0_0; 1 drivers
v0xe01950_0 .net "insr", 0 0, C4<z>; 0 drivers
v0xe01c00_0 .net "inst", 31 0, v0xe00b30_0; 1 drivers
v0xe01b20_0 .net "instr", 0 0, C4<z>; 0 drivers
v0xe01d20_0 .net "pc4_out", 31 0, L_0xe04f20; 1 drivers
v0xe01c80_0 .net "pc_in", 31 0, L_0xe05320; 1 drivers
v0xe01ea0_0 .net "pc_out", 31 0, v0xe00e80_0; 1 drivers
v0xe01da0_0 .net "reg_readData1", 31 0, L_0xe015e0; 1 drivers
v0xe02030_0 .net "reg_readData2", 31 0, L_0xe02740; 1 drivers
v0xe01f20_0 .net "writeData", 31 0, L_0xe04bd0; 1 drivers
v0xe021d0_0 .net "writeRegister", 4 0, L_0xe023d0; 1 drivers
L_0xe02330 .part v0xe00b30_0, 26, 6;
L_0xe02470 .part v0xe00b30_0, 16, 5;
L_0xe02830 .part v0xe00b30_0, 21, 5;
L_0xe049f0 .part v0xe00b30_0, 0, 16;
L_0xe04b30 .part v0xe00b30_0, 0, 6;
S_0xe00c60 .scope module, "cpuPC" "pc" 2 80, 3 1, S_0xdd3fe0;
 .timescale 0 0;
v0xe00d50_0 .alias "clk", 0 0, v0xe01a20_0;
v0xe00dd0_0 .alias "pc_in", 31 0, v0xe01c80_0;
v0xe00e80_0 .var "pc_out", 31 0;
S_0xe00910 .scope module, "cpuIM" "instMem" 2 81, 4 1, S_0xdd3fe0;
 .timescale 0 0;
v0xe00a00_0 .alias "PC", 31 0, v0xe01ea0_0;
v0xe00ab0_0 .alias "clk", 0 0, v0xe01a20_0;
v0xe00b30_0 .var "instruction", 31 0;
v0xe00bb0 .array "instructionMem", 0 31, 31 0;
S_0xe00100 .scope module, "cpuControl" "control" 2 82, 5 1, S_0xdd3fe0;
 .timescale 0 0;
v0xe001f0_0 .var "ALUOp", 1 0;
v0xe002a0_0 .var "ALUSrc", 0 0;
v0xe00350_0 .var "Branch", 0 0;
v0xe003d0_0 .var "MemRead", 0 0;
v0xe004b0_0 .var "MemWrite", 0 0;
v0xe00560_0 .var "MemtoReg", 0 0;
v0xe00620_0 .var "RegDst", 0 0;
v0xe006d0_0 .var "RegWrite", 0 0;
v0xe00780_0 .alias "clk", 0 0, v0xe01a20_0;
v0xe00890_0 .net "instruction", 5 0, L_0xe02330; 1 drivers
S_0xdffd20 .scope module, "mux5_inst_reg" "mux" 2 84, 2 13, S_0xdd3fe0;
 .timescale -9 -12;
P_0xdff798 .param/l "W" 2 13, +C4<0101>;
v0xdffe90_0 .net "in0", 4 0, L_0xe02470; 1 drivers
v0xdfff30_0 .net "in1", 4 0, C4<xxxxx>; 1 drivers
v0xdfffd0_0 .alias "out", 4 0, v0xe021d0_0;
v0xe00050_0 .alias "sel", 0 0, v0xe01640_0;
L_0xe023d0 .functor MUXZ 5, L_0xe02470, C4<xxxxx>, v0xe00620_0, C4<>;
S_0xdff1f0 .scope module, "cpuRegister" "register" 2 85, 6 1, S_0xdd3fe0;
 .timescale 0 0;
P_0xdff2e8 .param/l "n" 6 3, +C4<0100000>;
P_0xdff310 .param/l "naddr" 6 3, +C4<0101>;
L_0xe015e0 .functor BUFZ 32, L_0xe025b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xe02740 .functor BUFZ 32, L_0xe026a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xdff420_0 .net *"_s0", 31 0, L_0xe025b0; 1 drivers
v0xdff4c0_0 .net *"_s4", 31 0, L_0xe026a0; 1 drivers
v0xdff560_0 .alias "clk", 0 0, v0xe01a20_0;
v0xdff5e0_0 .alias "ra", 31 0, v0xe01da0_0;
v0xdff690_0 .net "ra_addr", 4 0, L_0xe02830; 1 drivers
v0xdff710_0 .var "ra_reg", 4 0;
v0xdff7d0_0 .alias "rb", 31 0, v0xe02030_0;
v0xdff8a0_0 .net "rb_addr", 4 0, C4<xxxxx>; 1 drivers
v0xdff990_0 .var "rb_reg", 4 0;
v0xdffa30 .array "registers", 0 4, 31 0;
v0xdffb10_0 .alias "wd", 31 0, v0xe01f20_0;
v0xdffb90_0 .alias "wd_addr", 4 0, v0xe021d0_0;
v0xdffc80_0 .alias "wrEn", 0 0, v0xe01710_0;
L_0xe025b0 .array/port v0xdffa30, v0xdff710_0;
L_0xe026a0 .array/port v0xdffa30, v0xdff990_0;
S_0xdfca30 .scope module, "cpuSE" "signExtend" 2 86, 7 1, S_0xdd3fe0;
 .timescale 0 0;
L_0xe04690 .functor BUFZ 16, L_0xe049f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xdfefc0_0 .net *"_s51", 15 0, L_0xe04690; 1 drivers
v0xdff080_0 .net "seIn", 15 0, L_0xe049f0; 1 drivers
v0xdff120_0 .alias "seOut", 31 0, v0xe01850_0;
L_0xe02960 .part/pv L_0xe02a90, 16, 1, 32;
L_0xe02a90 .part L_0xe049f0, 15, 1;
L_0xe02b30 .part/pv L_0xe02bd0, 17, 1, 32;
L_0xe02bd0 .part L_0xe049f0, 15, 1;
L_0xe02cc0 .part/pv L_0xe02d60, 18, 1, 32;
L_0xe02d60 .part L_0xe049f0, 15, 1;
L_0xe02e90 .part/pv L_0xe02f30, 19, 1, 32;
L_0xe02f30 .part L_0xe049f0, 15, 1;
L_0xe03060 .part/pv L_0xe03210, 20, 1, 32;
L_0xe03210 .part L_0xe049f0, 15, 1;
L_0xe032b0 .part/pv L_0xe03350, 21, 1, 32;
L_0xe03350 .part L_0xe049f0, 15, 1;
L_0xe033f0 .part/pv L_0xe03490, 22, 1, 32;
L_0xe03490 .part L_0xe049f0, 15, 1;
L_0xe03600 .part/pv L_0xe036a0, 23, 1, 32;
L_0xe036a0 .part L_0xe049f0, 15, 1;
L_0xe038a0 .part/pv L_0xe03940, 24, 1, 32;
L_0xe03940 .part L_0xe049f0, 15, 1;
L_0xe03ad0 .part/pv L_0xe03b70, 25, 1, 32;
L_0xe03b70 .part L_0xe049f0, 15, 1;
L_0xe03a30 .part/pv L_0xe03cc0, 26, 1, 32;
L_0xe03cc0 .part L_0xe049f0, 15, 1;
L_0xe03c10 .part/pv L_0xe03e70, 27, 1, 32;
L_0xe03e70 .part L_0xe049f0, 15, 1;
L_0xe03db0 .part/pv L_0xe03100, 28, 1, 32;
L_0xe03100 .part L_0xe049f0, 15, 1;
L_0xe03f60 .part/pv L_0xe04320, 29, 1, 32;
L_0xe04320 .part L_0xe049f0, 15, 1;
L_0xe04240 .part/pv L_0xe04500, 30, 1, 32;
L_0xe04500 .part L_0xe049f0, 15, 1;
L_0xe04410 .part/pv L_0xe046f0, 31, 1, 32;
L_0xe046f0 .part L_0xe049f0, 15, 1;
L_0xe045f0 .part/pv L_0xe04690, 0, 16, 32;
S_0xdfed70 .scope generate, "gen1[16]" "gen1[16]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfee68 .param/l "i" 7 10, +C4<010000>;
v0xdfef20_0 .net *"_s0", 0 0, L_0xe02a90; 1 drivers
S_0xdfeb20 .scope generate, "gen1[17]" "gen1[17]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfec18 .param/l "i" 7 10, +C4<010001>;
v0xdfecd0_0 .net *"_s0", 0 0, L_0xe02bd0; 1 drivers
S_0xdfe8d0 .scope generate, "gen1[18]" "gen1[18]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfe9c8 .param/l "i" 7 10, +C4<010010>;
v0xdfea80_0 .net *"_s0", 0 0, L_0xe02d60; 1 drivers
S_0xdfe680 .scope generate, "gen1[19]" "gen1[19]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfe778 .param/l "i" 7 10, +C4<010011>;
v0xdfe830_0 .net *"_s0", 0 0, L_0xe02f30; 1 drivers
S_0xdfe430 .scope generate, "gen1[20]" "gen1[20]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfe528 .param/l "i" 7 10, +C4<010100>;
v0xdfe5e0_0 .net *"_s0", 0 0, L_0xe03210; 1 drivers
S_0xdfe1e0 .scope generate, "gen1[21]" "gen1[21]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfe2d8 .param/l "i" 7 10, +C4<010101>;
v0xdfe390_0 .net *"_s0", 0 0, L_0xe03350; 1 drivers
S_0xdfdf90 .scope generate, "gen1[22]" "gen1[22]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfe088 .param/l "i" 7 10, +C4<010110>;
v0xdfe140_0 .net *"_s0", 0 0, L_0xe03490; 1 drivers
S_0xdfdd40 .scope generate, "gen1[23]" "gen1[23]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfde38 .param/l "i" 7 10, +C4<010111>;
v0xdfdef0_0 .net *"_s0", 0 0, L_0xe036a0; 1 drivers
S_0xdfdaf0 .scope generate, "gen1[24]" "gen1[24]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfdbe8 .param/l "i" 7 10, +C4<011000>;
v0xdfdca0_0 .net *"_s0", 0 0, L_0xe03940; 1 drivers
S_0xdfd8a0 .scope generate, "gen1[25]" "gen1[25]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfd998 .param/l "i" 7 10, +C4<011001>;
v0xdfda50_0 .net *"_s0", 0 0, L_0xe03b70; 1 drivers
S_0xdfd650 .scope generate, "gen1[26]" "gen1[26]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfd748 .param/l "i" 7 10, +C4<011010>;
v0xdfd800_0 .net *"_s0", 0 0, L_0xe03cc0; 1 drivers
S_0xdfd400 .scope generate, "gen1[27]" "gen1[27]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfd4f8 .param/l "i" 7 10, +C4<011011>;
v0xdfd5b0_0 .net *"_s0", 0 0, L_0xe03e70; 1 drivers
S_0xdfd1b0 .scope generate, "gen1[28]" "gen1[28]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfd2a8 .param/l "i" 7 10, +C4<011100>;
v0xdfd360_0 .net *"_s0", 0 0, L_0xe03100; 1 drivers
S_0xdfcf60 .scope generate, "gen1[29]" "gen1[29]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfd058 .param/l "i" 7 10, +C4<011101>;
v0xdfd110_0 .net *"_s0", 0 0, L_0xe04320; 1 drivers
S_0xdfcd10 .scope generate, "gen1[30]" "gen1[30]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfce08 .param/l "i" 7 10, +C4<011110>;
v0xdfcec0_0 .net *"_s0", 0 0, L_0xe04500; 1 drivers
S_0xdfcb20 .scope generate, "gen1[31]" "gen1[31]" 7 10, 7 10, S_0xdfca30;
 .timescale 0 0;
P_0xdfcc18 .param/l "i" 7 10, +C4<011111>;
v0xdfcc90_0 .net *"_s0", 0 0, L_0xe046f0; 1 drivers
S_0xdfc5c0 .scope module, "mux_reg_alu" "mux" 2 87, 2 13, S_0xdd3fe0;
 .timescale -9 -12;
P_0xdfc6b8 .param/l "W" 2 13, +C4<0100000>;
v0xdfc780_0 .alias "in0", 31 0, v0xe02030_0;
v0xdfc820_0 .alias "in1", 31 0, v0xe01850_0;
v0xdfc8d0_0 .alias "out", 31 0, v0xe00f00_0;
v0xdfc980_0 .alias "sel", 0 0, v0xe011a0_0;
L_0xe04a90 .functor MUXZ 32, L_0xe02740, RS_0x7fb4d0265168, v0xe002a0_0, C4<>;
S_0xdfc260 .scope module, "cpualucontrol" "alucontrol" 2 88, 8 1, S_0xdd3fe0;
 .timescale 0 0;
v0xdfc350_0 .var "ALUcontrol", 2 0;
v0xdfc3f0_0 .alias "ALUop", 1 0, v0xe01050_0;
v0xdfc470_0 .alias "clk", 0 0, v0xe01a20_0;
v0xdfc540_0 .net "instruction", 5 0, L_0xe04b30; 1 drivers
S_0xdfbd00 .scope module, "cpuALU" "alu" 2 89, 9 1, S_0xdd3fe0;
 .timescale 0 0;
v0xdfbe40_0 .alias "a", 31 0, v0xe01da0_0;
v0xdfbf00_0 .var "aluRes", 31 0;
v0xdfbfd0_0 .alias "alucontrol", 2 0, v0xe00f80_0;
v0xdfc070_0 .alias "b", 31 0, v0xe00f00_0;
v0xdfc0f0_0 .alias "clk", 0 0, v0xe01a20_0;
v0xdfc1a0_0 .var "zero", 0 0;
E_0xdfbdf0 .event edge, v0xdfba90_0;
S_0xdfb5a0 .scope module, "cpu_dm" "datamemory" 2 90, 10 8, S_0xdd3fe0;
 .timescale 0 0;
P_0xdfb698 .param/l "addresswidth" 10 10, +C4<0100000>;
P_0xdfb6c0 .param/l "depth" 10 12, +C4<01010>;
P_0xdfb6e8 .param/l "width" 10 13, +C4<0100000>;
v0xdfb880_0 .alias "MemRead", 0 0, v0xe01370_0;
v0xdfb940_0 .alias "MemWrite", 0 0, v0xe01490_0;
v0xdfb9e0_0 .alias "address", 31 0, v0xe01120_0;
v0xdfba90_0 .alias "clk", 0 0, v0xe01a20_0;
v0xdfbb40 .array "memory", 0 9, 31 0;
v0xdfbbc0_0 .var "readData", 31 0;
v0xdfbc80_0 .alias "writeData", 31 0, v0xe02030_0;
E_0xdfafb0 .event posedge, v0xdfba90_0;
S_0xdfb190 .scope module, "mux_datamem" "mux" 2 91, 2 13, S_0xdd3fe0;
 .timescale -9 -12;
P_0xdfb288 .param/l "W" 2 13, +C4<0100000>;
v0xdfb320_0 .alias "in0", 31 0, v0xe01120_0;
v0xdfb3e0_0 .alias "in1", 31 0, v0xe01aa0_0;
v0xdfb480_0 .alias "out", 31 0, v0xe01f20_0;
v0xdfb520_0 .alias "sel", 0 0, v0xe01560_0;
L_0xe04bd0 .functor MUXZ 32, v0xdfbf00_0, v0xdfbbc0_0, v0xe00560_0, C4<>;
S_0xdfac80 .scope module, "cpu_add_pc" "add_pc" 2 92, 2 24, S_0xdd3fe0;
 .timescale -9 -12;
v0xdfad70_0 .net *"_s0", 32 0, L_0xe04d00; 1 drivers
v0xdfadf0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0xdfae90_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0xdfaf30_0 .net *"_s6", 32 0, L_0xe04e30; 1 drivers
v0xdfafe0_0 .alias "in", 31 0, v0xe01ea0_0;
v0xdfb080_0 .alias "out", 31 0, v0xe01d20_0;
L_0xe04d00 .concat [ 32 1 0 0], v0xe00e80_0, C4<0>;
L_0xe04e30 .arith/sum 33, L_0xe04d00, C4<000000000000000000000000000000100>;
L_0xe04f20 .part L_0xe04e30, 0, 32;
S_0xdfa770 .scope module, "cpu_add_alu" "add_alu" 2 93, 2 33, S_0xdd3fe0;
 .timescale -9 -12;
v0xdfa860_0 .net *"_s0", 31 0, L_0xe050f0; 1 drivers
v0xdfa920_0 .net *"_s2", 29 0, L_0xe05050; 1 drivers
v0xdfa9c0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0xdfaa60_0 .alias "in0", 31 0, v0xe01d20_0;
v0xdfab40_0 .alias "in1", 31 0, v0xe01850_0;
v0xdfabc0_0 .alias "out", 31 0, v0xe018d0_0;
L_0xe05050 .part RS_0x7fb4d0265168, 0, 30;
L_0xe050f0 .concat [ 2 30 0 0], C4<00>, L_0xe05050;
L_0xe05230 .arith/sum 32, L_0xe04f20, L_0xe050f0;
S_0xdd2ce0 .scope module, "mux_pc" "mux" 2 94, 2 13, S_0xdd3fe0;
 .timescale -9 -12;
P_0xdce838 .param/l "W" 2 13, +C4<0100000>;
v0xdc5930_0 .alias "in0", 31 0, v0xe01d20_0;
v0xdfa580_0 .alias "in1", 31 0, v0xe018d0_0;
v0xdfa620_0 .alias "out", 31 0, v0xe01c80_0;
v0xdfa6c0_0 .net "sel", 0 0, L_0xe05450; 1 drivers
L_0xe05320 .functor MUXZ 32, L_0xe04f20, L_0xe05230, L_0xe05450, C4<>;
    .scope S_0xe00c60;
T_0 ;
    %wait E_0xdfafb0;
    %load/v 8, v0xe00dd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe00e80_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe00910;
T_1 ;
    %movi 8, 537395210, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xe00bb0, 0, 8;
t_0 ;
    %end;
    .thread T_1;
    .scope S_0xe00910;
T_2 ;
    %wait E_0xdfafb0;
    %ix/getv 3, v0xe00a00_0;
    %load/av 8, v0xe00bb0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xe00b30_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0xe00100;
T_3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %end;
    .thread T_3;
    .scope S_0xe00100;
T_4 ;
    %wait E_0xdfafb0;
    %load/v 8, v0xe00890_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe006d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe002a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe004b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe003d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe00350_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0xe001f0_0, 0, 0;
    %jmp T_4.8;
T_4.8 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xdff1f0;
T_5 ;
    %wait E_0xdfafb0;
    %load/v 8, v0xdffc80_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0xdffb10_0, 32;
    %ix/getv 3, v0xdffb90_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xdffa30, 0, 8;
t_1 ;
T_5.0 ;
    %load/v 8, v0xdff690_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xdff710_0, 0, 8;
    %load/v 8, v0xdff8a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0xdff990_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0xdfc260;
T_6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0xdfc350_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0xdfc260;
T_7 ;
    %wait E_0xdfafb0;
    %load/v 8, v0xdfc3f0_0, 2;
    %cmpi/u 8, 2, 2;
    %mov 8, 4, 1;
    %load/v 9, v0xdfc540_0, 6;
    %cmpi/u 9, 14, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xdfc350_0, 0, 8;
T_7.0 ;
    %load/v 8, v0xdfc3f0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0xdfc540_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_7.4, 4;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xdfc350_0, 0, 8;
T_7.4 ;
    %load/v 8, v0xdfc540_0, 6;
    %cmpi/u 8, 34, 6;
    %jmp/0xz  T_7.6, 4;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xdfc350_0, 0, 8;
T_7.6 ;
    %load/v 8, v0xdfc540_0, 6;
    %cmpi/u 8, 42, 6;
    %jmp/0xz  T_7.8, 4;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xdfc350_0, 0, 8;
T_7.8 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xdfbd00;
T_8 ;
    %wait E_0xdfbdf0;
    %load/v 8, v0xdfbfd0_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0xdfbe40_0, 32;
    %load/v 40, v0xdfc070_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbf00_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xdfbfd0_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_8.2, 4;
    %load/v 8, v0xdfbe40_0, 32;
    %load/v 40, v0xdfc070_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbf00_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0xdfbfd0_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_8.4, 4;
    %load/v 8, v0xdfbe40_0, 32;
    %load/v 40, v0xdfc070_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.6, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.8, 8;
T_8.6 ; End of true expr.
    %jmp/0  T_8.7, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.8;
T_8.7 ;
    %mov 9, 0, 32; Return false value
T_8.8 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbf00_0, 0, 9;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0xdfbfd0_0, 3;
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_8.9, 4;
    %load/v 8, v0xdfbe40_0, 32;
    %load/v 40, v0xdfc070_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbf00_0, 0, 8;
    %jmp T_8.10;
T_8.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbf00_0, 0, 0;
T_8.10 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0xdfbf00_0, 32;
    %nor/r 8, 8, 32;
    %cassign/v v0xdfc1a0_0, 8, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xdfb5a0;
T_9 ;
    %wait E_0xdfafb0;
    %load/v 9, v0xdfb940_0, 1;
    %jmp/0xz  T_9.0, 9;
    %load/v 9, v0xdfbc80_0, 32;
    %ix/getv 3, v0xdfb9e0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xdfbb40, 0, 9;
t_2 ;
T_9.0 ;
    %load/v 9, v0xdfb880_0, 1;
    %jmp/0xz  T_9.2, 9;
    %ix/getv 3, v0xdfb9e0_0;
    %load/av 9, v0xdfbb40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0xdfbbc0_0, 0, 9;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./pc.v";
    "./instMem.v";
    "./control.v";
    "./register.v";
    "./signExtend.v";
    "./alucontrol.v";
    "./alu.v";
    "./datamemory.v";
