[INF:CM0023] Creating log file ../../../build/regression/YosysMarlann/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] marlann_compute.v:18:1: No timescale set for "marlann_compute".

[WRN:PA0205] marlann_compute.v:545:1: No timescale set for "marlann_compute_mul2".

[INF:CP0300] Compilation...

[INF:CP0303] marlann_compute.v:18:1: Compile module "work@marlann_compute".

[INF:CP0303] marlann_compute.v:545:1: Compile module "work@marlann_compute_mul2".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] marlann_compute.v:25:16: Implicit port type (wire) for "busy",
there are 7 more instances of this message.

[NTE:CP0309] marlann_compute.v:548:16: Implicit port type (wire) for "X".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] marlann_compute.v:18:1: Top level module "work@marlann_compute".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/regression/YosysMarlann/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysMarlann/marlann_compute.v | ${SURELOG_DIR}/build/regression/YosysMarlann/roundtrip/marlann_compute_000.v | 197 | 563 | 

