ISim log file
Running: /home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 80030945 ns : File "/home/brjathu/FPGA/Processor_FPGA/async.v" Line 156
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 14281415 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE.v" Line 96
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ERROR: In process async.vAlways_180_6 
 FATAL ERROR:ISim: This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To search for possible resolutions to this issue, refer to the Xilinx answer database by going to http://www.xilinx.com/support/answers/index.htm and search with keywords 'ISim' and 'FATAL ERROR'. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
INFO: Simulator is stopped.
ERROR: In process async.vAlways_180_6 
 FATAL ERROR:ISim: This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To search for possible resolutions to this issue, refer to the Xilinx answer database by going to http://www.xilinx.com/support/answers/index.htm and search with keywords 'ISim' and 'FATAL ERROR'. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 38807745 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST.v" Line 113
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 48010145 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE.v" Line 95
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 39853935 ns : File "/home/brjathu/FPGA/Processor_FPGA/clock_divider.v" Line 25
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 47749645 ns : File "/home/brjathu/FPGA/Processor_FPGA/async.v" Line 73
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 37985510 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE.v" Line 96
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 30903545 ns : File "/home/brjathu/FPGA/Processor_FPGA/u_processor.v" Line 178
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 42434895 ns : File "/home/brjathu/FPGA/Processor_FPGA/clock_divider.v" Line 29
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 43921545 ns : File "/home/brjathu/FPGA/Processor_FPGA/async.v" Line 181
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 46531440 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE.v" Line 96
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 37735880 ns : File "/home/brjathu/FPGA/Processor_FPGA/BRAM_TEST_with_CACHE.v" Line 96
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '1704@licserver.mrt.ac.lk' in /home/brjathu/.flexlmrc.
WARNING:Security:42 - Your license support version '2017.07' for ISIM expires in 11 days after which you will not qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
# run 100 ms
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module BRAM_TEST_with_CACHE.uut.bram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
