

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_2'
================================================================
* Date:           Wed Nov  1 16:45:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65027|    65027|  0.650 ms|  0.650 ms|  65027|  65027|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    65025|    65025|         2|          1|          1|  65025|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     95|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_60_fu_91_p2          |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond2_fu_85_p2         |      icmp|   0|  0|  23|          16|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   16|         32|
    |empty_fu_48              |   9|          2|   16|         32|
    |o_blk_n_W                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |empty_fu_48              |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_2|  return value|
|m_axi_o_AWVALID   |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWREADY   |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWADDR    |  out|   64|       m_axi|                 o|       pointer|
|m_axi_o_AWID      |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_AWLEN     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_AWSIZE    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_AWBURST   |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_AWLOCK    |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_AWCACHE   |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWPROT    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_AWQOS     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWREGION  |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_AWUSER    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WVALID    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WREADY    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_WDATA     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_WSTRB     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_WLAST     |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WID       |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_WUSER     |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARVALID   |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARREADY   |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARADDR    |  out|   64|       m_axi|                 o|       pointer|
|m_axi_o_ARID      |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_ARLEN     |  out|   32|       m_axi|                 o|       pointer|
|m_axi_o_ARSIZE    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_ARBURST   |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_ARLOCK    |  out|    2|       m_axi|                 o|       pointer|
|m_axi_o_ARCACHE   |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARPROT    |  out|    3|       m_axi|                 o|       pointer|
|m_axi_o_ARQOS     |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARREGION  |  out|    4|       m_axi|                 o|       pointer|
|m_axi_o_ARUSER    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_RVALID    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RREADY    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_RDATA     |   in|   32|       m_axi|                 o|       pointer|
|m_axi_o_RLAST     |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RID       |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RFIFONUM  |   in|   13|       m_axi|                 o|       pointer|
|m_axi_o_RUSER     |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_RRESP     |   in|    2|       m_axi|                 o|       pointer|
|m_axi_o_BVALID    |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_BREADY    |  out|    1|       m_axi|                 o|       pointer|
|m_axi_o_BRESP     |   in|    2|       m_axi|                 o|       pointer|
|m_axi_o_BID       |   in|    1|       m_axi|                 o|       pointer|
|m_axi_o_BUSER     |   in|    1|       m_axi|                 o|       pointer|
|sext_ln39         |   in|   62|     ap_none|         sext_ln39|        scalar|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln39_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln39"   --->   Operation 6 'read' 'sext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln39_cast = sext i62 %sext_ln39_read"   --->   Operation 7 'sext' 'sext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_20, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty"   --->   Operation 11 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %o"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln39_cast" [src/srcnn.cpp:39]   --->   Operation 13 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%exitcond2 = icmp_eq  i16 %p_load, i16 65025"   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%empty_60 = add i16 %p_load, i16 1"   --->   Operation 16 'add' 'empty_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %memset.loop.split, void %split.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %empty_60, i16 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = (!exitcond2)> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (exitcond2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (7.30ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %o_addr, i32 0, i4 15" [src/srcnn.cpp:39]   --->   Operation 20 'write' 'write_ln39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (alloca           ) [ 010]
sext_ln39_read        (read             ) [ 000]
sext_ln39_cast        (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
p_load                (load             ) [ 000]
specbitsmap_ln0       (specbitsmap      ) [ 000]
o_addr                (getelementptr    ) [ 011]
specpipeline_ln0      (specpipeline     ) [ 000]
exitcond2             (icmp             ) [ 010]
empty_60              (add              ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
write_ln39            (write            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="o">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln39">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="empty_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln39_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="62" slack="0"/>
<pin id="54" dir="0" index="1" bw="62" slack="0"/>
<pin id="55" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln39_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln39_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sext_ln39_cast_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="62" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_cast/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="o_addr_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="0"/>
<pin id="82" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="exitcond2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="empty_60_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="empty_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="109" class="1005" name="o_addr_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="70"><net_src comp="52" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="67" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="91" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="48" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="108"><net_src comp="102" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="112"><net_src comp="79" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o | {2 }
 - Input state : 
	Port: srcnn_Pipeline_2 : o | {}
	Port: srcnn_Pipeline_2 : sext_ln39 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		o_addr : 1
		exitcond2 : 2
		empty_60 : 2
		br_ln0 : 3
		store_ln0 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond2_fu_85      |    0    |    23   |
|----------|---------------------------|---------|---------|
|    add   |       empty_60_fu_91      |    0    |    23   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln39_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln39_write_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln39_cast_fu_67   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    46   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
| empty_reg_102|   16   |
|o_addr_reg_109|   32   |
+--------------+--------+
|     Total    |   48   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   46   |
+-----------+--------+--------+
