// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_all_scores (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        scores_target_V_0_address0,
        scores_target_V_0_ce0,
        scores_target_V_0_q0,
        scores_target_V_1_address0,
        scores_target_V_1_ce0,
        scores_target_V_1_q0,
        scores_target_V_2_address0,
        scores_target_V_2_ce0,
        scores_target_V_2_q0,
        scores_target_V_3_address0,
        scores_target_V_3_ce0,
        scores_target_V_3_q0,
        scores_target_V_4_address0,
        scores_target_V_4_ce0,
        scores_target_V_4_q0,
        scores_target_V_5_address0,
        scores_target_V_5_ce0,
        scores_target_V_5_q0,
        scores_target_V_6_address0,
        scores_target_V_6_ce0,
        scores_target_V_6_q0,
        scores_target_V_7_address0,
        scores_target_V_7_ce0,
        scores_target_V_7_q0,
        scores_target_V_8_address0,
        scores_target_V_8_ce0,
        scores_target_V_8_q0,
        scores_target_V_9_address0,
        scores_target_V_9_ce0,
        scores_target_V_9_q0,
        scores_target_V_10_address0,
        scores_target_V_10_ce0,
        scores_target_V_10_q0,
        scores_target_V_11_address0,
        scores_target_V_11_ce0,
        scores_target_V_11_q0,
        scores_target_V_12_address0,
        scores_target_V_12_ce0,
        scores_target_V_12_q0,
        scores_target_V_13_address0,
        scores_target_V_13_ce0,
        scores_target_V_13_q0,
        scores_target_V_14_address0,
        scores_target_V_14_ce0,
        scores_target_V_14_q0,
        scores_target_V_15_address0,
        scores_target_V_15_ce0,
        scores_target_V_15_q0,
        scores_target_V_16_address0,
        scores_target_V_16_ce0,
        scores_target_V_16_q0,
        scores_target_V_17_address0,
        scores_target_V_17_ce0,
        scores_target_V_17_q0,
        scores_target_V_18_address0,
        scores_target_V_18_ce0,
        scores_target_V_18_q0,
        scores_source_V_address0,
        scores_source_V_ce0,
        scores_source_V_q0,
        all_scores_V_0_address1,
        all_scores_V_0_ce1,
        all_scores_V_0_we1,
        all_scores_V_0_d1,
        all_scores_V_1_address1,
        all_scores_V_1_ce1,
        all_scores_V_1_we1,
        all_scores_V_1_d1,
        all_scores_V_2_address1,
        all_scores_V_2_ce1,
        all_scores_V_2_we1,
        all_scores_V_2_d1,
        all_scores_V_3_address1,
        all_scores_V_3_ce1,
        all_scores_V_3_we1,
        all_scores_V_3_d1,
        all_scores_V_4_address1,
        all_scores_V_4_ce1,
        all_scores_V_4_we1,
        all_scores_V_4_d1,
        all_scores_V_5_address1,
        all_scores_V_5_ce1,
        all_scores_V_5_we1,
        all_scores_V_5_d1,
        all_scores_V_6_address1,
        all_scores_V_6_ce1,
        all_scores_V_6_we1,
        all_scores_V_6_d1,
        all_scores_V_7_address1,
        all_scores_V_7_ce1,
        all_scores_V_7_we1,
        all_scores_V_7_d1,
        all_scores_V_8_address1,
        all_scores_V_8_ce1,
        all_scores_V_8_we1,
        all_scores_V_8_d1,
        all_scores_V_9_address1,
        all_scores_V_9_ce1,
        all_scores_V_9_we1,
        all_scores_V_9_d1,
        all_scores_V_10_address1,
        all_scores_V_10_ce1,
        all_scores_V_10_we1,
        all_scores_V_10_d1,
        all_scores_V_11_address1,
        all_scores_V_11_ce1,
        all_scores_V_11_we1,
        all_scores_V_11_d1,
        all_scores_V_12_address1,
        all_scores_V_12_ce1,
        all_scores_V_12_we1,
        all_scores_V_12_d1,
        all_scores_V_13_address1,
        all_scores_V_13_ce1,
        all_scores_V_13_we1,
        all_scores_V_13_d1,
        all_scores_V_14_address1,
        all_scores_V_14_ce1,
        all_scores_V_14_we1,
        all_scores_V_14_d1,
        all_scores_V_15_address1,
        all_scores_V_15_ce1,
        all_scores_V_15_we1,
        all_scores_V_15_d1,
        all_scores_V_16_address1,
        all_scores_V_16_ce1,
        all_scores_V_16_we1,
        all_scores_V_16_d1,
        all_scores_V_17_address1,
        all_scores_V_17_ce1,
        all_scores_V_17_we1,
        all_scores_V_17_d1,
        all_scores_V_18_address1,
        all_scores_V_18_ce1,
        all_scores_V_18_we1,
        all_scores_V_18_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] scores_target_V_0_address0;
output   scores_target_V_0_ce0;
input  [27:0] scores_target_V_0_q0;
output  [1:0] scores_target_V_1_address0;
output   scores_target_V_1_ce0;
input  [27:0] scores_target_V_1_q0;
output  [1:0] scores_target_V_2_address0;
output   scores_target_V_2_ce0;
input  [27:0] scores_target_V_2_q0;
output  [1:0] scores_target_V_3_address0;
output   scores_target_V_3_ce0;
input  [27:0] scores_target_V_3_q0;
output  [1:0] scores_target_V_4_address0;
output   scores_target_V_4_ce0;
input  [27:0] scores_target_V_4_q0;
output  [1:0] scores_target_V_5_address0;
output   scores_target_V_5_ce0;
input  [27:0] scores_target_V_5_q0;
output  [1:0] scores_target_V_6_address0;
output   scores_target_V_6_ce0;
input  [27:0] scores_target_V_6_q0;
output  [1:0] scores_target_V_7_address0;
output   scores_target_V_7_ce0;
input  [27:0] scores_target_V_7_q0;
output  [1:0] scores_target_V_8_address0;
output   scores_target_V_8_ce0;
input  [27:0] scores_target_V_8_q0;
output  [1:0] scores_target_V_9_address0;
output   scores_target_V_9_ce0;
input  [27:0] scores_target_V_9_q0;
output  [1:0] scores_target_V_10_address0;
output   scores_target_V_10_ce0;
input  [27:0] scores_target_V_10_q0;
output  [1:0] scores_target_V_11_address0;
output   scores_target_V_11_ce0;
input  [27:0] scores_target_V_11_q0;
output  [1:0] scores_target_V_12_address0;
output   scores_target_V_12_ce0;
input  [27:0] scores_target_V_12_q0;
output  [1:0] scores_target_V_13_address0;
output   scores_target_V_13_ce0;
input  [27:0] scores_target_V_13_q0;
output  [1:0] scores_target_V_14_address0;
output   scores_target_V_14_ce0;
input  [27:0] scores_target_V_14_q0;
output  [1:0] scores_target_V_15_address0;
output   scores_target_V_15_ce0;
input  [27:0] scores_target_V_15_q0;
output  [1:0] scores_target_V_16_address0;
output   scores_target_V_16_ce0;
input  [27:0] scores_target_V_16_q0;
output  [1:0] scores_target_V_17_address0;
output   scores_target_V_17_ce0;
input  [27:0] scores_target_V_17_q0;
output  [1:0] scores_target_V_18_address0;
output   scores_target_V_18_ce0;
input  [27:0] scores_target_V_18_q0;
output  [8:0] scores_source_V_address0;
output   scores_source_V_ce0;
input  [27:0] scores_source_V_q0;
output  [8:0] all_scores_V_0_address1;
output   all_scores_V_0_ce1;
output   all_scores_V_0_we1;
output  [27:0] all_scores_V_0_d1;
output  [8:0] all_scores_V_1_address1;
output   all_scores_V_1_ce1;
output   all_scores_V_1_we1;
output  [27:0] all_scores_V_1_d1;
output  [8:0] all_scores_V_2_address1;
output   all_scores_V_2_ce1;
output   all_scores_V_2_we1;
output  [27:0] all_scores_V_2_d1;
output  [8:0] all_scores_V_3_address1;
output   all_scores_V_3_ce1;
output   all_scores_V_3_we1;
output  [27:0] all_scores_V_3_d1;
output  [8:0] all_scores_V_4_address1;
output   all_scores_V_4_ce1;
output   all_scores_V_4_we1;
output  [27:0] all_scores_V_4_d1;
output  [8:0] all_scores_V_5_address1;
output   all_scores_V_5_ce1;
output   all_scores_V_5_we1;
output  [27:0] all_scores_V_5_d1;
output  [8:0] all_scores_V_6_address1;
output   all_scores_V_6_ce1;
output   all_scores_V_6_we1;
output  [27:0] all_scores_V_6_d1;
output  [8:0] all_scores_V_7_address1;
output   all_scores_V_7_ce1;
output   all_scores_V_7_we1;
output  [27:0] all_scores_V_7_d1;
output  [8:0] all_scores_V_8_address1;
output   all_scores_V_8_ce1;
output   all_scores_V_8_we1;
output  [27:0] all_scores_V_8_d1;
output  [8:0] all_scores_V_9_address1;
output   all_scores_V_9_ce1;
output   all_scores_V_9_we1;
output  [27:0] all_scores_V_9_d1;
output  [8:0] all_scores_V_10_address1;
output   all_scores_V_10_ce1;
output   all_scores_V_10_we1;
output  [27:0] all_scores_V_10_d1;
output  [8:0] all_scores_V_11_address1;
output   all_scores_V_11_ce1;
output   all_scores_V_11_we1;
output  [27:0] all_scores_V_11_d1;
output  [8:0] all_scores_V_12_address1;
output   all_scores_V_12_ce1;
output   all_scores_V_12_we1;
output  [27:0] all_scores_V_12_d1;
output  [8:0] all_scores_V_13_address1;
output   all_scores_V_13_ce1;
output   all_scores_V_13_we1;
output  [27:0] all_scores_V_13_d1;
output  [8:0] all_scores_V_14_address1;
output   all_scores_V_14_ce1;
output   all_scores_V_14_we1;
output  [27:0] all_scores_V_14_d1;
output  [8:0] all_scores_V_15_address1;
output   all_scores_V_15_ce1;
output   all_scores_V_15_we1;
output  [27:0] all_scores_V_15_d1;
output  [8:0] all_scores_V_16_address1;
output   all_scores_V_16_ce1;
output   all_scores_V_16_we1;
output  [27:0] all_scores_V_16_d1;
output  [8:0] all_scores_V_17_address1;
output   all_scores_V_17_ce1;
output   all_scores_V_17_we1;
output  [27:0] all_scores_V_17_d1;
output  [8:0] all_scores_V_18_address1;
output   all_scores_V_18_ce1;
output   all_scores_V_18_we1;
output  [27:0] all_scores_V_18_d1;

reg ap_idle;
reg scores_target_V_0_ce0;
reg scores_target_V_1_ce0;
reg scores_target_V_2_ce0;
reg scores_target_V_3_ce0;
reg scores_target_V_4_ce0;
reg scores_target_V_5_ce0;
reg scores_target_V_6_ce0;
reg scores_target_V_7_ce0;
reg scores_target_V_8_ce0;
reg scores_target_V_9_ce0;
reg scores_target_V_10_ce0;
reg scores_target_V_11_ce0;
reg scores_target_V_12_ce0;
reg scores_target_V_13_ce0;
reg scores_target_V_14_ce0;
reg scores_target_V_15_ce0;
reg scores_target_V_16_ce0;
reg scores_target_V_17_ce0;
reg scores_target_V_18_ce0;
reg scores_source_V_ce0;
reg all_scores_V_0_ce1;
reg all_scores_V_0_we1;
reg all_scores_V_1_ce1;
reg all_scores_V_1_we1;
reg all_scores_V_2_ce1;
reg all_scores_V_2_we1;
reg all_scores_V_3_ce1;
reg all_scores_V_3_we1;
reg all_scores_V_4_ce1;
reg all_scores_V_4_we1;
reg all_scores_V_5_ce1;
reg all_scores_V_5_we1;
reg all_scores_V_6_ce1;
reg all_scores_V_6_we1;
reg all_scores_V_7_ce1;
reg all_scores_V_7_we1;
reg all_scores_V_8_ce1;
reg all_scores_V_8_we1;
reg all_scores_V_9_ce1;
reg all_scores_V_9_we1;
reg all_scores_V_10_ce1;
reg all_scores_V_10_we1;
reg all_scores_V_11_ce1;
reg all_scores_V_11_we1;
reg all_scores_V_12_ce1;
reg all_scores_V_12_we1;
reg all_scores_V_13_ce1;
reg all_scores_V_13_we1;
reg all_scores_V_14_ce1;
reg all_scores_V_14_we1;
reg all_scores_V_15_ce1;
reg all_scores_V_15_we1;
reg all_scores_V_16_ce1;
reg all_scores_V_16_we1;
reg all_scores_V_17_ce1;
reg all_scores_V_17_we1;
reg all_scores_V_18_ce1;
reg all_scores_V_18_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln88_fu_1083_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln88_fu_1113_p3;
reg   [4:0] select_ln88_reg_2798;
reg   [4:0] select_ln88_reg_2798_pp0_iter1_reg;
wire   [2:0] select_ln88_2_fu_1121_p3;
reg   [2:0] select_ln88_2_reg_2803;
reg   [2:0] select_ln88_2_reg_2803_pp0_iter1_reg;
reg   [2:0] select_ln88_2_reg_2803_pp0_iter2_reg;
wire   [63:0] zext_ln94_1_fu_1179_p1;
reg   [63:0] zext_ln94_1_reg_2913;
reg   [63:0] zext_ln94_1_reg_2913_pp0_iter4_reg;
reg   [63:0] zext_ln94_1_reg_2913_pp0_iter5_reg;
reg   [63:0] zext_ln94_1_reg_2913_pp0_iter6_reg;
reg   [63:0] zext_ln94_1_reg_2913_pp0_iter7_reg;
reg   [63:0] zext_ln94_1_reg_2913_pp0_iter8_reg;
wire   [27:0] add_ln712_fu_1263_p2;
reg   [27:0] add_ln712_reg_2941;
wire   [26:0] add_ln1548_fu_1269_p2;
reg   [26:0] add_ln1548_reg_2947;
reg   [26:0] add_ln1548_reg_2947_pp0_iter5_reg;
reg   [26:0] add_ln1548_reg_2947_pp0_iter6_reg;
reg   [26:0] add_ln1548_reg_2947_pp0_iter7_reg;
reg   [0:0] tmp_reg_2952;
wire   [27:0] add_ln712_37_fu_1283_p2;
reg   [27:0] add_ln712_37_reg_2957;
wire   [26:0] add_ln1548_1_fu_1289_p2;
reg   [26:0] add_ln1548_1_reg_2963;
reg   [26:0] add_ln1548_1_reg_2963_pp0_iter5_reg;
reg   [26:0] add_ln1548_1_reg_2963_pp0_iter6_reg;
reg   [26:0] add_ln1548_1_reg_2963_pp0_iter7_reg;
reg   [0:0] tmp_20_reg_2968;
wire   [27:0] add_ln712_38_fu_1303_p2;
reg   [27:0] add_ln712_38_reg_2973;
wire   [26:0] add_ln1548_2_fu_1309_p2;
reg   [26:0] add_ln1548_2_reg_2979;
reg   [26:0] add_ln1548_2_reg_2979_pp0_iter5_reg;
reg   [26:0] add_ln1548_2_reg_2979_pp0_iter6_reg;
reg   [26:0] add_ln1548_2_reg_2979_pp0_iter7_reg;
reg   [0:0] tmp_21_reg_2984;
wire   [27:0] add_ln712_39_fu_1323_p2;
reg   [27:0] add_ln712_39_reg_2989;
wire   [26:0] add_ln1548_3_fu_1329_p2;
reg   [26:0] add_ln1548_3_reg_2995;
reg   [26:0] add_ln1548_3_reg_2995_pp0_iter5_reg;
reg   [26:0] add_ln1548_3_reg_2995_pp0_iter6_reg;
reg   [26:0] add_ln1548_3_reg_2995_pp0_iter7_reg;
reg   [0:0] tmp_22_reg_3000;
wire   [27:0] add_ln712_40_fu_1343_p2;
reg   [27:0] add_ln712_40_reg_3005;
wire   [26:0] add_ln1548_4_fu_1349_p2;
reg   [26:0] add_ln1548_4_reg_3011;
reg   [26:0] add_ln1548_4_reg_3011_pp0_iter5_reg;
reg   [26:0] add_ln1548_4_reg_3011_pp0_iter6_reg;
reg   [26:0] add_ln1548_4_reg_3011_pp0_iter7_reg;
reg   [0:0] tmp_23_reg_3016;
wire   [27:0] add_ln712_41_fu_1363_p2;
reg   [27:0] add_ln712_41_reg_3021;
wire   [26:0] add_ln1548_5_fu_1369_p2;
reg   [26:0] add_ln1548_5_reg_3027;
reg   [26:0] add_ln1548_5_reg_3027_pp0_iter5_reg;
reg   [26:0] add_ln1548_5_reg_3027_pp0_iter6_reg;
reg   [26:0] add_ln1548_5_reg_3027_pp0_iter7_reg;
reg   [0:0] tmp_24_reg_3032;
wire   [27:0] add_ln712_42_fu_1383_p2;
reg   [27:0] add_ln712_42_reg_3037;
wire   [26:0] add_ln1548_6_fu_1389_p2;
reg   [26:0] add_ln1548_6_reg_3043;
reg   [26:0] add_ln1548_6_reg_3043_pp0_iter5_reg;
reg   [26:0] add_ln1548_6_reg_3043_pp0_iter6_reg;
reg   [26:0] add_ln1548_6_reg_3043_pp0_iter7_reg;
reg   [0:0] tmp_25_reg_3048;
wire   [27:0] add_ln712_43_fu_1403_p2;
reg   [27:0] add_ln712_43_reg_3053;
wire   [26:0] add_ln1548_7_fu_1409_p2;
reg   [26:0] add_ln1548_7_reg_3059;
reg   [26:0] add_ln1548_7_reg_3059_pp0_iter5_reg;
reg   [26:0] add_ln1548_7_reg_3059_pp0_iter6_reg;
reg   [26:0] add_ln1548_7_reg_3059_pp0_iter7_reg;
reg   [0:0] tmp_26_reg_3064;
wire   [27:0] add_ln712_44_fu_1423_p2;
reg   [27:0] add_ln712_44_reg_3069;
wire   [26:0] add_ln1548_8_fu_1429_p2;
reg   [26:0] add_ln1548_8_reg_3075;
reg   [26:0] add_ln1548_8_reg_3075_pp0_iter5_reg;
reg   [26:0] add_ln1548_8_reg_3075_pp0_iter6_reg;
reg   [26:0] add_ln1548_8_reg_3075_pp0_iter7_reg;
reg   [0:0] tmp_27_reg_3080;
wire   [27:0] add_ln712_45_fu_1443_p2;
reg   [27:0] add_ln712_45_reg_3085;
wire   [26:0] add_ln1548_9_fu_1449_p2;
reg   [26:0] add_ln1548_9_reg_3091;
reg   [26:0] add_ln1548_9_reg_3091_pp0_iter5_reg;
reg   [26:0] add_ln1548_9_reg_3091_pp0_iter6_reg;
reg   [26:0] add_ln1548_9_reg_3091_pp0_iter7_reg;
reg   [0:0] tmp_28_reg_3096;
wire   [27:0] add_ln712_46_fu_1463_p2;
reg   [27:0] add_ln712_46_reg_3101;
wire   [26:0] add_ln1548_10_fu_1469_p2;
reg   [26:0] add_ln1548_10_reg_3107;
reg   [26:0] add_ln1548_10_reg_3107_pp0_iter5_reg;
reg   [26:0] add_ln1548_10_reg_3107_pp0_iter6_reg;
reg   [26:0] add_ln1548_10_reg_3107_pp0_iter7_reg;
reg   [0:0] tmp_29_reg_3112;
wire   [27:0] add_ln712_47_fu_1483_p2;
reg   [27:0] add_ln712_47_reg_3117;
wire   [26:0] add_ln1548_11_fu_1489_p2;
reg   [26:0] add_ln1548_11_reg_3123;
reg   [26:0] add_ln1548_11_reg_3123_pp0_iter5_reg;
reg   [26:0] add_ln1548_11_reg_3123_pp0_iter6_reg;
reg   [26:0] add_ln1548_11_reg_3123_pp0_iter7_reg;
reg   [0:0] tmp_30_reg_3128;
wire   [27:0] add_ln712_48_fu_1503_p2;
reg   [27:0] add_ln712_48_reg_3133;
wire   [26:0] add_ln1548_12_fu_1509_p2;
reg   [26:0] add_ln1548_12_reg_3139;
reg   [26:0] add_ln1548_12_reg_3139_pp0_iter5_reg;
reg   [26:0] add_ln1548_12_reg_3139_pp0_iter6_reg;
reg   [26:0] add_ln1548_12_reg_3139_pp0_iter7_reg;
reg   [0:0] tmp_31_reg_3144;
wire   [27:0] add_ln712_49_fu_1523_p2;
reg   [27:0] add_ln712_49_reg_3149;
wire   [26:0] add_ln1548_13_fu_1529_p2;
reg   [26:0] add_ln1548_13_reg_3155;
reg   [26:0] add_ln1548_13_reg_3155_pp0_iter5_reg;
reg   [26:0] add_ln1548_13_reg_3155_pp0_iter6_reg;
reg   [26:0] add_ln1548_13_reg_3155_pp0_iter7_reg;
reg   [0:0] tmp_32_reg_3160;
wire   [27:0] add_ln712_50_fu_1543_p2;
reg   [27:0] add_ln712_50_reg_3165;
wire   [26:0] add_ln1548_14_fu_1549_p2;
reg   [26:0] add_ln1548_14_reg_3171;
reg   [26:0] add_ln1548_14_reg_3171_pp0_iter5_reg;
reg   [26:0] add_ln1548_14_reg_3171_pp0_iter6_reg;
reg   [26:0] add_ln1548_14_reg_3171_pp0_iter7_reg;
reg   [0:0] tmp_33_reg_3176;
wire   [27:0] add_ln712_51_fu_1563_p2;
reg   [27:0] add_ln712_51_reg_3181;
wire   [26:0] add_ln1548_15_fu_1569_p2;
reg   [26:0] add_ln1548_15_reg_3187;
reg   [26:0] add_ln1548_15_reg_3187_pp0_iter5_reg;
reg   [26:0] add_ln1548_15_reg_3187_pp0_iter6_reg;
reg   [26:0] add_ln1548_15_reg_3187_pp0_iter7_reg;
reg   [0:0] tmp_34_reg_3192;
wire   [27:0] add_ln712_52_fu_1583_p2;
reg   [27:0] add_ln712_52_reg_3197;
wire   [26:0] add_ln1548_16_fu_1589_p2;
reg   [26:0] add_ln1548_16_reg_3203;
reg   [26:0] add_ln1548_16_reg_3203_pp0_iter5_reg;
reg   [26:0] add_ln1548_16_reg_3203_pp0_iter6_reg;
reg   [26:0] add_ln1548_16_reg_3203_pp0_iter7_reg;
reg   [0:0] tmp_35_reg_3208;
wire   [27:0] add_ln712_53_fu_1603_p2;
reg   [27:0] add_ln712_53_reg_3213;
wire   [26:0] add_ln1548_17_fu_1609_p2;
reg   [26:0] add_ln1548_17_reg_3219;
reg   [26:0] add_ln1548_17_reg_3219_pp0_iter5_reg;
reg   [26:0] add_ln1548_17_reg_3219_pp0_iter6_reg;
reg   [26:0] add_ln1548_17_reg_3219_pp0_iter7_reg;
reg   [0:0] tmp_36_reg_3224;
wire   [27:0] add_ln712_54_fu_1623_p2;
reg   [27:0] add_ln712_54_reg_3229;
wire   [26:0] add_ln1548_18_fu_1629_p2;
reg   [26:0] add_ln1548_18_reg_3235;
reg   [26:0] add_ln1548_18_reg_3235_pp0_iter5_reg;
reg   [26:0] add_ln1548_18_reg_3235_pp0_iter6_reg;
reg   [26:0] add_ln1548_18_reg_3235_pp0_iter7_reg;
reg   [0:0] tmp_37_reg_3240;
wire   [0:0] icmp_ln1548_fu_1643_p2;
reg   [0:0] icmp_ln1548_reg_3245;
reg   [0:0] icmp_ln1548_reg_3245_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_reg_3245_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_1_fu_1658_p2;
reg   [0:0] icmp_ln1548_1_reg_3255;
reg   [0:0] icmp_ln1548_1_reg_3255_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_1_reg_3255_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_2_fu_1673_p2;
reg   [0:0] icmp_ln1548_2_reg_3265;
reg   [0:0] icmp_ln1548_2_reg_3265_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_2_reg_3265_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_3_fu_1688_p2;
reg   [0:0] icmp_ln1548_3_reg_3275;
reg   [0:0] icmp_ln1548_3_reg_3275_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_3_reg_3275_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_4_fu_1703_p2;
reg   [0:0] icmp_ln1548_4_reg_3285;
reg   [0:0] icmp_ln1548_4_reg_3285_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_4_reg_3285_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_5_fu_1718_p2;
reg   [0:0] icmp_ln1548_5_reg_3295;
reg   [0:0] icmp_ln1548_5_reg_3295_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_5_reg_3295_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_6_fu_1733_p2;
reg   [0:0] icmp_ln1548_6_reg_3305;
reg   [0:0] icmp_ln1548_6_reg_3305_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_6_reg_3305_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_7_fu_1748_p2;
reg   [0:0] icmp_ln1548_7_reg_3315;
reg   [0:0] icmp_ln1548_7_reg_3315_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_7_reg_3315_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_8_fu_1763_p2;
reg   [0:0] icmp_ln1548_8_reg_3325;
reg   [0:0] icmp_ln1548_8_reg_3325_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_8_reg_3325_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_9_fu_1778_p2;
reg   [0:0] icmp_ln1548_9_reg_3335;
reg   [0:0] icmp_ln1548_9_reg_3335_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_9_reg_3335_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_10_fu_1793_p2;
reg   [0:0] icmp_ln1548_10_reg_3345;
reg   [0:0] icmp_ln1548_10_reg_3345_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_10_reg_3345_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_11_fu_1808_p2;
reg   [0:0] icmp_ln1548_11_reg_3355;
reg   [0:0] icmp_ln1548_11_reg_3355_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_11_reg_3355_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_12_fu_1823_p2;
reg   [0:0] icmp_ln1548_12_reg_3365;
reg   [0:0] icmp_ln1548_12_reg_3365_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_12_reg_3365_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_13_fu_1838_p2;
reg   [0:0] icmp_ln1548_13_reg_3375;
reg   [0:0] icmp_ln1548_13_reg_3375_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_13_reg_3375_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_14_fu_1853_p2;
reg   [0:0] icmp_ln1548_14_reg_3385;
reg   [0:0] icmp_ln1548_14_reg_3385_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_14_reg_3385_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_15_fu_1868_p2;
reg   [0:0] icmp_ln1548_15_reg_3395;
reg   [0:0] icmp_ln1548_15_reg_3395_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_15_reg_3395_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_16_fu_1883_p2;
reg   [0:0] icmp_ln1548_16_reg_3405;
reg   [0:0] icmp_ln1548_16_reg_3405_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_16_reg_3405_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_17_fu_1898_p2;
reg   [0:0] icmp_ln1548_17_reg_3415;
reg   [0:0] icmp_ln1548_17_reg_3415_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_17_reg_3415_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_18_fu_1913_p2;
reg   [0:0] icmp_ln1548_18_reg_3425;
reg   [0:0] icmp_ln1548_18_reg_3425_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_18_reg_3425_pp0_iter7_reg;
reg   [27:0] trunc_ln_reg_3435;
reg   [27:0] trunc_ln717_1_reg_3440;
reg   [27:0] trunc_ln717_2_reg_3445;
reg   [27:0] trunc_ln717_3_reg_3450;
reg   [27:0] trunc_ln717_4_reg_3455;
reg   [27:0] trunc_ln717_5_reg_3460;
reg   [27:0] trunc_ln717_6_reg_3465;
reg   [27:0] trunc_ln717_7_reg_3470;
reg   [27:0] trunc_ln717_8_reg_3475;
reg   [27:0] trunc_ln717_9_reg_3480;
reg   [27:0] trunc_ln717_s_reg_3485;
reg   [27:0] trunc_ln717_10_reg_3490;
reg   [27:0] trunc_ln717_11_reg_3495;
reg   [27:0] trunc_ln717_12_reg_3500;
reg   [27:0] trunc_ln717_13_reg_3505;
reg   [27:0] trunc_ln717_14_reg_3510;
reg   [27:0] trunc_ln717_15_reg_3515;
reg   [27:0] trunc_ln717_16_reg_3520;
reg   [27:0] trunc_ln717_17_reg_3525;
wire   [63:0] zext_ln88_fu_1157_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] n1_fu_470;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n1_load;
wire   [4:0] add_ln89_fu_1133_p2;
reg   [2:0] nh_fu_474;
reg   [2:0] ap_sig_allocacmp_nh_load;
reg   [6:0] indvar_flatten_fu_478;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln88_1_fu_1089_p2;
wire   [0:0] icmp_ln89_fu_1107_p2;
wire   [2:0] add_ln88_fu_1101_p2;
wire   [8:0] grp_fu_2631_p3;
wire   [26:0] trunc_ln88_fu_1183_p1;
wire   [26:0] trunc_ln712_fu_1259_p1;
wire   [26:0] trunc_ln88_1_fu_1187_p1;
wire   [26:0] trunc_ln88_2_fu_1191_p1;
wire   [26:0] trunc_ln88_3_fu_1195_p1;
wire   [26:0] trunc_ln88_4_fu_1199_p1;
wire   [26:0] trunc_ln88_5_fu_1203_p1;
wire   [26:0] trunc_ln88_6_fu_1207_p1;
wire   [26:0] trunc_ln88_7_fu_1211_p1;
wire   [26:0] trunc_ln88_8_fu_1215_p1;
wire   [26:0] trunc_ln88_9_fu_1219_p1;
wire   [26:0] trunc_ln88_10_fu_1223_p1;
wire   [26:0] trunc_ln88_11_fu_1227_p1;
wire   [26:0] trunc_ln88_12_fu_1231_p1;
wire   [26:0] trunc_ln88_13_fu_1235_p1;
wire   [26:0] trunc_ln88_14_fu_1239_p1;
wire   [26:0] trunc_ln88_15_fu_1243_p1;
wire   [26:0] trunc_ln88_16_fu_1247_p1;
wire   [26:0] trunc_ln88_17_fu_1251_p1;
wire   [26:0] trunc_ln88_18_fu_1255_p1;
wire  signed [27:0] select_ln93_fu_1648_p3;
wire  signed [27:0] select_ln93_1_fu_1663_p3;
wire  signed [27:0] select_ln93_2_fu_1678_p3;
wire  signed [27:0] select_ln93_3_fu_1693_p3;
wire  signed [27:0] select_ln93_4_fu_1708_p3;
wire  signed [27:0] select_ln93_5_fu_1723_p3;
wire  signed [27:0] select_ln93_6_fu_1738_p3;
wire  signed [27:0] select_ln93_7_fu_1753_p3;
wire  signed [27:0] select_ln93_8_fu_1768_p3;
wire  signed [27:0] select_ln93_9_fu_1783_p3;
wire  signed [27:0] select_ln93_10_fu_1798_p3;
wire  signed [27:0] select_ln93_11_fu_1813_p3;
wire  signed [27:0] select_ln93_12_fu_1828_p3;
wire  signed [27:0] select_ln93_13_fu_1843_p3;
wire  signed [27:0] select_ln93_14_fu_1858_p3;
wire  signed [27:0] select_ln93_15_fu_1873_p3;
wire  signed [27:0] select_ln93_16_fu_1888_p3;
wire  signed [27:0] select_ln93_17_fu_1903_p3;
wire  signed [27:0] select_ln93_18_fu_1918_p3;
wire   [26:0] select_ln92_fu_1928_p3;
wire   [44:0] shl_ln_fu_1934_p3;
wire  signed [44:0] grp_fu_2640_p2;
wire   [45:0] zext_ln712_5_fu_1942_p1;
wire  signed [45:0] sext_ln712_fu_1946_p1;
wire   [45:0] add_ln1245_fu_1949_p2;
wire   [26:0] select_ln92_1_fu_1965_p3;
wire   [44:0] shl_ln737_s_fu_1971_p3;
wire  signed [44:0] grp_fu_2647_p2;
wire   [45:0] zext_ln712_fu_1979_p1;
wire  signed [45:0] sext_ln712_1_fu_1983_p1;
wire   [45:0] add_ln1245_171_fu_1986_p2;
wire   [26:0] select_ln92_2_fu_2002_p3;
wire   [44:0] shl_ln737_166_fu_2008_p3;
wire  signed [44:0] grp_fu_2654_p2;
wire   [45:0] zext_ln712_6_fu_2016_p1;
wire  signed [45:0] sext_ln712_2_fu_2020_p1;
wire   [45:0] add_ln1245_172_fu_2023_p2;
wire   [26:0] select_ln92_3_fu_2039_p3;
wire   [44:0] shl_ln737_167_fu_2045_p3;
wire  signed [44:0] grp_fu_2661_p2;
wire   [45:0] zext_ln712_7_fu_2053_p1;
wire  signed [45:0] sext_ln712_3_fu_2057_p1;
wire   [45:0] add_ln1245_173_fu_2060_p2;
wire   [26:0] select_ln92_4_fu_2076_p3;
wire   [44:0] shl_ln737_168_fu_2082_p3;
wire  signed [44:0] grp_fu_2668_p2;
wire   [45:0] zext_ln712_8_fu_2090_p1;
wire  signed [45:0] sext_ln712_4_fu_2094_p1;
wire   [45:0] add_ln1245_174_fu_2097_p2;
wire   [26:0] select_ln92_5_fu_2113_p3;
wire   [44:0] shl_ln737_169_fu_2119_p3;
wire  signed [44:0] grp_fu_2675_p2;
wire   [45:0] zext_ln712_9_fu_2127_p1;
wire  signed [45:0] sext_ln712_5_fu_2131_p1;
wire   [45:0] add_ln1245_175_fu_2134_p2;
wire   [26:0] select_ln92_6_fu_2150_p3;
wire   [44:0] shl_ln737_170_fu_2156_p3;
wire  signed [44:0] grp_fu_2682_p2;
wire   [45:0] zext_ln712_10_fu_2164_p1;
wire  signed [45:0] sext_ln712_6_fu_2168_p1;
wire   [45:0] add_ln1245_176_fu_2171_p2;
wire   [26:0] select_ln92_7_fu_2187_p3;
wire   [44:0] shl_ln737_171_fu_2193_p3;
wire  signed [44:0] grp_fu_2689_p2;
wire   [45:0] zext_ln712_11_fu_2201_p1;
wire  signed [45:0] sext_ln712_7_fu_2205_p1;
wire   [45:0] add_ln1245_177_fu_2208_p2;
wire   [26:0] select_ln92_8_fu_2224_p3;
wire   [44:0] shl_ln737_172_fu_2230_p3;
wire  signed [44:0] grp_fu_2696_p2;
wire   [45:0] zext_ln712_12_fu_2238_p1;
wire  signed [45:0] sext_ln712_8_fu_2242_p1;
wire   [45:0] add_ln1245_178_fu_2245_p2;
wire   [26:0] select_ln92_9_fu_2261_p3;
wire   [44:0] shl_ln737_173_fu_2267_p3;
wire  signed [44:0] grp_fu_2703_p2;
wire   [45:0] zext_ln712_13_fu_2275_p1;
wire  signed [45:0] sext_ln712_9_fu_2279_p1;
wire   [45:0] add_ln1245_179_fu_2282_p2;
wire   [26:0] select_ln92_10_fu_2298_p3;
wire   [44:0] shl_ln737_174_fu_2304_p3;
wire  signed [44:0] grp_fu_2710_p2;
wire   [45:0] zext_ln712_14_fu_2312_p1;
wire  signed [45:0] sext_ln712_10_fu_2316_p1;
wire   [45:0] add_ln1245_180_fu_2319_p2;
wire   [26:0] select_ln92_11_fu_2335_p3;
wire   [44:0] shl_ln737_175_fu_2341_p3;
wire  signed [44:0] grp_fu_2717_p2;
wire   [45:0] zext_ln712_15_fu_2349_p1;
wire  signed [45:0] sext_ln712_11_fu_2353_p1;
wire   [45:0] add_ln1245_181_fu_2356_p2;
wire   [26:0] select_ln92_12_fu_2372_p3;
wire   [44:0] shl_ln737_176_fu_2378_p3;
wire  signed [44:0] grp_fu_2724_p2;
wire   [45:0] zext_ln712_16_fu_2386_p1;
wire  signed [45:0] sext_ln712_12_fu_2390_p1;
wire   [45:0] add_ln1245_182_fu_2393_p2;
wire   [26:0] select_ln92_13_fu_2409_p3;
wire   [44:0] shl_ln737_177_fu_2415_p3;
wire  signed [44:0] grp_fu_2731_p2;
wire   [45:0] zext_ln712_17_fu_2423_p1;
wire  signed [45:0] sext_ln712_13_fu_2427_p1;
wire   [45:0] add_ln1245_183_fu_2430_p2;
wire   [26:0] select_ln92_14_fu_2446_p3;
wire   [44:0] shl_ln737_178_fu_2452_p3;
wire  signed [44:0] grp_fu_2738_p2;
wire   [45:0] zext_ln712_18_fu_2460_p1;
wire  signed [45:0] sext_ln712_14_fu_2464_p1;
wire   [45:0] add_ln1245_184_fu_2467_p2;
wire   [26:0] select_ln92_15_fu_2483_p3;
wire   [44:0] shl_ln737_179_fu_2489_p3;
wire  signed [44:0] grp_fu_2745_p2;
wire   [45:0] zext_ln712_19_fu_2497_p1;
wire  signed [45:0] sext_ln712_15_fu_2501_p1;
wire   [45:0] add_ln1245_185_fu_2504_p2;
wire   [26:0] select_ln92_16_fu_2520_p3;
wire   [44:0] shl_ln737_180_fu_2526_p3;
wire  signed [44:0] grp_fu_2752_p2;
wire   [45:0] zext_ln712_20_fu_2534_p1;
wire  signed [45:0] sext_ln712_16_fu_2538_p1;
wire   [45:0] add_ln1245_186_fu_2541_p2;
wire   [26:0] select_ln92_17_fu_2557_p3;
wire   [44:0] shl_ln737_181_fu_2563_p3;
wire  signed [44:0] grp_fu_2759_p2;
wire   [45:0] zext_ln712_21_fu_2571_p1;
wire  signed [45:0] sext_ln712_17_fu_2575_p1;
wire   [45:0] add_ln1245_187_fu_2578_p2;
wire   [26:0] select_ln92_18_fu_2594_p3;
wire   [44:0] shl_ln737_182_fu_2600_p3;
wire  signed [44:0] grp_fu_2766_p2;
wire   [45:0] zext_ln712_22_fu_2608_p1;
wire  signed [45:0] sext_ln712_18_fu_2612_p1;
wire   [45:0] add_ln1245_188_fu_2615_p2;
wire   [2:0] grp_fu_2631_p0;
wire   [6:0] grp_fu_2631_p1;
wire   [4:0] grp_fu_2631_p2;
wire   [15:0] grp_fu_2640_p1;
wire   [15:0] grp_fu_2647_p1;
wire   [15:0] grp_fu_2654_p1;
wire   [15:0] grp_fu_2661_p1;
wire   [15:0] grp_fu_2668_p1;
wire   [15:0] grp_fu_2675_p1;
wire   [15:0] grp_fu_2682_p1;
wire   [15:0] grp_fu_2689_p1;
wire   [15:0] grp_fu_2696_p1;
wire   [15:0] grp_fu_2703_p1;
wire   [15:0] grp_fu_2710_p1;
wire   [15:0] grp_fu_2717_p1;
wire   [15:0] grp_fu_2724_p1;
wire   [15:0] grp_fu_2731_p1;
wire   [15:0] grp_fu_2738_p1;
wire   [15:0] grp_fu_2745_p1;
wire   [15:0] grp_fu_2752_p1;
wire   [15:0] grp_fu_2759_p1;
wire   [15:0] grp_fu_2766_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_2631_p00;
wire   [8:0] grp_fu_2631_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U1195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2631_p0),
    .din1(grp_fu_2631_p1),
    .din2(grp_fu_2631_p2),
    .ce(1'b1),
    .dout(grp_fu_2631_p3)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_fu_1648_p3),
    .din1(grp_fu_2640_p1),
    .ce(1'b1),
    .dout(grp_fu_2640_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_1_fu_1663_p3),
    .din1(grp_fu_2647_p1),
    .ce(1'b1),
    .dout(grp_fu_2647_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_2_fu_1678_p3),
    .din1(grp_fu_2654_p1),
    .ce(1'b1),
    .dout(grp_fu_2654_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_3_fu_1693_p3),
    .din1(grp_fu_2661_p1),
    .ce(1'b1),
    .dout(grp_fu_2661_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_4_fu_1708_p3),
    .din1(grp_fu_2668_p1),
    .ce(1'b1),
    .dout(grp_fu_2668_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_5_fu_1723_p3),
    .din1(grp_fu_2675_p1),
    .ce(1'b1),
    .dout(grp_fu_2675_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_6_fu_1738_p3),
    .din1(grp_fu_2682_p1),
    .ce(1'b1),
    .dout(grp_fu_2682_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_7_fu_1753_p3),
    .din1(grp_fu_2689_p1),
    .ce(1'b1),
    .dout(grp_fu_2689_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_8_fu_1768_p3),
    .din1(grp_fu_2696_p1),
    .ce(1'b1),
    .dout(grp_fu_2696_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_9_fu_1783_p3),
    .din1(grp_fu_2703_p1),
    .ce(1'b1),
    .dout(grp_fu_2703_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_10_fu_1798_p3),
    .din1(grp_fu_2710_p1),
    .ce(1'b1),
    .dout(grp_fu_2710_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_11_fu_1813_p3),
    .din1(grp_fu_2717_p1),
    .ce(1'b1),
    .dout(grp_fu_2717_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_12_fu_1828_p3),
    .din1(grp_fu_2724_p1),
    .ce(1'b1),
    .dout(grp_fu_2724_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_13_fu_1843_p3),
    .din1(grp_fu_2731_p1),
    .ce(1'b1),
    .dout(grp_fu_2731_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_14_fu_1858_p3),
    .din1(grp_fu_2738_p1),
    .ce(1'b1),
    .dout(grp_fu_2738_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_15_fu_1873_p3),
    .din1(grp_fu_2745_p1),
    .ce(1'b1),
    .dout(grp_fu_2745_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_16_fu_1888_p3),
    .din1(grp_fu_2752_p1),
    .ce(1'b1),
    .dout(grp_fu_2752_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_17_fu_1903_p3),
    .din1(grp_fu_2759_p1),
    .ce(1'b1),
    .dout(grp_fu_2759_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U1214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln93_18_fu_1918_p3),
    .din1(grp_fu_2766_p1),
    .ce(1'b1),
    .dout(grp_fu_2766_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln88_fu_1083_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_478 <= add_ln88_1_fu_1089_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_478 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln88_fu_1083_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n1_fu_470 <= add_ln89_fu_1133_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n1_fu_470 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln88_fu_1083_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nh_fu_474 <= select_ln88_2_fu_1121_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_474 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1548_10_reg_3107 <= add_ln1548_10_fu_1469_p2;
        add_ln1548_10_reg_3107_pp0_iter5_reg <= add_ln1548_10_reg_3107;
        add_ln1548_10_reg_3107_pp0_iter6_reg <= add_ln1548_10_reg_3107_pp0_iter5_reg;
        add_ln1548_10_reg_3107_pp0_iter7_reg <= add_ln1548_10_reg_3107_pp0_iter6_reg;
        add_ln1548_11_reg_3123 <= add_ln1548_11_fu_1489_p2;
        add_ln1548_11_reg_3123_pp0_iter5_reg <= add_ln1548_11_reg_3123;
        add_ln1548_11_reg_3123_pp0_iter6_reg <= add_ln1548_11_reg_3123_pp0_iter5_reg;
        add_ln1548_11_reg_3123_pp0_iter7_reg <= add_ln1548_11_reg_3123_pp0_iter6_reg;
        add_ln1548_12_reg_3139 <= add_ln1548_12_fu_1509_p2;
        add_ln1548_12_reg_3139_pp0_iter5_reg <= add_ln1548_12_reg_3139;
        add_ln1548_12_reg_3139_pp0_iter6_reg <= add_ln1548_12_reg_3139_pp0_iter5_reg;
        add_ln1548_12_reg_3139_pp0_iter7_reg <= add_ln1548_12_reg_3139_pp0_iter6_reg;
        add_ln1548_13_reg_3155 <= add_ln1548_13_fu_1529_p2;
        add_ln1548_13_reg_3155_pp0_iter5_reg <= add_ln1548_13_reg_3155;
        add_ln1548_13_reg_3155_pp0_iter6_reg <= add_ln1548_13_reg_3155_pp0_iter5_reg;
        add_ln1548_13_reg_3155_pp0_iter7_reg <= add_ln1548_13_reg_3155_pp0_iter6_reg;
        add_ln1548_14_reg_3171 <= add_ln1548_14_fu_1549_p2;
        add_ln1548_14_reg_3171_pp0_iter5_reg <= add_ln1548_14_reg_3171;
        add_ln1548_14_reg_3171_pp0_iter6_reg <= add_ln1548_14_reg_3171_pp0_iter5_reg;
        add_ln1548_14_reg_3171_pp0_iter7_reg <= add_ln1548_14_reg_3171_pp0_iter6_reg;
        add_ln1548_15_reg_3187 <= add_ln1548_15_fu_1569_p2;
        add_ln1548_15_reg_3187_pp0_iter5_reg <= add_ln1548_15_reg_3187;
        add_ln1548_15_reg_3187_pp0_iter6_reg <= add_ln1548_15_reg_3187_pp0_iter5_reg;
        add_ln1548_15_reg_3187_pp0_iter7_reg <= add_ln1548_15_reg_3187_pp0_iter6_reg;
        add_ln1548_16_reg_3203 <= add_ln1548_16_fu_1589_p2;
        add_ln1548_16_reg_3203_pp0_iter5_reg <= add_ln1548_16_reg_3203;
        add_ln1548_16_reg_3203_pp0_iter6_reg <= add_ln1548_16_reg_3203_pp0_iter5_reg;
        add_ln1548_16_reg_3203_pp0_iter7_reg <= add_ln1548_16_reg_3203_pp0_iter6_reg;
        add_ln1548_17_reg_3219 <= add_ln1548_17_fu_1609_p2;
        add_ln1548_17_reg_3219_pp0_iter5_reg <= add_ln1548_17_reg_3219;
        add_ln1548_17_reg_3219_pp0_iter6_reg <= add_ln1548_17_reg_3219_pp0_iter5_reg;
        add_ln1548_17_reg_3219_pp0_iter7_reg <= add_ln1548_17_reg_3219_pp0_iter6_reg;
        add_ln1548_18_reg_3235 <= add_ln1548_18_fu_1629_p2;
        add_ln1548_18_reg_3235_pp0_iter5_reg <= add_ln1548_18_reg_3235;
        add_ln1548_18_reg_3235_pp0_iter6_reg <= add_ln1548_18_reg_3235_pp0_iter5_reg;
        add_ln1548_18_reg_3235_pp0_iter7_reg <= add_ln1548_18_reg_3235_pp0_iter6_reg;
        add_ln1548_1_reg_2963 <= add_ln1548_1_fu_1289_p2;
        add_ln1548_1_reg_2963_pp0_iter5_reg <= add_ln1548_1_reg_2963;
        add_ln1548_1_reg_2963_pp0_iter6_reg <= add_ln1548_1_reg_2963_pp0_iter5_reg;
        add_ln1548_1_reg_2963_pp0_iter7_reg <= add_ln1548_1_reg_2963_pp0_iter6_reg;
        add_ln1548_2_reg_2979 <= add_ln1548_2_fu_1309_p2;
        add_ln1548_2_reg_2979_pp0_iter5_reg <= add_ln1548_2_reg_2979;
        add_ln1548_2_reg_2979_pp0_iter6_reg <= add_ln1548_2_reg_2979_pp0_iter5_reg;
        add_ln1548_2_reg_2979_pp0_iter7_reg <= add_ln1548_2_reg_2979_pp0_iter6_reg;
        add_ln1548_3_reg_2995 <= add_ln1548_3_fu_1329_p2;
        add_ln1548_3_reg_2995_pp0_iter5_reg <= add_ln1548_3_reg_2995;
        add_ln1548_3_reg_2995_pp0_iter6_reg <= add_ln1548_3_reg_2995_pp0_iter5_reg;
        add_ln1548_3_reg_2995_pp0_iter7_reg <= add_ln1548_3_reg_2995_pp0_iter6_reg;
        add_ln1548_4_reg_3011 <= add_ln1548_4_fu_1349_p2;
        add_ln1548_4_reg_3011_pp0_iter5_reg <= add_ln1548_4_reg_3011;
        add_ln1548_4_reg_3011_pp0_iter6_reg <= add_ln1548_4_reg_3011_pp0_iter5_reg;
        add_ln1548_4_reg_3011_pp0_iter7_reg <= add_ln1548_4_reg_3011_pp0_iter6_reg;
        add_ln1548_5_reg_3027 <= add_ln1548_5_fu_1369_p2;
        add_ln1548_5_reg_3027_pp0_iter5_reg <= add_ln1548_5_reg_3027;
        add_ln1548_5_reg_3027_pp0_iter6_reg <= add_ln1548_5_reg_3027_pp0_iter5_reg;
        add_ln1548_5_reg_3027_pp0_iter7_reg <= add_ln1548_5_reg_3027_pp0_iter6_reg;
        add_ln1548_6_reg_3043 <= add_ln1548_6_fu_1389_p2;
        add_ln1548_6_reg_3043_pp0_iter5_reg <= add_ln1548_6_reg_3043;
        add_ln1548_6_reg_3043_pp0_iter6_reg <= add_ln1548_6_reg_3043_pp0_iter5_reg;
        add_ln1548_6_reg_3043_pp0_iter7_reg <= add_ln1548_6_reg_3043_pp0_iter6_reg;
        add_ln1548_7_reg_3059 <= add_ln1548_7_fu_1409_p2;
        add_ln1548_7_reg_3059_pp0_iter5_reg <= add_ln1548_7_reg_3059;
        add_ln1548_7_reg_3059_pp0_iter6_reg <= add_ln1548_7_reg_3059_pp0_iter5_reg;
        add_ln1548_7_reg_3059_pp0_iter7_reg <= add_ln1548_7_reg_3059_pp0_iter6_reg;
        add_ln1548_8_reg_3075 <= add_ln1548_8_fu_1429_p2;
        add_ln1548_8_reg_3075_pp0_iter5_reg <= add_ln1548_8_reg_3075;
        add_ln1548_8_reg_3075_pp0_iter6_reg <= add_ln1548_8_reg_3075_pp0_iter5_reg;
        add_ln1548_8_reg_3075_pp0_iter7_reg <= add_ln1548_8_reg_3075_pp0_iter6_reg;
        add_ln1548_9_reg_3091 <= add_ln1548_9_fu_1449_p2;
        add_ln1548_9_reg_3091_pp0_iter5_reg <= add_ln1548_9_reg_3091;
        add_ln1548_9_reg_3091_pp0_iter6_reg <= add_ln1548_9_reg_3091_pp0_iter5_reg;
        add_ln1548_9_reg_3091_pp0_iter7_reg <= add_ln1548_9_reg_3091_pp0_iter6_reg;
        add_ln1548_reg_2947 <= add_ln1548_fu_1269_p2;
        add_ln1548_reg_2947_pp0_iter5_reg <= add_ln1548_reg_2947;
        add_ln1548_reg_2947_pp0_iter6_reg <= add_ln1548_reg_2947_pp0_iter5_reg;
        add_ln1548_reg_2947_pp0_iter7_reg <= add_ln1548_reg_2947_pp0_iter6_reg;
        add_ln712_37_reg_2957 <= add_ln712_37_fu_1283_p2;
        add_ln712_38_reg_2973 <= add_ln712_38_fu_1303_p2;
        add_ln712_39_reg_2989 <= add_ln712_39_fu_1323_p2;
        add_ln712_40_reg_3005 <= add_ln712_40_fu_1343_p2;
        add_ln712_41_reg_3021 <= add_ln712_41_fu_1363_p2;
        add_ln712_42_reg_3037 <= add_ln712_42_fu_1383_p2;
        add_ln712_43_reg_3053 <= add_ln712_43_fu_1403_p2;
        add_ln712_44_reg_3069 <= add_ln712_44_fu_1423_p2;
        add_ln712_45_reg_3085 <= add_ln712_45_fu_1443_p2;
        add_ln712_46_reg_3101 <= add_ln712_46_fu_1463_p2;
        add_ln712_47_reg_3117 <= add_ln712_47_fu_1483_p2;
        add_ln712_48_reg_3133 <= add_ln712_48_fu_1503_p2;
        add_ln712_49_reg_3149 <= add_ln712_49_fu_1523_p2;
        add_ln712_50_reg_3165 <= add_ln712_50_fu_1543_p2;
        add_ln712_51_reg_3181 <= add_ln712_51_fu_1563_p2;
        add_ln712_52_reg_3197 <= add_ln712_52_fu_1583_p2;
        add_ln712_53_reg_3213 <= add_ln712_53_fu_1603_p2;
        add_ln712_54_reg_3229 <= add_ln712_54_fu_1623_p2;
        add_ln712_reg_2941 <= add_ln712_fu_1263_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln1548_10_reg_3345 <= icmp_ln1548_10_fu_1793_p2;
        icmp_ln1548_10_reg_3345_pp0_iter6_reg <= icmp_ln1548_10_reg_3345;
        icmp_ln1548_10_reg_3345_pp0_iter7_reg <= icmp_ln1548_10_reg_3345_pp0_iter6_reg;
        icmp_ln1548_11_reg_3355 <= icmp_ln1548_11_fu_1808_p2;
        icmp_ln1548_11_reg_3355_pp0_iter6_reg <= icmp_ln1548_11_reg_3355;
        icmp_ln1548_11_reg_3355_pp0_iter7_reg <= icmp_ln1548_11_reg_3355_pp0_iter6_reg;
        icmp_ln1548_12_reg_3365 <= icmp_ln1548_12_fu_1823_p2;
        icmp_ln1548_12_reg_3365_pp0_iter6_reg <= icmp_ln1548_12_reg_3365;
        icmp_ln1548_12_reg_3365_pp0_iter7_reg <= icmp_ln1548_12_reg_3365_pp0_iter6_reg;
        icmp_ln1548_13_reg_3375 <= icmp_ln1548_13_fu_1838_p2;
        icmp_ln1548_13_reg_3375_pp0_iter6_reg <= icmp_ln1548_13_reg_3375;
        icmp_ln1548_13_reg_3375_pp0_iter7_reg <= icmp_ln1548_13_reg_3375_pp0_iter6_reg;
        icmp_ln1548_14_reg_3385 <= icmp_ln1548_14_fu_1853_p2;
        icmp_ln1548_14_reg_3385_pp0_iter6_reg <= icmp_ln1548_14_reg_3385;
        icmp_ln1548_14_reg_3385_pp0_iter7_reg <= icmp_ln1548_14_reg_3385_pp0_iter6_reg;
        icmp_ln1548_15_reg_3395 <= icmp_ln1548_15_fu_1868_p2;
        icmp_ln1548_15_reg_3395_pp0_iter6_reg <= icmp_ln1548_15_reg_3395;
        icmp_ln1548_15_reg_3395_pp0_iter7_reg <= icmp_ln1548_15_reg_3395_pp0_iter6_reg;
        icmp_ln1548_16_reg_3405 <= icmp_ln1548_16_fu_1883_p2;
        icmp_ln1548_16_reg_3405_pp0_iter6_reg <= icmp_ln1548_16_reg_3405;
        icmp_ln1548_16_reg_3405_pp0_iter7_reg <= icmp_ln1548_16_reg_3405_pp0_iter6_reg;
        icmp_ln1548_17_reg_3415 <= icmp_ln1548_17_fu_1898_p2;
        icmp_ln1548_17_reg_3415_pp0_iter6_reg <= icmp_ln1548_17_reg_3415;
        icmp_ln1548_17_reg_3415_pp0_iter7_reg <= icmp_ln1548_17_reg_3415_pp0_iter6_reg;
        icmp_ln1548_18_reg_3425 <= icmp_ln1548_18_fu_1913_p2;
        icmp_ln1548_18_reg_3425_pp0_iter6_reg <= icmp_ln1548_18_reg_3425;
        icmp_ln1548_18_reg_3425_pp0_iter7_reg <= icmp_ln1548_18_reg_3425_pp0_iter6_reg;
        icmp_ln1548_1_reg_3255 <= icmp_ln1548_1_fu_1658_p2;
        icmp_ln1548_1_reg_3255_pp0_iter6_reg <= icmp_ln1548_1_reg_3255;
        icmp_ln1548_1_reg_3255_pp0_iter7_reg <= icmp_ln1548_1_reg_3255_pp0_iter6_reg;
        icmp_ln1548_2_reg_3265 <= icmp_ln1548_2_fu_1673_p2;
        icmp_ln1548_2_reg_3265_pp0_iter6_reg <= icmp_ln1548_2_reg_3265;
        icmp_ln1548_2_reg_3265_pp0_iter7_reg <= icmp_ln1548_2_reg_3265_pp0_iter6_reg;
        icmp_ln1548_3_reg_3275 <= icmp_ln1548_3_fu_1688_p2;
        icmp_ln1548_3_reg_3275_pp0_iter6_reg <= icmp_ln1548_3_reg_3275;
        icmp_ln1548_3_reg_3275_pp0_iter7_reg <= icmp_ln1548_3_reg_3275_pp0_iter6_reg;
        icmp_ln1548_4_reg_3285 <= icmp_ln1548_4_fu_1703_p2;
        icmp_ln1548_4_reg_3285_pp0_iter6_reg <= icmp_ln1548_4_reg_3285;
        icmp_ln1548_4_reg_3285_pp0_iter7_reg <= icmp_ln1548_4_reg_3285_pp0_iter6_reg;
        icmp_ln1548_5_reg_3295 <= icmp_ln1548_5_fu_1718_p2;
        icmp_ln1548_5_reg_3295_pp0_iter6_reg <= icmp_ln1548_5_reg_3295;
        icmp_ln1548_5_reg_3295_pp0_iter7_reg <= icmp_ln1548_5_reg_3295_pp0_iter6_reg;
        icmp_ln1548_6_reg_3305 <= icmp_ln1548_6_fu_1733_p2;
        icmp_ln1548_6_reg_3305_pp0_iter6_reg <= icmp_ln1548_6_reg_3305;
        icmp_ln1548_6_reg_3305_pp0_iter7_reg <= icmp_ln1548_6_reg_3305_pp0_iter6_reg;
        icmp_ln1548_7_reg_3315 <= icmp_ln1548_7_fu_1748_p2;
        icmp_ln1548_7_reg_3315_pp0_iter6_reg <= icmp_ln1548_7_reg_3315;
        icmp_ln1548_7_reg_3315_pp0_iter7_reg <= icmp_ln1548_7_reg_3315_pp0_iter6_reg;
        icmp_ln1548_8_reg_3325 <= icmp_ln1548_8_fu_1763_p2;
        icmp_ln1548_8_reg_3325_pp0_iter6_reg <= icmp_ln1548_8_reg_3325;
        icmp_ln1548_8_reg_3325_pp0_iter7_reg <= icmp_ln1548_8_reg_3325_pp0_iter6_reg;
        icmp_ln1548_9_reg_3335 <= icmp_ln1548_9_fu_1778_p2;
        icmp_ln1548_9_reg_3335_pp0_iter6_reg <= icmp_ln1548_9_reg_3335;
        icmp_ln1548_9_reg_3335_pp0_iter7_reg <= icmp_ln1548_9_reg_3335_pp0_iter6_reg;
        icmp_ln1548_reg_3245 <= icmp_ln1548_fu_1643_p2;
        icmp_ln1548_reg_3245_pp0_iter6_reg <= icmp_ln1548_reg_3245;
        icmp_ln1548_reg_3245_pp0_iter7_reg <= icmp_ln1548_reg_3245_pp0_iter6_reg;
        select_ln88_2_reg_2803_pp0_iter2_reg <= select_ln88_2_reg_2803_pp0_iter1_reg;
        tmp_20_reg_2968 <= add_ln712_37_fu_1283_p2[32'd27];
        tmp_21_reg_2984 <= add_ln712_38_fu_1303_p2[32'd27];
        tmp_22_reg_3000 <= add_ln712_39_fu_1323_p2[32'd27];
        tmp_23_reg_3016 <= add_ln712_40_fu_1343_p2[32'd27];
        tmp_24_reg_3032 <= add_ln712_41_fu_1363_p2[32'd27];
        tmp_25_reg_3048 <= add_ln712_42_fu_1383_p2[32'd27];
        tmp_26_reg_3064 <= add_ln712_43_fu_1403_p2[32'd27];
        tmp_27_reg_3080 <= add_ln712_44_fu_1423_p2[32'd27];
        tmp_28_reg_3096 <= add_ln712_45_fu_1443_p2[32'd27];
        tmp_29_reg_3112 <= add_ln712_46_fu_1463_p2[32'd27];
        tmp_30_reg_3128 <= add_ln712_47_fu_1483_p2[32'd27];
        tmp_31_reg_3144 <= add_ln712_48_fu_1503_p2[32'd27];
        tmp_32_reg_3160 <= add_ln712_49_fu_1523_p2[32'd27];
        tmp_33_reg_3176 <= add_ln712_50_fu_1543_p2[32'd27];
        tmp_34_reg_3192 <= add_ln712_51_fu_1563_p2[32'd27];
        tmp_35_reg_3208 <= add_ln712_52_fu_1583_p2[32'd27];
        tmp_36_reg_3224 <= add_ln712_53_fu_1603_p2[32'd27];
        tmp_37_reg_3240 <= add_ln712_54_fu_1623_p2[32'd27];
        tmp_reg_2952 <= add_ln712_fu_1263_p2[32'd27];
        trunc_ln717_10_reg_3490 <= {{add_ln1245_181_fu_2356_p2[45:18]}};
        trunc_ln717_11_reg_3495 <= {{add_ln1245_182_fu_2393_p2[45:18]}};
        trunc_ln717_12_reg_3500 <= {{add_ln1245_183_fu_2430_p2[45:18]}};
        trunc_ln717_13_reg_3505 <= {{add_ln1245_184_fu_2467_p2[45:18]}};
        trunc_ln717_14_reg_3510 <= {{add_ln1245_185_fu_2504_p2[45:18]}};
        trunc_ln717_15_reg_3515 <= {{add_ln1245_186_fu_2541_p2[45:18]}};
        trunc_ln717_16_reg_3520 <= {{add_ln1245_187_fu_2578_p2[45:18]}};
        trunc_ln717_17_reg_3525 <= {{add_ln1245_188_fu_2615_p2[45:18]}};
        trunc_ln717_1_reg_3440 <= {{add_ln1245_171_fu_1986_p2[45:18]}};
        trunc_ln717_2_reg_3445 <= {{add_ln1245_172_fu_2023_p2[45:18]}};
        trunc_ln717_3_reg_3450 <= {{add_ln1245_173_fu_2060_p2[45:18]}};
        trunc_ln717_4_reg_3455 <= {{add_ln1245_174_fu_2097_p2[45:18]}};
        trunc_ln717_5_reg_3460 <= {{add_ln1245_175_fu_2134_p2[45:18]}};
        trunc_ln717_6_reg_3465 <= {{add_ln1245_176_fu_2171_p2[45:18]}};
        trunc_ln717_7_reg_3470 <= {{add_ln1245_177_fu_2208_p2[45:18]}};
        trunc_ln717_8_reg_3475 <= {{add_ln1245_178_fu_2245_p2[45:18]}};
        trunc_ln717_9_reg_3480 <= {{add_ln1245_179_fu_2282_p2[45:18]}};
        trunc_ln717_s_reg_3485 <= {{add_ln1245_180_fu_2319_p2[45:18]}};
        trunc_ln_reg_3435 <= {{add_ln1245_fu_1949_p2[45:18]}};
        zext_ln94_1_reg_2913[8 : 0] <= zext_ln94_1_fu_1179_p1[8 : 0];
        zext_ln94_1_reg_2913_pp0_iter4_reg[8 : 0] <= zext_ln94_1_reg_2913[8 : 0];
        zext_ln94_1_reg_2913_pp0_iter5_reg[8 : 0] <= zext_ln94_1_reg_2913_pp0_iter4_reg[8 : 0];
        zext_ln94_1_reg_2913_pp0_iter6_reg[8 : 0] <= zext_ln94_1_reg_2913_pp0_iter5_reg[8 : 0];
        zext_ln94_1_reg_2913_pp0_iter7_reg[8 : 0] <= zext_ln94_1_reg_2913_pp0_iter6_reg[8 : 0];
        zext_ln94_1_reg_2913_pp0_iter8_reg[8 : 0] <= zext_ln94_1_reg_2913_pp0_iter7_reg[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        select_ln88_2_reg_2803_pp0_iter1_reg <= select_ln88_2_reg_2803;
        select_ln88_reg_2798_pp0_iter1_reg <= select_ln88_reg_2798;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_1083_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln88_2_reg_2803 <= select_ln88_2_fu_1121_p3;
        select_ln88_reg_2798 <= select_ln88_fu_1113_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_0_ce1 = 1'b1;
    end else begin
        all_scores_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_0_we1 = 1'b1;
    end else begin
        all_scores_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_10_ce1 = 1'b1;
    end else begin
        all_scores_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_10_we1 = 1'b1;
    end else begin
        all_scores_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_11_ce1 = 1'b1;
    end else begin
        all_scores_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_11_we1 = 1'b1;
    end else begin
        all_scores_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_12_ce1 = 1'b1;
    end else begin
        all_scores_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_12_we1 = 1'b1;
    end else begin
        all_scores_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_13_ce1 = 1'b1;
    end else begin
        all_scores_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_13_we1 = 1'b1;
    end else begin
        all_scores_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_14_ce1 = 1'b1;
    end else begin
        all_scores_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_14_we1 = 1'b1;
    end else begin
        all_scores_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_15_ce1 = 1'b1;
    end else begin
        all_scores_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_15_we1 = 1'b1;
    end else begin
        all_scores_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_16_ce1 = 1'b1;
    end else begin
        all_scores_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_16_we1 = 1'b1;
    end else begin
        all_scores_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_17_ce1 = 1'b1;
    end else begin
        all_scores_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_17_we1 = 1'b1;
    end else begin
        all_scores_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_18_ce1 = 1'b1;
    end else begin
        all_scores_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_18_we1 = 1'b1;
    end else begin
        all_scores_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_1_ce1 = 1'b1;
    end else begin
        all_scores_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_1_we1 = 1'b1;
    end else begin
        all_scores_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_2_ce1 = 1'b1;
    end else begin
        all_scores_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_2_we1 = 1'b1;
    end else begin
        all_scores_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_3_ce1 = 1'b1;
    end else begin
        all_scores_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_3_we1 = 1'b1;
    end else begin
        all_scores_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_4_ce1 = 1'b1;
    end else begin
        all_scores_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_4_we1 = 1'b1;
    end else begin
        all_scores_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_5_ce1 = 1'b1;
    end else begin
        all_scores_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_5_we1 = 1'b1;
    end else begin
        all_scores_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_6_ce1 = 1'b1;
    end else begin
        all_scores_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_6_we1 = 1'b1;
    end else begin
        all_scores_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_7_ce1 = 1'b1;
    end else begin
        all_scores_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_7_we1 = 1'b1;
    end else begin
        all_scores_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_8_ce1 = 1'b1;
    end else begin
        all_scores_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_8_we1 = 1'b1;
    end else begin
        all_scores_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_9_ce1 = 1'b1;
    end else begin
        all_scores_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        all_scores_V_9_we1 = 1'b1;
    end else begin
        all_scores_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln88_fu_1083_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_478;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n1_load = n1_fu_470;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_474;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_source_V_ce0 = 1'b1;
    end else begin
        scores_source_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_0_ce0 = 1'b1;
    end else begin
        scores_target_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_10_ce0 = 1'b1;
    end else begin
        scores_target_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_11_ce0 = 1'b1;
    end else begin
        scores_target_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_12_ce0 = 1'b1;
    end else begin
        scores_target_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_13_ce0 = 1'b1;
    end else begin
        scores_target_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_14_ce0 = 1'b1;
    end else begin
        scores_target_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_15_ce0 = 1'b1;
    end else begin
        scores_target_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_16_ce0 = 1'b1;
    end else begin
        scores_target_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_17_ce0 = 1'b1;
    end else begin
        scores_target_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_18_ce0 = 1'b1;
    end else begin
        scores_target_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_1_ce0 = 1'b1;
    end else begin
        scores_target_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_2_ce0 = 1'b1;
    end else begin
        scores_target_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_3_ce0 = 1'b1;
    end else begin
        scores_target_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_4_ce0 = 1'b1;
    end else begin
        scores_target_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_5_ce0 = 1'b1;
    end else begin
        scores_target_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_6_ce0 = 1'b1;
    end else begin
        scores_target_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_7_ce0 = 1'b1;
    end else begin
        scores_target_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_8_ce0 = 1'b1;
    end else begin
        scores_target_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scores_target_V_9_ce0 = 1'b1;
    end else begin
        scores_target_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_171_fu_1986_p2 = ($signed(zext_ln712_fu_1979_p1) + $signed(sext_ln712_1_fu_1983_p1));

assign add_ln1245_172_fu_2023_p2 = ($signed(zext_ln712_6_fu_2016_p1) + $signed(sext_ln712_2_fu_2020_p1));

assign add_ln1245_173_fu_2060_p2 = ($signed(zext_ln712_7_fu_2053_p1) + $signed(sext_ln712_3_fu_2057_p1));

assign add_ln1245_174_fu_2097_p2 = ($signed(zext_ln712_8_fu_2090_p1) + $signed(sext_ln712_4_fu_2094_p1));

assign add_ln1245_175_fu_2134_p2 = ($signed(zext_ln712_9_fu_2127_p1) + $signed(sext_ln712_5_fu_2131_p1));

assign add_ln1245_176_fu_2171_p2 = ($signed(zext_ln712_10_fu_2164_p1) + $signed(sext_ln712_6_fu_2168_p1));

assign add_ln1245_177_fu_2208_p2 = ($signed(zext_ln712_11_fu_2201_p1) + $signed(sext_ln712_7_fu_2205_p1));

assign add_ln1245_178_fu_2245_p2 = ($signed(zext_ln712_12_fu_2238_p1) + $signed(sext_ln712_8_fu_2242_p1));

assign add_ln1245_179_fu_2282_p2 = ($signed(zext_ln712_13_fu_2275_p1) + $signed(sext_ln712_9_fu_2279_p1));

assign add_ln1245_180_fu_2319_p2 = ($signed(zext_ln712_14_fu_2312_p1) + $signed(sext_ln712_10_fu_2316_p1));

assign add_ln1245_181_fu_2356_p2 = ($signed(zext_ln712_15_fu_2349_p1) + $signed(sext_ln712_11_fu_2353_p1));

assign add_ln1245_182_fu_2393_p2 = ($signed(zext_ln712_16_fu_2386_p1) + $signed(sext_ln712_12_fu_2390_p1));

assign add_ln1245_183_fu_2430_p2 = ($signed(zext_ln712_17_fu_2423_p1) + $signed(sext_ln712_13_fu_2427_p1));

assign add_ln1245_184_fu_2467_p2 = ($signed(zext_ln712_18_fu_2460_p1) + $signed(sext_ln712_14_fu_2464_p1));

assign add_ln1245_185_fu_2504_p2 = ($signed(zext_ln712_19_fu_2497_p1) + $signed(sext_ln712_15_fu_2501_p1));

assign add_ln1245_186_fu_2541_p2 = ($signed(zext_ln712_20_fu_2534_p1) + $signed(sext_ln712_16_fu_2538_p1));

assign add_ln1245_187_fu_2578_p2 = ($signed(zext_ln712_21_fu_2571_p1) + $signed(sext_ln712_17_fu_2575_p1));

assign add_ln1245_188_fu_2615_p2 = ($signed(zext_ln712_22_fu_2608_p1) + $signed(sext_ln712_18_fu_2612_p1));

assign add_ln1245_fu_1949_p2 = ($signed(zext_ln712_5_fu_1942_p1) + $signed(sext_ln712_fu_1946_p1));

assign add_ln1548_10_fu_1469_p2 = (trunc_ln88_10_fu_1223_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_11_fu_1489_p2 = (trunc_ln88_11_fu_1227_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_12_fu_1509_p2 = (trunc_ln88_12_fu_1231_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_13_fu_1529_p2 = (trunc_ln88_13_fu_1235_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_14_fu_1549_p2 = (trunc_ln88_14_fu_1239_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_15_fu_1569_p2 = (trunc_ln88_15_fu_1243_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_16_fu_1589_p2 = (trunc_ln88_16_fu_1247_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_17_fu_1609_p2 = (trunc_ln88_17_fu_1251_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_18_fu_1629_p2 = (trunc_ln88_18_fu_1255_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_1_fu_1289_p2 = (trunc_ln88_1_fu_1187_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_2_fu_1309_p2 = (trunc_ln88_2_fu_1191_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_3_fu_1329_p2 = (trunc_ln88_3_fu_1195_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_4_fu_1349_p2 = (trunc_ln88_4_fu_1199_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_5_fu_1369_p2 = (trunc_ln88_5_fu_1203_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_6_fu_1389_p2 = (trunc_ln88_6_fu_1207_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_7_fu_1409_p2 = (trunc_ln88_7_fu_1211_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_8_fu_1429_p2 = (trunc_ln88_8_fu_1215_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_9_fu_1449_p2 = (trunc_ln88_9_fu_1219_p1 + trunc_ln712_fu_1259_p1);

assign add_ln1548_fu_1269_p2 = (trunc_ln88_fu_1183_p1 + trunc_ln712_fu_1259_p1);

assign add_ln712_37_fu_1283_p2 = (scores_target_V_1_q0 + scores_source_V_q0);

assign add_ln712_38_fu_1303_p2 = (scores_target_V_2_q0 + scores_source_V_q0);

assign add_ln712_39_fu_1323_p2 = (scores_target_V_3_q0 + scores_source_V_q0);

assign add_ln712_40_fu_1343_p2 = (scores_target_V_4_q0 + scores_source_V_q0);

assign add_ln712_41_fu_1363_p2 = (scores_target_V_5_q0 + scores_source_V_q0);

assign add_ln712_42_fu_1383_p2 = (scores_target_V_6_q0 + scores_source_V_q0);

assign add_ln712_43_fu_1403_p2 = (scores_target_V_7_q0 + scores_source_V_q0);

assign add_ln712_44_fu_1423_p2 = (scores_target_V_8_q0 + scores_source_V_q0);

assign add_ln712_45_fu_1443_p2 = (scores_target_V_9_q0 + scores_source_V_q0);

assign add_ln712_46_fu_1463_p2 = (scores_target_V_10_q0 + scores_source_V_q0);

assign add_ln712_47_fu_1483_p2 = (scores_target_V_11_q0 + scores_source_V_q0);

assign add_ln712_48_fu_1503_p2 = (scores_target_V_12_q0 + scores_source_V_q0);

assign add_ln712_49_fu_1523_p2 = (scores_target_V_13_q0 + scores_source_V_q0);

assign add_ln712_50_fu_1543_p2 = (scores_target_V_14_q0 + scores_source_V_q0);

assign add_ln712_51_fu_1563_p2 = (scores_target_V_15_q0 + scores_source_V_q0);

assign add_ln712_52_fu_1583_p2 = (scores_target_V_16_q0 + scores_source_V_q0);

assign add_ln712_53_fu_1603_p2 = (scores_target_V_17_q0 + scores_source_V_q0);

assign add_ln712_54_fu_1623_p2 = (scores_target_V_18_q0 + scores_source_V_q0);

assign add_ln712_fu_1263_p2 = (scores_target_V_0_q0 + scores_source_V_q0);

assign add_ln88_1_fu_1089_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln88_fu_1101_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln89_fu_1133_p2 = (select_ln88_fu_1113_p3 + 5'd1);

assign all_scores_V_0_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_0_d1 = trunc_ln_reg_3435;

assign all_scores_V_10_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_10_d1 = trunc_ln717_s_reg_3485;

assign all_scores_V_11_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_11_d1 = trunc_ln717_10_reg_3490;

assign all_scores_V_12_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_12_d1 = trunc_ln717_11_reg_3495;

assign all_scores_V_13_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_13_d1 = trunc_ln717_12_reg_3500;

assign all_scores_V_14_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_14_d1 = trunc_ln717_13_reg_3505;

assign all_scores_V_15_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_15_d1 = trunc_ln717_14_reg_3510;

assign all_scores_V_16_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_16_d1 = trunc_ln717_15_reg_3515;

assign all_scores_V_17_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_17_d1 = trunc_ln717_16_reg_3520;

assign all_scores_V_18_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_18_d1 = trunc_ln717_17_reg_3525;

assign all_scores_V_1_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_1_d1 = trunc_ln717_1_reg_3440;

assign all_scores_V_2_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_2_d1 = trunc_ln717_2_reg_3445;

assign all_scores_V_3_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_3_d1 = trunc_ln717_3_reg_3450;

assign all_scores_V_4_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_4_d1 = trunc_ln717_4_reg_3455;

assign all_scores_V_5_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_5_d1 = trunc_ln717_5_reg_3460;

assign all_scores_V_6_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_6_d1 = trunc_ln717_6_reg_3465;

assign all_scores_V_7_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_7_d1 = trunc_ln717_7_reg_3470;

assign all_scores_V_8_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_8_d1 = trunc_ln717_8_reg_3475;

assign all_scores_V_9_address1 = zext_ln94_1_reg_2913_pp0_iter8_reg;

assign all_scores_V_9_d1 = trunc_ln717_9_reg_3480;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_2631_p0 = grp_fu_2631_p00;

assign grp_fu_2631_p00 = select_ln88_2_fu_1121_p3;

assign grp_fu_2631_p1 = 9'd100;

assign grp_fu_2631_p2 = grp_fu_2631_p20;

assign grp_fu_2631_p20 = select_ln88_reg_2798_pp0_iter1_reg;

assign grp_fu_2640_p1 = 45'd52428;

assign grp_fu_2647_p1 = 45'd52428;

assign grp_fu_2654_p1 = 45'd52428;

assign grp_fu_2661_p1 = 45'd52428;

assign grp_fu_2668_p1 = 45'd52428;

assign grp_fu_2675_p1 = 45'd52428;

assign grp_fu_2682_p1 = 45'd52428;

assign grp_fu_2689_p1 = 45'd52428;

assign grp_fu_2696_p1 = 45'd52428;

assign grp_fu_2703_p1 = 45'd52428;

assign grp_fu_2710_p1 = 45'd52428;

assign grp_fu_2717_p1 = 45'd52428;

assign grp_fu_2724_p1 = 45'd52428;

assign grp_fu_2731_p1 = 45'd52428;

assign grp_fu_2738_p1 = 45'd52428;

assign grp_fu_2745_p1 = 45'd52428;

assign grp_fu_2752_p1 = 45'd52428;

assign grp_fu_2759_p1 = 45'd52428;

assign grp_fu_2766_p1 = 45'd52428;

assign icmp_ln1548_10_fu_1793_p2 = (($signed(add_ln712_46_reg_3101) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_11_fu_1808_p2 = (($signed(add_ln712_47_reg_3117) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_12_fu_1823_p2 = (($signed(add_ln712_48_reg_3133) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_13_fu_1838_p2 = (($signed(add_ln712_49_reg_3149) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_14_fu_1853_p2 = (($signed(add_ln712_50_reg_3165) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_15_fu_1868_p2 = (($signed(add_ln712_51_reg_3181) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_16_fu_1883_p2 = (($signed(add_ln712_52_reg_3197) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_17_fu_1898_p2 = (($signed(add_ln712_53_reg_3213) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_18_fu_1913_p2 = (($signed(add_ln712_54_reg_3229) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_1_fu_1658_p2 = (($signed(add_ln712_37_reg_2957) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_2_fu_1673_p2 = (($signed(add_ln712_38_reg_2973) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_3_fu_1688_p2 = (($signed(add_ln712_39_reg_2989) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_4_fu_1703_p2 = (($signed(add_ln712_40_reg_3005) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_5_fu_1718_p2 = (($signed(add_ln712_41_reg_3021) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_6_fu_1733_p2 = (($signed(add_ln712_42_reg_3037) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_7_fu_1748_p2 = (($signed(add_ln712_43_reg_3053) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_8_fu_1763_p2 = (($signed(add_ln712_44_reg_3069) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_9_fu_1778_p2 = (($signed(add_ln712_45_reg_3085) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1548_fu_1643_p2 = (($signed(add_ln712_reg_2941) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_1083_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_1107_p2 = ((ap_sig_allocacmp_n1_load == 5'd19) ? 1'b1 : 1'b0);

assign scores_source_V_address0 = zext_ln94_1_fu_1179_p1;

assign scores_target_V_0_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_10_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_11_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_12_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_13_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_14_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_15_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_16_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_17_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_18_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_1_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_2_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_3_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_4_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_5_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_6_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_7_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_8_address0 = zext_ln88_fu_1157_p1;

assign scores_target_V_9_address0 = zext_ln88_fu_1157_p1;

assign select_ln88_2_fu_1121_p3 = ((icmp_ln89_fu_1107_p2[0:0] == 1'b1) ? add_ln88_fu_1101_p2 : ap_sig_allocacmp_nh_load);

assign select_ln88_fu_1113_p3 = ((icmp_ln89_fu_1107_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n1_load);

assign select_ln92_10_fu_2298_p3 = ((icmp_ln1548_10_reg_3345_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_10_reg_3107_pp0_iter7_reg : 27'd0);

assign select_ln92_11_fu_2335_p3 = ((icmp_ln1548_11_reg_3355_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_11_reg_3123_pp0_iter7_reg : 27'd0);

assign select_ln92_12_fu_2372_p3 = ((icmp_ln1548_12_reg_3365_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_12_reg_3139_pp0_iter7_reg : 27'd0);

assign select_ln92_13_fu_2409_p3 = ((icmp_ln1548_13_reg_3375_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_13_reg_3155_pp0_iter7_reg : 27'd0);

assign select_ln92_14_fu_2446_p3 = ((icmp_ln1548_14_reg_3385_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_14_reg_3171_pp0_iter7_reg : 27'd0);

assign select_ln92_15_fu_2483_p3 = ((icmp_ln1548_15_reg_3395_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_15_reg_3187_pp0_iter7_reg : 27'd0);

assign select_ln92_16_fu_2520_p3 = ((icmp_ln1548_16_reg_3405_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_16_reg_3203_pp0_iter7_reg : 27'd0);

assign select_ln92_17_fu_2557_p3 = ((icmp_ln1548_17_reg_3415_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_17_reg_3219_pp0_iter7_reg : 27'd0);

assign select_ln92_18_fu_2594_p3 = ((icmp_ln1548_18_reg_3425_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_18_reg_3235_pp0_iter7_reg : 27'd0);

assign select_ln92_1_fu_1965_p3 = ((icmp_ln1548_1_reg_3255_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_1_reg_2963_pp0_iter7_reg : 27'd0);

assign select_ln92_2_fu_2002_p3 = ((icmp_ln1548_2_reg_3265_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_2_reg_2979_pp0_iter7_reg : 27'd0);

assign select_ln92_3_fu_2039_p3 = ((icmp_ln1548_3_reg_3275_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_3_reg_2995_pp0_iter7_reg : 27'd0);

assign select_ln92_4_fu_2076_p3 = ((icmp_ln1548_4_reg_3285_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_4_reg_3011_pp0_iter7_reg : 27'd0);

assign select_ln92_5_fu_2113_p3 = ((icmp_ln1548_5_reg_3295_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_5_reg_3027_pp0_iter7_reg : 27'd0);

assign select_ln92_6_fu_2150_p3 = ((icmp_ln1548_6_reg_3305_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_6_reg_3043_pp0_iter7_reg : 27'd0);

assign select_ln92_7_fu_2187_p3 = ((icmp_ln1548_7_reg_3315_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_7_reg_3059_pp0_iter7_reg : 27'd0);

assign select_ln92_8_fu_2224_p3 = ((icmp_ln1548_8_reg_3325_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_8_reg_3075_pp0_iter7_reg : 27'd0);

assign select_ln92_9_fu_2261_p3 = ((icmp_ln1548_9_reg_3335_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_9_reg_3091_pp0_iter7_reg : 27'd0);

assign select_ln92_fu_1928_p3 = ((icmp_ln1548_reg_3245_pp0_iter7_reg[0:0] == 1'b1) ? add_ln1548_reg_2947_pp0_iter7_reg : 27'd0);

assign select_ln93_10_fu_1798_p3 = ((tmp_29_reg_3112[0:0] == 1'b1) ? add_ln712_46_reg_3101 : 28'd0);

assign select_ln93_11_fu_1813_p3 = ((tmp_30_reg_3128[0:0] == 1'b1) ? add_ln712_47_reg_3117 : 28'd0);

assign select_ln93_12_fu_1828_p3 = ((tmp_31_reg_3144[0:0] == 1'b1) ? add_ln712_48_reg_3133 : 28'd0);

assign select_ln93_13_fu_1843_p3 = ((tmp_32_reg_3160[0:0] == 1'b1) ? add_ln712_49_reg_3149 : 28'd0);

assign select_ln93_14_fu_1858_p3 = ((tmp_33_reg_3176[0:0] == 1'b1) ? add_ln712_50_reg_3165 : 28'd0);

assign select_ln93_15_fu_1873_p3 = ((tmp_34_reg_3192[0:0] == 1'b1) ? add_ln712_51_reg_3181 : 28'd0);

assign select_ln93_16_fu_1888_p3 = ((tmp_35_reg_3208[0:0] == 1'b1) ? add_ln712_52_reg_3197 : 28'd0);

assign select_ln93_17_fu_1903_p3 = ((tmp_36_reg_3224[0:0] == 1'b1) ? add_ln712_53_reg_3213 : 28'd0);

assign select_ln93_18_fu_1918_p3 = ((tmp_37_reg_3240[0:0] == 1'b1) ? add_ln712_54_reg_3229 : 28'd0);

assign select_ln93_1_fu_1663_p3 = ((tmp_20_reg_2968[0:0] == 1'b1) ? add_ln712_37_reg_2957 : 28'd0);

assign select_ln93_2_fu_1678_p3 = ((tmp_21_reg_2984[0:0] == 1'b1) ? add_ln712_38_reg_2973 : 28'd0);

assign select_ln93_3_fu_1693_p3 = ((tmp_22_reg_3000[0:0] == 1'b1) ? add_ln712_39_reg_2989 : 28'd0);

assign select_ln93_4_fu_1708_p3 = ((tmp_23_reg_3016[0:0] == 1'b1) ? add_ln712_40_reg_3005 : 28'd0);

assign select_ln93_5_fu_1723_p3 = ((tmp_24_reg_3032[0:0] == 1'b1) ? add_ln712_41_reg_3021 : 28'd0);

assign select_ln93_6_fu_1738_p3 = ((tmp_25_reg_3048[0:0] == 1'b1) ? add_ln712_42_reg_3037 : 28'd0);

assign select_ln93_7_fu_1753_p3 = ((tmp_26_reg_3064[0:0] == 1'b1) ? add_ln712_43_reg_3053 : 28'd0);

assign select_ln93_8_fu_1768_p3 = ((tmp_27_reg_3080[0:0] == 1'b1) ? add_ln712_44_reg_3069 : 28'd0);

assign select_ln93_9_fu_1783_p3 = ((tmp_28_reg_3096[0:0] == 1'b1) ? add_ln712_45_reg_3085 : 28'd0);

assign select_ln93_fu_1648_p3 = ((tmp_reg_2952[0:0] == 1'b1) ? add_ln712_reg_2941 : 28'd0);

assign sext_ln712_10_fu_2316_p1 = grp_fu_2710_p2;

assign sext_ln712_11_fu_2353_p1 = grp_fu_2717_p2;

assign sext_ln712_12_fu_2390_p1 = grp_fu_2724_p2;

assign sext_ln712_13_fu_2427_p1 = grp_fu_2731_p2;

assign sext_ln712_14_fu_2464_p1 = grp_fu_2738_p2;

assign sext_ln712_15_fu_2501_p1 = grp_fu_2745_p2;

assign sext_ln712_16_fu_2538_p1 = grp_fu_2752_p2;

assign sext_ln712_17_fu_2575_p1 = grp_fu_2759_p2;

assign sext_ln712_18_fu_2612_p1 = grp_fu_2766_p2;

assign sext_ln712_1_fu_1983_p1 = grp_fu_2647_p2;

assign sext_ln712_2_fu_2020_p1 = grp_fu_2654_p2;

assign sext_ln712_3_fu_2057_p1 = grp_fu_2661_p2;

assign sext_ln712_4_fu_2094_p1 = grp_fu_2668_p2;

assign sext_ln712_5_fu_2131_p1 = grp_fu_2675_p2;

assign sext_ln712_6_fu_2168_p1 = grp_fu_2682_p2;

assign sext_ln712_7_fu_2205_p1 = grp_fu_2689_p2;

assign sext_ln712_8_fu_2242_p1 = grp_fu_2696_p2;

assign sext_ln712_9_fu_2279_p1 = grp_fu_2703_p2;

assign sext_ln712_fu_1946_p1 = grp_fu_2640_p2;

assign shl_ln737_166_fu_2008_p3 = {{select_ln92_2_fu_2002_p3}, {18'd0}};

assign shl_ln737_167_fu_2045_p3 = {{select_ln92_3_fu_2039_p3}, {18'd0}};

assign shl_ln737_168_fu_2082_p3 = {{select_ln92_4_fu_2076_p3}, {18'd0}};

assign shl_ln737_169_fu_2119_p3 = {{select_ln92_5_fu_2113_p3}, {18'd0}};

assign shl_ln737_170_fu_2156_p3 = {{select_ln92_6_fu_2150_p3}, {18'd0}};

assign shl_ln737_171_fu_2193_p3 = {{select_ln92_7_fu_2187_p3}, {18'd0}};

assign shl_ln737_172_fu_2230_p3 = {{select_ln92_8_fu_2224_p3}, {18'd0}};

assign shl_ln737_173_fu_2267_p3 = {{select_ln92_9_fu_2261_p3}, {18'd0}};

assign shl_ln737_174_fu_2304_p3 = {{select_ln92_10_fu_2298_p3}, {18'd0}};

assign shl_ln737_175_fu_2341_p3 = {{select_ln92_11_fu_2335_p3}, {18'd0}};

assign shl_ln737_176_fu_2378_p3 = {{select_ln92_12_fu_2372_p3}, {18'd0}};

assign shl_ln737_177_fu_2415_p3 = {{select_ln92_13_fu_2409_p3}, {18'd0}};

assign shl_ln737_178_fu_2452_p3 = {{select_ln92_14_fu_2446_p3}, {18'd0}};

assign shl_ln737_179_fu_2489_p3 = {{select_ln92_15_fu_2483_p3}, {18'd0}};

assign shl_ln737_180_fu_2526_p3 = {{select_ln92_16_fu_2520_p3}, {18'd0}};

assign shl_ln737_181_fu_2563_p3 = {{select_ln92_17_fu_2557_p3}, {18'd0}};

assign shl_ln737_182_fu_2600_p3 = {{select_ln92_18_fu_2594_p3}, {18'd0}};

assign shl_ln737_s_fu_1971_p3 = {{select_ln92_1_fu_1965_p3}, {18'd0}};

assign shl_ln_fu_1934_p3 = {{select_ln92_fu_1928_p3}, {18'd0}};

assign trunc_ln712_fu_1259_p1 = scores_source_V_q0[26:0];

assign trunc_ln88_10_fu_1223_p1 = scores_target_V_10_q0[26:0];

assign trunc_ln88_11_fu_1227_p1 = scores_target_V_11_q0[26:0];

assign trunc_ln88_12_fu_1231_p1 = scores_target_V_12_q0[26:0];

assign trunc_ln88_13_fu_1235_p1 = scores_target_V_13_q0[26:0];

assign trunc_ln88_14_fu_1239_p1 = scores_target_V_14_q0[26:0];

assign trunc_ln88_15_fu_1243_p1 = scores_target_V_15_q0[26:0];

assign trunc_ln88_16_fu_1247_p1 = scores_target_V_16_q0[26:0];

assign trunc_ln88_17_fu_1251_p1 = scores_target_V_17_q0[26:0];

assign trunc_ln88_18_fu_1255_p1 = scores_target_V_18_q0[26:0];

assign trunc_ln88_1_fu_1187_p1 = scores_target_V_1_q0[26:0];

assign trunc_ln88_2_fu_1191_p1 = scores_target_V_2_q0[26:0];

assign trunc_ln88_3_fu_1195_p1 = scores_target_V_3_q0[26:0];

assign trunc_ln88_4_fu_1199_p1 = scores_target_V_4_q0[26:0];

assign trunc_ln88_5_fu_1203_p1 = scores_target_V_5_q0[26:0];

assign trunc_ln88_6_fu_1207_p1 = scores_target_V_6_q0[26:0];

assign trunc_ln88_7_fu_1211_p1 = scores_target_V_7_q0[26:0];

assign trunc_ln88_8_fu_1215_p1 = scores_target_V_8_q0[26:0];

assign trunc_ln88_9_fu_1219_p1 = scores_target_V_9_q0[26:0];

assign trunc_ln88_fu_1183_p1 = scores_target_V_0_q0[26:0];

assign zext_ln712_10_fu_2164_p1 = shl_ln737_170_fu_2156_p3;

assign zext_ln712_11_fu_2201_p1 = shl_ln737_171_fu_2193_p3;

assign zext_ln712_12_fu_2238_p1 = shl_ln737_172_fu_2230_p3;

assign zext_ln712_13_fu_2275_p1 = shl_ln737_173_fu_2267_p3;

assign zext_ln712_14_fu_2312_p1 = shl_ln737_174_fu_2304_p3;

assign zext_ln712_15_fu_2349_p1 = shl_ln737_175_fu_2341_p3;

assign zext_ln712_16_fu_2386_p1 = shl_ln737_176_fu_2378_p3;

assign zext_ln712_17_fu_2423_p1 = shl_ln737_177_fu_2415_p3;

assign zext_ln712_18_fu_2460_p1 = shl_ln737_178_fu_2452_p3;

assign zext_ln712_19_fu_2497_p1 = shl_ln737_179_fu_2489_p3;

assign zext_ln712_20_fu_2534_p1 = shl_ln737_180_fu_2526_p3;

assign zext_ln712_21_fu_2571_p1 = shl_ln737_181_fu_2563_p3;

assign zext_ln712_22_fu_2608_p1 = shl_ln737_182_fu_2600_p3;

assign zext_ln712_5_fu_1942_p1 = shl_ln_fu_1934_p3;

assign zext_ln712_6_fu_2016_p1 = shl_ln737_166_fu_2008_p3;

assign zext_ln712_7_fu_2053_p1 = shl_ln737_167_fu_2045_p3;

assign zext_ln712_8_fu_2090_p1 = shl_ln737_168_fu_2082_p3;

assign zext_ln712_9_fu_2127_p1 = shl_ln737_169_fu_2119_p3;

assign zext_ln712_fu_1979_p1 = shl_ln737_s_fu_1971_p3;

assign zext_ln88_fu_1157_p1 = select_ln88_2_reg_2803_pp0_iter2_reg;

assign zext_ln94_1_fu_1179_p1 = grp_fu_2631_p3;

always @ (posedge ap_clk) begin
    zext_ln94_1_reg_2913[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln94_1_reg_2913_pp0_iter4_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln94_1_reg_2913_pp0_iter5_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln94_1_reg_2913_pp0_iter6_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln94_1_reg_2913_pp0_iter7_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln94_1_reg_2913_pp0_iter8_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //GAT_compute_one_graph_compute_all_scores
