|Sdram_Tx_Rx_Top
clk_24M => clk_24M.IN1
rst_n => rst_n.IN4
rs232_rx => rs232_rx.IN1
rs232_tx <= Uart_Byte_Tx:Uart_Byte_Tx_inst.rs232_tx
sdram_clk <= Sdram_Top:Sdram_Top_inst.sdram_clk
sdram_cke <= Sdram_Top:Sdram_Top_inst.sdram_cke
sdram_cs_n <= Sdram_Top:Sdram_Top_inst.sdram_cs_n
sdram_ras_n <= Sdram_Top:Sdram_Top_inst.sdram_ras_n
sdram_cas_n <= Sdram_Top:Sdram_Top_inst.sdram_cas_n
sdram_we_n <= Sdram_Top:Sdram_Top_inst.sdram_we_n
sdram_bank[0] <= Sdram_Top:Sdram_Top_inst.sdram_bank
sdram_bank[1] <= Sdram_Top:Sdram_Top_inst.sdram_bank
sdram_addr[0] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[1] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[2] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[3] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[4] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[5] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[6] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[7] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[8] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[9] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[10] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[11] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_data[0] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[1] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[2] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[3] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[4] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[5] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[6] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[7] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[8] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[9] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[10] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[11] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[12] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[13] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[14] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[15] <> Sdram_Top:Sdram_Top_inst.sdram_data


|Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst|altpll:altpll_component
inclk[0] => Clk_PLL_altpll:auto_generated.inclk[0]
inclk[1] => Clk_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Sdram_Tx_Rx_Top|Clk_PLL:Clk_PLL_inst|altpll:altpll_component|Clk_PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Sdram_Tx_Rx_Top|Uart_Byte_Rx:Uart_Byte_Rx_inst
clk => uart_state~reg0.CLK
clk => data_byte[0]~reg0.CLK
clk => data_byte[1]~reg0.CLK
clk => data_byte[2]~reg0.CLK
clk => data_byte[3]~reg0.CLK
clk => data_byte[4]~reg0.CLK
clk => data_byte[5]~reg0.CLK
clk => data_byte[6]~reg0.CLK
clk => data_byte[7]~reg0.CLK
clk => r_data_byte[0][0].CLK
clk => r_data_byte[0][1].CLK
clk => r_data_byte[0][2].CLK
clk => r_data_byte[1][0].CLK
clk => r_data_byte[1][1].CLK
clk => r_data_byte[1][2].CLK
clk => r_data_byte[2][0].CLK
clk => r_data_byte[2][1].CLK
clk => r_data_byte[2][2].CLK
clk => r_data_byte[3][0].CLK
clk => r_data_byte[3][1].CLK
clk => r_data_byte[3][2].CLK
clk => r_data_byte[4][0].CLK
clk => r_data_byte[4][1].CLK
clk => r_data_byte[4][2].CLK
clk => r_data_byte[5][0].CLK
clk => r_data_byte[5][1].CLK
clk => r_data_byte[5][2].CLK
clk => r_data_byte[6][0].CLK
clk => r_data_byte[6][1].CLK
clk => r_data_byte[6][2].CLK
clk => r_data_byte[7][0].CLK
clk => r_data_byte[7][1].CLK
clk => r_data_byte[7][2].CLK
clk => START_BIT[0].CLK
clk => START_BIT[1].CLK
clk => START_BIT[2].CLK
clk => rx_done~reg0.CLK
clk => tmp1_rs232_rx.CLK
clk => tmp0_rs232_rx.CLK
clk => s1_rs232_rx.CLK
clk => s0_rs232_rx.CLK
clk => bps_cnt[0].CLK
clk => bps_cnt[1].CLK
clk => bps_cnt[2].CLK
clk => bps_cnt[3].CLK
clk => bps_cnt[4].CLK
clk => bps_cnt[5].CLK
clk => bps_cnt[6].CLK
clk => bps_cnt[7].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => bps_clk.CLK
clk => bps_DR[0].CLK
clk => bps_DR[1].CLK
clk => bps_DR[2].CLK
clk => bps_DR[3].CLK
clk => bps_DR[4].CLK
clk => bps_DR[5].CLK
clk => bps_DR[6].CLK
clk => bps_DR[7].CLK
clk => bps_DR[8].CLK
clk => bps_DR[9].CLK
clk => bps_DR[10].CLK
clk => bps_DR[11].CLK
clk => bps_DR[12].CLK
clk => bps_DR[13].CLK
clk => bps_DR[14].CLK
clk => bps_DR[15].CLK
rst_n => bps_DR[0].ACLR
rst_n => bps_DR[1].ACLR
rst_n => bps_DR[2].ACLR
rst_n => bps_DR[3].ACLR
rst_n => bps_DR[4].ACLR
rst_n => bps_DR[5].ACLR
rst_n => bps_DR[6].ACLR
rst_n => bps_DR[7].ACLR
rst_n => bps_DR[8].ACLR
rst_n => bps_DR[9].ACLR
rst_n => bps_DR[10].ACLR
rst_n => bps_DR[11].ACLR
rst_n => bps_DR[12].ACLR
rst_n => bps_DR[13].ACLR
rst_n => bps_DR[14].ACLR
rst_n => bps_DR[15].ACLR
rst_n => data_byte[0]~reg0.ACLR
rst_n => data_byte[1]~reg0.ACLR
rst_n => data_byte[2]~reg0.ACLR
rst_n => data_byte[3]~reg0.ACLR
rst_n => data_byte[4]~reg0.ACLR
rst_n => data_byte[5]~reg0.ACLR
rst_n => data_byte[6]~reg0.ACLR
rst_n => data_byte[7]~reg0.ACLR
rst_n => uart_state~reg0.ACLR
rst_n => rx_done~reg0.ACLR
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[15].ACLR
rst_n => bps_clk.ACLR
rst_n => bps_cnt[0].ACLR
rst_n => bps_cnt[1].ACLR
rst_n => bps_cnt[2].ACLR
rst_n => bps_cnt[3].ACLR
rst_n => bps_cnt[4].ACLR
rst_n => bps_cnt[5].ACLR
rst_n => bps_cnt[6].ACLR
rst_n => bps_cnt[7].ACLR
rst_n => s1_rs232_rx.ACLR
rst_n => s0_rs232_rx.ACLR
rst_n => tmp1_rs232_rx.ACLR
rst_n => tmp0_rs232_rx.ACLR
rst_n => r_data_byte[0][0].ACLR
rst_n => r_data_byte[0][1].ACLR
rst_n => r_data_byte[0][2].ACLR
rst_n => r_data_byte[1][0].ACLR
rst_n => r_data_byte[1][1].ACLR
rst_n => r_data_byte[1][2].ACLR
rst_n => r_data_byte[2][0].ACLR
rst_n => r_data_byte[2][1].ACLR
rst_n => r_data_byte[2][2].ACLR
rst_n => r_data_byte[3][0].ACLR
rst_n => r_data_byte[3][1].ACLR
rst_n => r_data_byte[3][2].ACLR
rst_n => r_data_byte[4][0].ACLR
rst_n => r_data_byte[4][1].ACLR
rst_n => r_data_byte[4][2].ACLR
rst_n => r_data_byte[5][0].ACLR
rst_n => r_data_byte[5][1].ACLR
rst_n => r_data_byte[5][2].ACLR
rst_n => r_data_byte[6][0].ACLR
rst_n => r_data_byte[6][1].ACLR
rst_n => r_data_byte[6][2].ACLR
rst_n => r_data_byte[7][0].ACLR
rst_n => r_data_byte[7][1].ACLR
rst_n => r_data_byte[7][2].ACLR
rst_n => START_BIT[0].ACLR
rst_n => START_BIT[1].ACLR
rst_n => START_BIT[2].ACLR
baud_set[0] => Decoder0.IN3
baud_set[0] => Decoder1.IN2
baud_set[1] => Decoder0.IN2
baud_set[2] => Decoder0.IN1
baud_set[2] => Decoder1.IN1
baud_set[3] => Decoder0.IN0
baud_set[3] => Decoder1.IN0
rs232_rx => s0_rs232_rx.DATAIN
uart_state <= uart_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[0] <= data_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[1] <= data_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[2] <= data_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[3] <= data_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[4] <= data_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[5] <= data_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[6] <= data_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_byte[7] <= data_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Sdram_Tx_Rx_Top|Uart_Byte_Tx:Uart_Byte_Tx_inst
clk => uart_state~reg0.CLK
clk => tx_done~reg0.CLK
clk => rs232_tx~reg0.CLK
clk => r_data_byte[0].CLK
clk => r_data_byte[1].CLK
clk => r_data_byte[2].CLK
clk => r_data_byte[3].CLK
clk => r_data_byte[4].CLK
clk => r_data_byte[5].CLK
clk => r_data_byte[6].CLK
clk => r_data_byte[7].CLK
clk => bps_cnt[0].CLK
clk => bps_cnt[1].CLK
clk => bps_cnt[2].CLK
clk => bps_cnt[3].CLK
clk => div_cnt[0].CLK
clk => div_cnt[1].CLK
clk => div_cnt[2].CLK
clk => div_cnt[3].CLK
clk => div_cnt[4].CLK
clk => div_cnt[5].CLK
clk => div_cnt[6].CLK
clk => div_cnt[7].CLK
clk => div_cnt[8].CLK
clk => div_cnt[9].CLK
clk => div_cnt[10].CLK
clk => div_cnt[11].CLK
clk => div_cnt[12].CLK
clk => div_cnt[13].CLK
clk => div_cnt[14].CLK
clk => div_cnt[15].CLK
clk => bps_clk.CLK
clk => bps_DR[0].CLK
clk => bps_DR[1].CLK
clk => bps_DR[2].CLK
clk => bps_DR[3].CLK
clk => bps_DR[4].CLK
clk => bps_DR[5].CLK
clk => bps_DR[6].CLK
clk => bps_DR[7].CLK
clk => bps_DR[8].CLK
clk => bps_DR[9].CLK
clk => bps_DR[10].CLK
clk => bps_DR[11].CLK
clk => bps_DR[12].CLK
clk => bps_DR[13].CLK
clk => bps_DR[14].CLK
clk => bps_DR[15].CLK
clk => send_en.CLK
clk => rfifo_rd_en~reg0.CLK
rst_n => bps_DR[0].ACLR
rst_n => bps_DR[1].ACLR
rst_n => bps_DR[2].ACLR
rst_n => bps_DR[3].ACLR
rst_n => bps_DR[4].ACLR
rst_n => bps_DR[5].ACLR
rst_n => bps_DR[6].ACLR
rst_n => bps_DR[7].ACLR
rst_n => bps_DR[8].ACLR
rst_n => bps_DR[9].ACLR
rst_n => bps_DR[10].ACLR
rst_n => bps_DR[11].ACLR
rst_n => bps_DR[12].ACLR
rst_n => bps_DR[13].ACLR
rst_n => bps_DR[14].ACLR
rst_n => bps_DR[15].ACLR
rst_n => uart_state~reg0.ACLR
rst_n => tx_done~reg0.ACLR
rst_n => rs232_tx~reg0.ACLR
rst_n => rfifo_rd_en~reg0.ACLR
rst_n => send_en.ACLR
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_cnt[8].ACLR
rst_n => div_cnt[9].ACLR
rst_n => div_cnt[10].ACLR
rst_n => div_cnt[11].ACLR
rst_n => div_cnt[12].ACLR
rst_n => div_cnt[13].ACLR
rst_n => div_cnt[14].ACLR
rst_n => div_cnt[15].ACLR
rst_n => bps_clk.ACLR
rst_n => bps_cnt[0].ACLR
rst_n => bps_cnt[1].ACLR
rst_n => bps_cnt[2].ACLR
rst_n => bps_cnt[3].ACLR
rst_n => r_data_byte[0].ACLR
rst_n => r_data_byte[1].ACLR
rst_n => r_data_byte[2].ACLR
rst_n => r_data_byte[3].ACLR
rst_n => r_data_byte[4].ACLR
rst_n => r_data_byte[5].ACLR
rst_n => r_data_byte[6].ACLR
rst_n => r_data_byte[7].ACLR
baud_set[0] => Decoder0.IN3
baud_set[0] => Decoder1.IN2
baud_set[1] => Decoder0.IN2
baud_set[1] => Decoder2.IN2
baud_set[2] => Decoder0.IN1
baud_set[2] => Decoder1.IN1
baud_set[2] => Decoder2.IN1
baud_set[3] => Decoder0.IN0
baud_set[3] => Decoder1.IN0
baud_set[3] => Decoder2.IN0
data_byte[0] => r_data_byte[0].DATAIN
data_byte[1] => r_data_byte[1].DATAIN
data_byte[2] => r_data_byte[2].DATAIN
data_byte[3] => r_data_byte[3].DATAIN
data_byte[4] => r_data_byte[4].DATAIN
data_byte[5] => r_data_byte[5].DATAIN
data_byte[6] => r_data_byte[6].DATAIN
data_byte[7] => r_data_byte[7].DATAIN
uart_state <= uart_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs232_tx <= rs232_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfifo_empty => send_en.OUTPUTSELECT
rfifo_empty => always0.IN1
rfifo_rd_en <= rfifo_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Sdram_Tx_Rx_Top|Cmd_Decode:Cmd_Decode_inst
clk => rd_trig~reg0.CLK
clk => wr_trig~reg0.CLK
clk => wfifo_wr_en~reg0.CLK
clk => wr_cmd[0].CLK
clk => wr_cmd[1].CLK
clk => wr_cmd[2].CLK
clk => wr_cmd[3].CLK
clk => wr_cmd[4].CLK
clk => wr_cmd[5].CLK
clk => wr_cmd[6].CLK
clk => wr_cmd[7].CLK
clk => rec_num[0].CLK
clk => rec_num[1].CLK
clk => rec_num[2].CLK
clk => rec_num[3].CLK
rst_n => wr_trig~reg0.ACLR
rst_n => rd_trig~reg0.ACLR
rst_n => wfifo_wr_en~reg0.ACLR
rst_n => rec_num[0].ACLR
rst_n => rec_num[1].ACLR
rst_n => rec_num[2].ACLR
rst_n => rec_num[3].ACLR
rst_n => wr_cmd[0].ACLR
rst_n => wr_cmd[1].ACLR
rst_n => wr_cmd[2].ACLR
rst_n => wr_cmd[3].ACLR
rst_n => wr_cmd[4].ACLR
rst_n => wr_cmd[5].ACLR
rst_n => wr_cmd[6].ACLR
rst_n => wr_cmd[7].ACLR
rx_done => always0.IN1
rx_done => always0.IN1
rx_done => rec_num.OUTPUTSELECT
rx_done => rec_num.OUTPUTSELECT
rx_done => rec_num.OUTPUTSELECT
rx_done => rec_num.OUTPUTSELECT
rx_done => always1.IN1
rx_done => wfifo_wr_en.DATAB
rx_done => always3.IN1
rx_done => always4.IN1
uart_data[0] => wfifo_data.DATAB
uart_data[0] => Equal3.IN31
uart_data[0] => wr_cmd[0].DATAIN
uart_data[1] => wfifo_data.DATAB
uart_data[1] => Equal3.IN3
uart_data[1] => wr_cmd[1].DATAIN
uart_data[2] => wfifo_data.DATAB
uart_data[2] => Equal3.IN30
uart_data[2] => wr_cmd[2].DATAIN
uart_data[3] => wfifo_data.DATAB
uart_data[3] => Equal3.IN2
uart_data[3] => wr_cmd[3].DATAIN
uart_data[4] => wfifo_data.DATAB
uart_data[4] => Equal3.IN29
uart_data[4] => wr_cmd[4].DATAIN
uart_data[5] => wfifo_data.DATAB
uart_data[5] => Equal3.IN1
uart_data[5] => wr_cmd[5].DATAIN
uart_data[6] => wfifo_data.DATAB
uart_data[6] => Equal3.IN28
uart_data[6] => wr_cmd[6].DATAIN
uart_data[7] => wfifo_data.DATAB
uart_data[7] => Equal3.IN0
uart_data[7] => wr_cmd[7].DATAIN
wr_trig <= wr_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_trig <= rd_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
wfifo_wr_en <= wfifo_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[0] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[1] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[2] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[3] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[4] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[5] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[6] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE
wfifo_data[7] <= wfifo_data.DB_MAX_OUTPUT_PORT_TYPE


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component
data[0] => scfifo_in21:auto_generated.data[0]
data[1] => scfifo_in21:auto_generated.data[1]
data[2] => scfifo_in21:auto_generated.data[2]
data[3] => scfifo_in21:auto_generated.data[3]
data[4] => scfifo_in21:auto_generated.data[4]
data[5] => scfifo_in21:auto_generated.data[5]
data[6] => scfifo_in21:auto_generated.data[6]
data[7] => scfifo_in21:auto_generated.data[7]
q[0] <= scfifo_in21:auto_generated.q[0]
q[1] <= scfifo_in21:auto_generated.q[1]
q[2] <= scfifo_in21:auto_generated.q[2]
q[3] <= scfifo_in21:auto_generated.q[3]
q[4] <= scfifo_in21:auto_generated.q[4]
q[5] <= scfifo_in21:auto_generated.q[5]
q[6] <= scfifo_in21:auto_generated.q[6]
q[7] <= scfifo_in21:auto_generated.q[7]
wrreq => scfifo_in21:auto_generated.wrreq
rdreq => scfifo_in21:auto_generated.rdreq
clock => scfifo_in21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_in21:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated
clock => a_dpfifo_pt21:dpfifo.clock
data[0] => a_dpfifo_pt21:dpfifo.data[0]
data[1] => a_dpfifo_pt21:dpfifo.data[1]
data[2] => a_dpfifo_pt21:dpfifo.data[2]
data[3] => a_dpfifo_pt21:dpfifo.data[3]
data[4] => a_dpfifo_pt21:dpfifo.data[4]
data[5] => a_dpfifo_pt21:dpfifo.data[5]
data[6] => a_dpfifo_pt21:dpfifo.data[6]
data[7] => a_dpfifo_pt21:dpfifo.data[7]
empty <= a_dpfifo_pt21:dpfifo.empty
q[0] <= a_dpfifo_pt21:dpfifo.q[0]
q[1] <= a_dpfifo_pt21:dpfifo.q[1]
q[2] <= a_dpfifo_pt21:dpfifo.q[2]
q[3] <= a_dpfifo_pt21:dpfifo.q[3]
q[4] <= a_dpfifo_pt21:dpfifo.q[4]
q[5] <= a_dpfifo_pt21:dpfifo.q[5]
q[6] <= a_dpfifo_pt21:dpfifo.q[6]
q[7] <= a_dpfifo_pt21:dpfifo.q[7]
rdreq => a_dpfifo_pt21:dpfifo.rreq
wrreq => a_dpfifo_pt21:dpfifo.wreq


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo
clock => a_fefifo_76e:fifo_state.clock
clock => dpram_qa11:FIFOram.inclock
clock => dpram_qa11:FIFOram.outclock
clock => cntr_vnb:rd_ptr_count.clock
clock => cntr_vnb:wr_ptr.clock
data[0] => dpram_qa11:FIFOram.data[0]
data[1] => dpram_qa11:FIFOram.data[1]
data[2] => dpram_qa11:FIFOram.data[2]
data[3] => dpram_qa11:FIFOram.data[3]
data[4] => dpram_qa11:FIFOram.data[4]
data[5] => dpram_qa11:FIFOram.data[5]
data[6] => dpram_qa11:FIFOram.data[6]
data[7] => dpram_qa11:FIFOram.data[7]
empty <= a_fefifo_76e:fifo_state.empty
q[0] <= dpram_qa11:FIFOram.q[0]
q[1] <= dpram_qa11:FIFOram.q[1]
q[2] <= dpram_qa11:FIFOram.q[2]
q[3] <= dpram_qa11:FIFOram.q[3]
q[4] <= dpram_qa11:FIFOram.q[4]
q[5] <= dpram_qa11:FIFOram.q[5]
q[6] <= dpram_qa11:FIFOram.q[6]
q[7] <= dpram_qa11:FIFOram.q[7]
rreq => a_fefifo_76e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_76e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_vnb:rd_ptr_count.sclr
sclr => cntr_vnb:wr_ptr.sclr
wreq => a_fefifo_76e:fifo_state.wreq
wreq => valid_wreq.IN0


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_5s7:count_usedw.aclr
clock => cntr_5s7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_5s7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram
data[0] => altsyncram_i0k1:altsyncram1.data_a[0]
data[1] => altsyncram_i0k1:altsyncram1.data_a[1]
data[2] => altsyncram_i0k1:altsyncram1.data_a[2]
data[3] => altsyncram_i0k1:altsyncram1.data_a[3]
data[4] => altsyncram_i0k1:altsyncram1.data_a[4]
data[5] => altsyncram_i0k1:altsyncram1.data_a[5]
data[6] => altsyncram_i0k1:altsyncram1.data_a[6]
data[7] => altsyncram_i0k1:altsyncram1.data_a[7]
inclock => altsyncram_i0k1:altsyncram1.clock0
outclock => altsyncram_i0k1:altsyncram1.clock1
outclocken => altsyncram_i0k1:altsyncram1.clocken1
q[0] <= altsyncram_i0k1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0k1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0k1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0k1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0k1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0k1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0k1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0k1:altsyncram1.address_b[3]
wraddress[0] => altsyncram_i0k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0k1:altsyncram1.address_a[3]
wren => altsyncram_i0k1:altsyncram1.wren_a


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Sdram_Tx_Rx_Top|fifo8x16:wfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component
data[0] => scfifo_in21:auto_generated.data[0]
data[1] => scfifo_in21:auto_generated.data[1]
data[2] => scfifo_in21:auto_generated.data[2]
data[3] => scfifo_in21:auto_generated.data[3]
data[4] => scfifo_in21:auto_generated.data[4]
data[5] => scfifo_in21:auto_generated.data[5]
data[6] => scfifo_in21:auto_generated.data[6]
data[7] => scfifo_in21:auto_generated.data[7]
q[0] <= scfifo_in21:auto_generated.q[0]
q[1] <= scfifo_in21:auto_generated.q[1]
q[2] <= scfifo_in21:auto_generated.q[2]
q[3] <= scfifo_in21:auto_generated.q[3]
q[4] <= scfifo_in21:auto_generated.q[4]
q[5] <= scfifo_in21:auto_generated.q[5]
q[6] <= scfifo_in21:auto_generated.q[6]
q[7] <= scfifo_in21:auto_generated.q[7]
wrreq => scfifo_in21:auto_generated.wrreq
rdreq => scfifo_in21:auto_generated.rdreq
clock => scfifo_in21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_in21:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated
clock => a_dpfifo_pt21:dpfifo.clock
data[0] => a_dpfifo_pt21:dpfifo.data[0]
data[1] => a_dpfifo_pt21:dpfifo.data[1]
data[2] => a_dpfifo_pt21:dpfifo.data[2]
data[3] => a_dpfifo_pt21:dpfifo.data[3]
data[4] => a_dpfifo_pt21:dpfifo.data[4]
data[5] => a_dpfifo_pt21:dpfifo.data[5]
data[6] => a_dpfifo_pt21:dpfifo.data[6]
data[7] => a_dpfifo_pt21:dpfifo.data[7]
empty <= a_dpfifo_pt21:dpfifo.empty
q[0] <= a_dpfifo_pt21:dpfifo.q[0]
q[1] <= a_dpfifo_pt21:dpfifo.q[1]
q[2] <= a_dpfifo_pt21:dpfifo.q[2]
q[3] <= a_dpfifo_pt21:dpfifo.q[3]
q[4] <= a_dpfifo_pt21:dpfifo.q[4]
q[5] <= a_dpfifo_pt21:dpfifo.q[5]
q[6] <= a_dpfifo_pt21:dpfifo.q[6]
q[7] <= a_dpfifo_pt21:dpfifo.q[7]
rdreq => a_dpfifo_pt21:dpfifo.rreq
wrreq => a_dpfifo_pt21:dpfifo.wreq


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo
clock => a_fefifo_76e:fifo_state.clock
clock => dpram_qa11:FIFOram.inclock
clock => dpram_qa11:FIFOram.outclock
clock => cntr_vnb:rd_ptr_count.clock
clock => cntr_vnb:wr_ptr.clock
data[0] => dpram_qa11:FIFOram.data[0]
data[1] => dpram_qa11:FIFOram.data[1]
data[2] => dpram_qa11:FIFOram.data[2]
data[3] => dpram_qa11:FIFOram.data[3]
data[4] => dpram_qa11:FIFOram.data[4]
data[5] => dpram_qa11:FIFOram.data[5]
data[6] => dpram_qa11:FIFOram.data[6]
data[7] => dpram_qa11:FIFOram.data[7]
empty <= a_fefifo_76e:fifo_state.empty
q[0] <= dpram_qa11:FIFOram.q[0]
q[1] <= dpram_qa11:FIFOram.q[1]
q[2] <= dpram_qa11:FIFOram.q[2]
q[3] <= dpram_qa11:FIFOram.q[3]
q[4] <= dpram_qa11:FIFOram.q[4]
q[5] <= dpram_qa11:FIFOram.q[5]
q[6] <= dpram_qa11:FIFOram.q[6]
q[7] <= dpram_qa11:FIFOram.q[7]
rreq => a_fefifo_76e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_76e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_vnb:rd_ptr_count.sclr
sclr => cntr_vnb:wr_ptr.sclr
wreq => a_fefifo_76e:fifo_state.wreq
wreq => valid_wreq.IN0


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_5s7:count_usedw.aclr
clock => cntr_5s7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_5s7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|a_fefifo_76e:fifo_state|cntr_5s7:count_usedw
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram
data[0] => altsyncram_i0k1:altsyncram1.data_a[0]
data[1] => altsyncram_i0k1:altsyncram1.data_a[1]
data[2] => altsyncram_i0k1:altsyncram1.data_a[2]
data[3] => altsyncram_i0k1:altsyncram1.data_a[3]
data[4] => altsyncram_i0k1:altsyncram1.data_a[4]
data[5] => altsyncram_i0k1:altsyncram1.data_a[5]
data[6] => altsyncram_i0k1:altsyncram1.data_a[6]
data[7] => altsyncram_i0k1:altsyncram1.data_a[7]
inclock => altsyncram_i0k1:altsyncram1.clock0
outclock => altsyncram_i0k1:altsyncram1.clock1
outclocken => altsyncram_i0k1:altsyncram1.clocken1
q[0] <= altsyncram_i0k1:altsyncram1.q_b[0]
q[1] <= altsyncram_i0k1:altsyncram1.q_b[1]
q[2] <= altsyncram_i0k1:altsyncram1.q_b[2]
q[3] <= altsyncram_i0k1:altsyncram1.q_b[3]
q[4] <= altsyncram_i0k1:altsyncram1.q_b[4]
q[5] <= altsyncram_i0k1:altsyncram1.q_b[5]
q[6] <= altsyncram_i0k1:altsyncram1.q_b[6]
q[7] <= altsyncram_i0k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i0k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i0k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i0k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i0k1:altsyncram1.address_b[3]
wraddress[0] => altsyncram_i0k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i0k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i0k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i0k1:altsyncram1.address_a[3]
wren => altsyncram_i0k1:altsyncram1.wren_a


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|dpram_qa11:FIFOram|altsyncram_i0k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:rd_ptr_count
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Sdram_Tx_Rx_Top|fifo8x16:rfifo8x16_inst|scfifo:scfifo_component|scfifo_in21:auto_generated|a_dpfifo_pt21:dpfifo|cntr_vnb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst
clk => clk.IN4
rst_n => rst_n.IN4
sdram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= sdram_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[0] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[1] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[0] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[15] <> sdram_data[15]
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
wr_trig => wr_trig.IN1
rd_trig => rd_trig.IN1
wfifo_rd_en <= Sdram_Write:Sdram_Write_inst.wfifo_rd_en
wfifo_rd_data[0] => wfifo_rd_data[0].IN1
wfifo_rd_data[1] => wfifo_rd_data[1].IN1
wfifo_rd_data[2] => wfifo_rd_data[2].IN1
wfifo_rd_data[3] => wfifo_rd_data[3].IN1
wfifo_rd_data[4] => wfifo_rd_data[4].IN1
wfifo_rd_data[5] => wfifo_rd_data[5].IN1
wfifo_rd_data[6] => wfifo_rd_data[6].IN1
wfifo_rd_data[7] => wfifo_rd_data[7].IN1
rfifo_wr_en <= Sdram_Read:Sdram_Read_inst.rfifo_wr_en
rfifo_wr_data[0] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[1] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[2] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[3] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[4] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[5] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[6] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data
rfifo_wr_data[7] <= Sdram_Read:Sdram_Read_inst.rfifo_wr_data


|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst
clk => sdram_cmd[0]~reg0.CLK
clk => sdram_cmd[1]~reg0.CLK
clk => sdram_cmd[2]~reg0.CLK
clk => sdram_cmd[3]~reg0.CLK
clk => cnt_cmd[0].CLK
clk => cnt_cmd[1].CLK
clk => cnt_cmd[2].CLK
clk => cnt_cmd[3].CLK
clk => cnt_cmd[4].CLK
clk => cnt_cmd[5].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => sdram_cmd[0]~reg0.PRESET
rst_n => sdram_cmd[1]~reg0.PRESET
rst_n => sdram_cmd[2]~reg0.PRESET
rst_n => sdram_cmd[3]~reg0.ACLR
rst_n => cnt_cmd[0].ACLR
rst_n => cnt_cmd[1].ACLR
rst_n => cnt_cmd[2].ACLR
rst_n => cnt_cmd[3].ACLR
rst_n => cnt_cmd[4].ACLR
rst_n => cnt_cmd[5].ACLR
sdram_addr[0] <= <GND>
sdram_addr[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= <GND>
sdram_addr[3] <= <GND>
sdram_addr[4] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= <GND>
sdram_addr[7] <= <GND>
sdram_addr[8] <= <GND>
sdram_addr[9] <= <GND>
sdram_addr[10] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= <GND>
sdram_cmd[0] <= sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[1] <= sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[2] <= sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[3] <= sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst
clk => sdram_cmd[0]~reg0.CLK
clk => sdram_cmd[1]~reg0.CLK
clk => sdram_cmd[2]~reg0.CLK
clk => sdram_cmd[3]~reg0.CLK
clk => cnt_cmd[0].CLK
clk => cnt_cmd[1].CLK
clk => cnt_cmd[2].CLK
clk => ref_flag.CLK
clk => ref_rq~reg0.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_15us[11].CLK
clk => cnt_15us[12].CLK
clk => cnt_15us[13].CLK
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => cnt_15us[11].ACLR
rst_n => cnt_15us[12].ACLR
rst_n => cnt_15us[13].ACLR
rst_n => sdram_cmd[0]~reg0.PRESET
rst_n => sdram_cmd[1]~reg0.PRESET
rst_n => sdram_cmd[2]~reg0.PRESET
rst_n => sdram_cmd[3]~reg0.ACLR
rst_n => ref_rq~reg0.ACLR
rst_n => ref_flag.ACLR
rst_n => cnt_cmd[0].ACLR
rst_n => cnt_cmd[1].ACLR
rst_n => cnt_cmd[2].ACLR
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
ref_en => ref_flag.OUTPUTSELECT
sdram_cmd[0] <= sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[1] <= sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[2] <= sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[3] <= sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ref_addr[0] <= <GND>
ref_addr[1] <= <GND>
ref_addr[2] <= <GND>
ref_addr[3] <= <GND>
ref_addr[4] <= <GND>
ref_addr[5] <= <GND>
ref_addr[6] <= <GND>
ref_addr[7] <= <GND>
ref_addr[8] <= <GND>
ref_addr[9] <= <GND>
ref_addr[10] <= <VCC>
ref_addr[11] <= <GND>
ref_rq <= ref_rq~reg0.DB_MAX_OUTPUT_PORT_TYPE
ref_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst
clk => wr_end_flag_r.CLK
clk => wr_end_flag~reg0.CLK
clk => wr_end.CLK
clk => row_end.CLK
clk => row_addr[0].CLK
clk => row_addr[1].CLK
clk => row_addr[2].CLK
clk => row_addr[3].CLK
clk => row_addr[4].CLK
clk => row_addr[5].CLK
clk => row_addr[6].CLK
clk => row_addr[7].CLK
clk => row_addr[8].CLK
clk => row_addr[9].CLK
clk => row_addr[10].CLK
clk => row_addr[11].CLK
clk => col_cnt[0].CLK
clk => col_cnt[1].CLK
clk => col_cnt[2].CLK
clk => col_cnt[3].CLK
clk => col_cnt[4].CLK
clk => col_cnt[5].CLK
clk => burst_cnt[0].CLK
clk => burst_cnt[1].CLK
clk => wr_flag.CLK
clk => act_end.CLK
clk => act_cnt[0].CLK
clk => act_cnt[1].CLK
clk => act_cnt[2].CLK
clk => act_cnt[3].CLK
clk => break_cnt[0].CLK
clk => break_cnt[1].CLK
clk => wr_addr[0]~reg0.CLK
clk => wr_addr[1]~reg0.CLK
clk => wr_addr[2]~reg0.CLK
clk => wr_addr[3]~reg0.CLK
clk => wr_addr[4]~reg0.CLK
clk => wr_addr[5]~reg0.CLK
clk => wr_addr[6]~reg0.CLK
clk => wr_addr[7]~reg0.CLK
clk => wr_addr[8]~reg0.CLK
clk => wr_addr[9]~reg0.CLK
clk => wr_addr[10]~reg0.CLK
clk => wr_addr[11]~reg0.CLK
clk => wr_cmd[0]~reg0.CLK
clk => wr_cmd[1]~reg0.CLK
clk => wr_cmd[2]~reg0.CLK
clk => wr_cmd[3]~reg0.CLK
clk => pre_state~1.DATAIN
rst_n => wr_addr[0]~reg0.ACLR
rst_n => wr_addr[1]~reg0.ACLR
rst_n => wr_addr[2]~reg0.ACLR
rst_n => wr_addr[3]~reg0.ACLR
rst_n => wr_addr[4]~reg0.ACLR
rst_n => wr_addr[5]~reg0.ACLR
rst_n => wr_addr[6]~reg0.ACLR
rst_n => wr_addr[7]~reg0.ACLR
rst_n => wr_addr[8]~reg0.ACLR
rst_n => wr_addr[9]~reg0.ACLR
rst_n => wr_addr[10]~reg0.ACLR
rst_n => wr_addr[11]~reg0.ACLR
rst_n => wr_cmd[0]~reg0.PRESET
rst_n => wr_cmd[1]~reg0.PRESET
rst_n => wr_cmd[2]~reg0.PRESET
rst_n => wr_cmd[3]~reg0.ACLR
rst_n => wr_end_flag_r.ACLR
rst_n => wr_end_flag~reg0.ACLR
rst_n => break_cnt[0].ACLR
rst_n => break_cnt[1].ACLR
rst_n => act_cnt[0].ACLR
rst_n => act_cnt[1].ACLR
rst_n => act_cnt[2].ACLR
rst_n => act_cnt[3].ACLR
rst_n => act_end.ACLR
rst_n => wr_flag.ACLR
rst_n => burst_cnt[0].ACLR
rst_n => burst_cnt[1].ACLR
rst_n => col_cnt[0].ACLR
rst_n => col_cnt[1].ACLR
rst_n => col_cnt[2].ACLR
rst_n => col_cnt[3].ACLR
rst_n => col_cnt[4].ACLR
rst_n => col_cnt[5].ACLR
rst_n => row_addr[0].ACLR
rst_n => row_addr[1].ACLR
rst_n => row_addr[2].ACLR
rst_n => row_addr[3].ACLR
rst_n => row_addr[4].ACLR
rst_n => row_addr[5].ACLR
rst_n => row_addr[6].ACLR
rst_n => row_addr[7].ACLR
rst_n => row_addr[8].ACLR
rst_n => row_addr[9].ACLR
rst_n => row_addr[10].ACLR
rst_n => row_addr[11].ACLR
rst_n => row_end.ACLR
rst_n => wr_end.ACLR
rst_n => next_state.00111_655.ACLR
rst_n => next_state.00101_666.ACLR
rst_n => next_state.00100_677.ACLR
rst_n => next_state.00010_688.ACLR
rst_n => next_state.00001_699.PRESET
rst_n => pre_state~3.DATAIN
wr_trig => Selector1.IN4
wr_trig => Selector0.IN1
wr_en => wr_flag.OUTPUTSELECT
wr_en => Selector2.IN4
wr_en => Selector1.IN1
ref_rq => always1.IN1
ref_rq => always12.IN1
ref_rq => always1.IN1
wr_cmd[0] <= wr_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[1] <= wr_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[2] <= wr_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[3] <= wr_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] <= wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[1] <= wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[2] <= wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[3] <= wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[4] <= wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[5] <= wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[6] <= wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[7] <= wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[8] <= wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[9] <= wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[10] <= wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[11] <= wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_rq <= wr_rq.DB_MAX_OUTPUT_PORT_TYPE
wr_end_flag <= wr_end_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_bank_addr[0] <= <GND>
wr_bank_addr[1] <= <GND>
wr_data[0] <= wfifo_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= wfifo_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= wfifo_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= wfifo_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= wfifo_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= wfifo_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= wfifo_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= wfifo_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= <GND>
wr_data[9] <= <GND>
wr_data[10] <= <GND>
wr_data[11] <= <GND>
wr_data[12] <= <GND>
wr_data[13] <= <GND>
wr_data[14] <= <GND>
wr_data[15] <= <GND>
wfifo_rd_en <= wfifo_rd_en.DB_MAX_OUTPUT_PORT_TYPE
wfifo_rd_data[0] => wr_data[0].DATAIN
wfifo_rd_data[1] => wr_data[1].DATAIN
wfifo_rd_data[2] => wr_data[2].DATAIN
wfifo_rd_data[3] => wr_data[3].DATAIN
wfifo_rd_data[4] => wr_data[4].DATAIN
wfifo_rd_data[5] => wr_data[5].DATAIN
wfifo_rd_data[6] => wr_data[6].DATAIN
wfifo_rd_data[7] => wr_data[7].DATAIN


|Sdram_Tx_Rx_Top|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst
clk => rfifo_wr_en_r[0].CLK
clk => rfifo_wr_en_r[1].CLK
clk => rfifo_wr_en_r[2].CLK
clk => rfifo_wr_en_r[3].CLK
clk => rd_end_flag~reg0.CLK
clk => rd_end_flag_r.CLK
clk => rd_end.CLK
clk => row_addr[0].CLK
clk => row_addr[1].CLK
clk => row_addr[2].CLK
clk => row_addr[3].CLK
clk => row_addr[4].CLK
clk => row_addr[5].CLK
clk => row_addr[6].CLK
clk => row_addr[7].CLK
clk => row_addr[8].CLK
clk => row_addr[9].CLK
clk => row_addr[10].CLK
clk => row_addr[11].CLK
clk => row_end.CLK
clk => col_cnt[0].CLK
clk => col_cnt[1].CLK
clk => col_cnt[2].CLK
clk => col_cnt[3].CLK
clk => col_cnt[4].CLK
clk => col_cnt[5].CLK
clk => burst_cnt[0].CLK
clk => burst_cnt[1].CLK
clk => rd_flag.CLK
clk => act_cnt[0].CLK
clk => act_cnt[1].CLK
clk => act_cnt[2].CLK
clk => act_cnt[3].CLK
clk => break_cnt[0].CLK
clk => break_cnt[1].CLK
clk => rd_addr[0]~reg0.CLK
clk => rd_addr[1]~reg0.CLK
clk => rd_addr[2]~reg0.CLK
clk => rd_addr[3]~reg0.CLK
clk => rd_addr[4]~reg0.CLK
clk => rd_addr[5]~reg0.CLK
clk => rd_addr[6]~reg0.CLK
clk => rd_addr[7]~reg0.CLK
clk => rd_addr[8]~reg0.CLK
clk => rd_addr[9]~reg0.CLK
clk => rd_addr[10]~reg0.CLK
clk => rd_addr[11]~reg0.CLK
clk => rd_cmd[0]~reg0.CLK
clk => rd_cmd[1]~reg0.CLK
clk => rd_cmd[2]~reg0.CLK
clk => rd_cmd[3]~reg0.CLK
clk => pre_state~1.DATAIN
rst_n => rd_addr[0]~reg0.ACLR
rst_n => rd_addr[1]~reg0.ACLR
rst_n => rd_addr[2]~reg0.ACLR
rst_n => rd_addr[3]~reg0.ACLR
rst_n => rd_addr[4]~reg0.ACLR
rst_n => rd_addr[5]~reg0.ACLR
rst_n => rd_addr[6]~reg0.ACLR
rst_n => rd_addr[7]~reg0.ACLR
rst_n => rd_addr[8]~reg0.ACLR
rst_n => rd_addr[9]~reg0.ACLR
rst_n => rd_addr[10]~reg0.ACLR
rst_n => rd_addr[11]~reg0.ACLR
rst_n => rd_cmd[0]~reg0.PRESET
rst_n => rd_cmd[1]~reg0.PRESET
rst_n => rd_cmd[2]~reg0.PRESET
rst_n => rd_cmd[3]~reg0.ACLR
rst_n => rd_end_flag_r.OUTPUTSELECT
rst_n => rd_end_flag.OUTPUTSELECT
rst_n => rfifo_wr_en_r[0].ACLR
rst_n => rfifo_wr_en_r[1].ACLR
rst_n => rfifo_wr_en_r[2].ACLR
rst_n => rfifo_wr_en_r[3].ACLR
rst_n => break_cnt[0].ACLR
rst_n => break_cnt[1].ACLR
rst_n => act_cnt[0].ACLR
rst_n => act_cnt[1].ACLR
rst_n => act_cnt[2].ACLR
rst_n => act_cnt[3].ACLR
rst_n => rd_flag.ACLR
rst_n => burst_cnt[0].ACLR
rst_n => burst_cnt[1].ACLR
rst_n => col_cnt[0].ACLR
rst_n => col_cnt[1].ACLR
rst_n => col_cnt[2].ACLR
rst_n => col_cnt[3].ACLR
rst_n => col_cnt[4].ACLR
rst_n => col_cnt[5].ACLR
rst_n => row_end.ACLR
rst_n => row_addr[0].ACLR
rst_n => row_addr[1].ACLR
rst_n => row_addr[2].ACLR
rst_n => row_addr[3].ACLR
rst_n => row_addr[4].ACLR
rst_n => row_addr[5].ACLR
rst_n => row_addr[6].ACLR
rst_n => row_addr[7].ACLR
rst_n => row_addr[8].ACLR
rst_n => row_addr[9].ACLR
rst_n => row_addr[10].ACLR
rst_n => row_addr[11].ACLR
rst_n => rd_end.ACLR
rst_n => next_state.00111_662.ACLR
rst_n => next_state.00110_673.ACLR
rst_n => next_state.00100_684.ACLR
rst_n => next_state.00011_695.ACLR
rst_n => next_state.00001_706.PRESET
rst_n => pre_state~3.DATAIN
rd_trig => Selector1.IN4
rd_trig => Selector0.IN1
rd_en => rd_flag.OUTPUTSELECT
rd_en => Selector2.IN3
rd_en => Selector1.IN1
ref_rq => always1.IN1
ref_rq => always12.IN1
ref_rq => always1.IN1
rd_cmd[0] <= rd_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[1] <= rd_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[2] <= rd_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[3] <= rd_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[1] <= rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[2] <= rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[3] <= rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[4] <= rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[5] <= rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[6] <= rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[7] <= rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[8] <= rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[9] <= rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[10] <= rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[11] <= rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_rq <= rd_rq.DB_MAX_OUTPUT_PORT_TYPE
rd_end_flag <= rd_end_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank_addr[0] <= <GND>
rd_bank_addr[1] <= <GND>
rd_data[0] => rfifo_wr_data[0].DATAIN
rd_data[1] => rfifo_wr_data[1].DATAIN
rd_data[2] => rfifo_wr_data[2].DATAIN
rd_data[3] => rfifo_wr_data[3].DATAIN
rd_data[4] => rfifo_wr_data[4].DATAIN
rd_data[5] => rfifo_wr_data[5].DATAIN
rd_data[6] => rfifo_wr_data[6].DATAIN
rd_data[7] => rfifo_wr_data[7].DATAIN
rd_data[8] => ~NO_FANOUT~
rd_data[9] => ~NO_FANOUT~
rd_data[10] => ~NO_FANOUT~
rd_data[11] => ~NO_FANOUT~
rd_data[12] => ~NO_FANOUT~
rd_data[13] => ~NO_FANOUT~
rd_data[14] => ~NO_FANOUT~
rd_data[15] => ~NO_FANOUT~
rfifo_wr_en <= rfifo_wr_en_r[3].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[0] <= rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[1] <= rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[2] <= rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[3] <= rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[4] <= rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[5] <= rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[6] <= rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[7] <= rd_data[7].DB_MAX_OUTPUT_PORT_TYPE


