module shift(in_0, in_1, in_2, in_3, out_0, out_1, out_2, out_3);
  input in_0;
  input in_1;
  input in_2;
  input in_3;
  output out_0;
  output out_1;
  output out_2;
  output out_3;
  reg [0:0] state;

  assign out_0 = ((state == 0) && in_3) ? 1 : 0;
  assign out_1 = ((state == 0) && in_0) ? 1 : 0;
  assign out_2 = ((state == 0) && in_1) ? 1 : 0;
  assign out_3 = ((state == 0) && in_2) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      0: 
           state = 0;

    endcase
  end
endmodule
