#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-1B4IDNG

# Thu Jul 13 15:24:20 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\ddr3_sdram_mem_top_wrapper_inst1.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\inst1_bb.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\ddr_clks_inst1_bb.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\ddr3_ip.v" (library work)
@N: CG334 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\ddr3_ip.v":1:13:1:25|Read directive translate_off.
@N: CG333 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\ddr3_ip.v":3:13:3:24|Read directive translate_on.
@W: CG274 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\ddr3_ip.v":5:0:5:21|Not overridding macro passed from the project (Macro: SBP_SYNTHESIS) - the macro value specified in the project will be used
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\data_gen_chk.v" (library work)
@I:"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\data_gen_chk.v":"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_params.v" (library work)
@I:"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_params.v":"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_sdram_mem_params_inst1.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v" (library work)
@W: CS138 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":35:0:534:8|Macro definition for SIM not found. Cannot undefine.
@W: CS138 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":36:0:534:8|Macro definition for EXT_AUTO_REF not found. Cannot undefine.
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\led_15seg_drv.v" (library work)
@I::"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\lfsr128.v" (library work)
Verilog syntax check successful!
Selecting top level module ddr3_test_top
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1746:7:1746:10|Synthesizing module OSCG in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\inst1_bb.v":9:7:9:11|Synthesizing module inst1 in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\ddr_clks_inst1_bb.v":12:7:12:20|Synthesizing module ddr_clks_inst1 in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\ddr3_sdram_mem_top_wrapper_inst1.v":9:7:9:30|Synthesizing module ddr3_sdram_mem_top_inst1 in library work.

@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\inst1\ddr3_sdram_mem_top_wrapper_inst1.v":104:33:104:38|Removing wire sclk2x, as there is no assignment to it.
@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\ddr3_ip\ddr3_ip.v":11:7:11:13|Synthesizing module ddr3_ip in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\lfsr128.v":2:7:2:13|Synthesizing module lfsr128 in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\data_gen_chk.v":37:7:37:18|Synthesizing module data_gen_chk in library work.

@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":37:7:37:16|Synthesizing module ddr_ulogic in library work.

@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":124:28:124:34|Removing wire RankSel, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":125:28:125:30|Removing wire Odt, as there is no assignment to it.
@W: CL265 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Removing unused bit 1 of Bl_Mode[1:0]. Either assign all bits or reduce the width of the signal.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Optimizing register bit cmd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Pruning register bit 3 of cmd[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":38:7:38:19|Synthesizing module ddr3_test_top in library work.

@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":100:32:100:41|Removing wire err_notify, as there is no assignment to it.
@W: CG360 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":115:32:115:34|Removing wire seg, as there is no assignment to it.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":164:0:164:5|Pruning unused register hb_cnt[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":164:0:164:5|Pruning unused register read_num[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":164:0:164:5|Pruning unused register write_num[25:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":164:0:164:5|Pruning unused register data_0_cnt[22:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr3_test_top.v":164:0:164:5|Pruning unused register data_1_cnt[22:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Trying to extract state machine for register cmdgen.
Extracted state machine for register cmdgen
State machine has 7 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":253:0:253:5|Pruning register bit 4 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":253:0:253:5|Pruning register bit 1 of addr_interval[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Pruning register bit 4 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Pruning register bit 2 of cmd_burst_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":253:0:253:5|Optimizing register bit addr_interval[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Optimizing register bit cmd_burst_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":293:0:293:5|Pruning register bit 1 of cmd_burst_cnt[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\src\ddr_ulogic.v":253:0:253:5|Pruning unused register addr_interval[0]. Make sure that there are no unused intermediate registers.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:24:21 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:24:21 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:24:21 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 13 15:24:23 2017

###########################################################]
Pre-mapping Report

# Thu Jul 13 15:24:23 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1_scck.rpt 
Printing clock  summary report in "C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN115 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":160:8:160:16|Removing instance U_lfsr128 (in view: work.data_gen_chk(verilog)) of type view:work.lfsr128_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":255:8:255:19|Removing instance U_lfsr128exp (in view: work.data_gen_chk(verilog)) of type view:work.lfsr128_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":507:0:507:5|Removing sequential instance err_det (in view: work.ddr_ulogic(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":507:0:507:5|Removing sequential instance mismatch (in view: work.ddr_ulogic(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":507:0:507:5|Removing sequential instance read_data_valid_d2 (in view: work.ddr_ulogic(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":507:0:507:5|Removing sequential instance read_data_valid_d (in view: work.ddr_ulogic(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":316:0:316:5|Removing sequential instance byte_ok[15:0] (in view: work.data_gen_chk(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":300:0:300:5|Removing sequential instance read_data_valid_d (in view: work.data_gen_chk(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":300:0:300:5|Removing sequential instance read_data_d[127:0] (in view: work.data_gen_chk(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":300:0:300:5|Removing sequential instance exp_data[127:0] (in view: work.data_gen_chk(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":269:0:269:5|Removing sequential instance seqd32e[31:0] (in view: work.data_gen_chk(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=208  set on top level netlist ddr3_test_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system       system_clkgroup           0    
ddr3_sdram_mem_top_inst1|sclk                 610.0 MHz     1.639         inferred     Autoconstr_clkgroup_1     294  
ddr3_test_top|fpga_int_clk_inferred_clock     2.4 MHz       412.903       inferred     Autoconstr_clkgroup_0     17   
======================================================================================================================

@W: MT529 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr3_test_top.v":137:0:137:5|Found inferred clock ddr3_test_top|fpga_int_clk_inferred_clock which controls 17 sequential elements including rst_n. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":174:0:174:5|Found inferred clock ddr3_sdram_mem_top_inst1|sclk which controls 294 sequential elements including u_ddr_ulogic.U_data_gen_chk.seqd32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Encoding state machine cmdgen[6:0] (in view: work.ddr_ulogic(verilog))
original code -> new code
   0000 -> 0000001
   0010 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0101 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 13 15:24:23 2017

###########################################################]
Map & Optimize Report

# Thu Jul 13 15:24:23 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 10:47:08
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr3_test_top.v":137:0:137:5|Found counter in view:work.ddr3_test_top(verilog) instance rst_n_cntr[15:0] 
Encoding state machine cmdgen[6:0] (in view: work.ddr_ulogic(verilog))
original code -> new code
   0000 -> 0000001
   0010 -> 0000010
   0011 -> 0000100
   0100 -> 0001000
   0101 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":430:0:430:5|Found counter in view:work.ddr_ulogic(verilog) instance sngl_cmd_cnt[4:0] 
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":190:0:190:5|Found counter in view:work.ddr_ulogic(verilog) instance init_cnt[15:0] 
@N: MO231 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\data_gen_chk.v":174:0:174:5|Found counter in view:work.ddr_ulogic(verilog) instance U_data_gen_chk.seqd32[31:0] 
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Removing instance u_ddr_ulogic.addr_interval[8] because it is equivalent to instance u_ddr_ulogic.addr_interval[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Removing instance u_ddr_ulogic.addr_interval[7] because it is equivalent to instance u_ddr_ulogic.addr_interval[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Removing sequential instance addr_interval[6] (in view: work.ddr_ulogic(verilog)) because it does not drive other instances.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[36] because it is equivalent to instance u_ddr_ulogic.write_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[68] because it is equivalent to instance u_ddr_ulogic.write_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[100] because it is equivalent to instance u_ddr_ulogic.write_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[37] because it is equivalent to instance u_ddr_ulogic.write_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[69] because it is equivalent to instance u_ddr_ulogic.write_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[101] because it is equivalent to instance u_ddr_ulogic.write_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[38] because it is equivalent to instance u_ddr_ulogic.write_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Removing instance u_ddr_ulogic.write_data[70] because it is equivalent to instance u_ddr_ulogic.write_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Removing sequential instance u_ddr_ulogic.addr_rd[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Removing sequential instance u_ddr_ulogic.addr_wr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":293:0:293:5|Removing sequential instance u_ddr_ulogic.addr[0] (in view: work.ddr3_test_top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.06ns		 144 /       199
   2		0h:00m:00s		    -1.06ns		 144 /       199
   3		0h:00m:00s		    -1.06ns		 144 /       199
@N: FX271 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":253:0:253:5|Replicating instance u_ddr_ulogic.addr_interval[5] (in view: work.ddr3_test_top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\src\ddr_ulogic.v":449:0:449:5|Replicating instance u_ddr_ulogic.clr_gen (in view: work.ddr3_test_top(verilog)) with 83 loads 3 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -1.04ns		 144 /       203


   5		0h:00m:00s		    -1.04ns		 144 /       203

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 186 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
0 instances converted, 17 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------------------------
@K:CKID0002       u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     ddr_clks_inst1         186        cmd_rdy_det    
===================================================================================================================
================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       oscg_inst           OSCG                   17         rst_n               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 144MB)

Writing Analyst data base C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\synwork\cu_ddr3_test_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\FPGA\cs-verification\fpga\fpgas\manual\DDR3_SDRAM_CS_TEST\impl1\cu_ddr3_test_impl1.edi
L-2016.09L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)

@W: MT246 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\ddr3_ip\inst1\ddr3_sdram_mem_top_wrapper_inst1.v":201:15:201:25|Blackbox ddr_clks_inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\fpga\cs-verification\fpga\fpgas\manual\ddr3_sdram_cs_test\ddr3_ip\inst1\ddr3_sdram_mem_top_wrapper_inst1.v":153:6:153:13|Blackbox inst1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock ddr3_test_top|fpga_int_clk_inferred_clock with period 412.90ns. Please declare a user-defined clock on object "n:fpga_int_clk"
@W: MT420 |Found inferred clock ddr3_sdram_mem_top_inst1|sclk with period 2.89ns. Please declare a user-defined clock on object "n:u_ddr3_sdram_mem_top.inst1_inst.sclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jul 13 15:24:25 2017
#


Top view:               ddr3_test_top
Requested Frequency:    2.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.511

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                              Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_sdram_mem_top_inst1|sclk                 345.6 MHz     293.7 MHz     2.894         3.405         -0.511      inferred     Autoconstr_clkgroup_1
ddr3_test_top|fpga_int_clk_inferred_clock     2.4 MHz       355.6 MHz     412.903       2.813         410.091     inferred     Autoconstr_clkgroup_0
System                                        1.0 MHz       1.0 MHz       1000.000      999.409       0.591       system       system_clkgroup      
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  1000.000    1000.000  |  No paths    -      |  No paths    -      |  No paths    -    
System                                     ddr3_sdram_mem_top_inst1|sclk              |  2.894       0.591     |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_test_top|fpga_int_clk_inferred_clock  System                                     |  412.903     412.065   |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_test_top|fpga_int_clk_inferred_clock  ddr3_test_top|fpga_int_clk_inferred_clock  |  412.903     410.091   |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_inst1|sclk              System                                     |  2.894       2.006     |  No paths    -      |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_inst1|sclk              ddr3_sdram_mem_top_inst1|sclk              |  2.894       -0.511    |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ddr3_sdram_mem_top_inst1|sclk
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                        Arrival           
Instance                                  Reference                         Type        Pin     Net                       Time        Slack 
                                          Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------
u_ddr_ulogic.clr_gen_fast                 ddr3_sdram_mem_top_inst1|sclk     FD1S3DX     Q       clr_gen_fast              0.918       -0.511
u_ddr_ulogic.addr_interval_fast[5]        ddr3_sdram_mem_top_inst1|sclk     FD1S3DX     Q       addr_interval_fast[5]     0.838       -0.479
u_ddr_ulogic.addr_rd[5]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_rd[5]                0.838       -0.479
u_ddr_ulogic.addr_wr[5]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_wr[5]                0.838       -0.479
u_ddr_ulogic.U_data_gen_chk.seqd32[0]     ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       curr_data[0]              0.798       -0.391
u_ddr_ulogic.addr_rd[6]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_rd[6]                0.798       -0.380
u_ddr_ulogic.addr_rd[7]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_rd[7]                0.798       -0.380
u_ddr_ulogic.addr_wr[6]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_wr[6]                0.798       -0.380
u_ddr_ulogic.addr_wr[7]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       addr_wr[7]                0.798       -0.380
u_ddr_ulogic.U_data_gen_chk.seqd32[1]     ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     Q       curr_data[1]              0.798       -0.332
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                Required           
Instance                                   Reference                         Type        Pin     Net               Time         Slack 
                                           Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------
u_ddr_ulogic.U_data_gen_chk.seqd32[31]     ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       seqd32_s[31]      2.683        -0.511
u_ddr_ulogic.addr_rd[26]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_rd_4[26]     2.683        -0.479
u_ddr_ulogic.addr_rd[27]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_rd_4[27]     2.683        -0.479
u_ddr_ulogic.addr_wr[26]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_wr_4[26]     2.683        -0.479
u_ddr_ulogic.addr_wr[27]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_wr_4[27]     2.683        -0.479
u_ddr_ulogic.U_data_gen_chk.seqd32[29]     ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       seqd32_s[29]      2.683        -0.452
u_ddr_ulogic.U_data_gen_chk.seqd32[30]     ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       seqd32_s[30]      2.683        -0.452
u_ddr_ulogic.addr_rd[24]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_rd_4[24]     2.683        -0.420
u_ddr_ulogic.addr_rd[25]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_rd_4[25]     2.683        -0.420
u_ddr_ulogic.addr_wr[24]                   ddr3_sdram_mem_top_inst1|sclk     FD1P3DX     D       addr_wr_4[24]     2.683        -0.420
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.511

    Number of logic level(s):                17
    Starting point:                          u_ddr_ulogic.clr_gen_fast / Q
    Ending point:                            u_ddr_ulogic.U_data_gen_chk.seqd32[31] / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_ddr_ulogic.clr_gen_fast                        FD1S3DX     Q        Out     0.918     0.918       -         
clr_gen_fast                                     Net         -        -       -         -           11        
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[0]      CCU2C       A1       In      0.000     0.918       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[0]      CCU2C       COUT     Out     0.784     1.702       -         
seqd32_cry[0]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[1]      CCU2C       CIN      In      0.000     1.702       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[1]      CCU2C       COUT     Out     0.059     1.761       -         
seqd32_cry[2]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[3]      CCU2C       CIN      In      0.000     1.761       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[3]      CCU2C       COUT     Out     0.059     1.820       -         
seqd32_cry[4]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[5]      CCU2C       CIN      In      0.000     1.820       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[5]      CCU2C       COUT     Out     0.059     1.879       -         
seqd32_cry[6]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[7]      CCU2C       CIN      In      0.000     1.879       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[7]      CCU2C       COUT     Out     0.059     1.938       -         
seqd32_cry[8]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[9]      CCU2C       CIN      In      0.000     1.938       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[9]      CCU2C       COUT     Out     0.059     1.997       -         
seqd32_cry[10]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[11]     CCU2C       CIN      In      0.000     1.997       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[11]     CCU2C       COUT     Out     0.059     2.056       -         
seqd32_cry[12]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[13]     CCU2C       CIN      In      0.000     2.056       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[13]     CCU2C       COUT     Out     0.059     2.115       -         
seqd32_cry[14]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[15]     CCU2C       CIN      In      0.000     2.115       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[15]     CCU2C       COUT     Out     0.059     2.174       -         
seqd32_cry[16]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[17]     CCU2C       CIN      In      0.000     2.174       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[17]     CCU2C       COUT     Out     0.059     2.233       -         
seqd32_cry[18]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[19]     CCU2C       CIN      In      0.000     2.233       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[19]     CCU2C       COUT     Out     0.059     2.292       -         
seqd32_cry[20]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[21]     CCU2C       CIN      In      0.000     2.292       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[21]     CCU2C       COUT     Out     0.059     2.351       -         
seqd32_cry[22]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[23]     CCU2C       CIN      In      0.000     2.351       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[23]     CCU2C       COUT     Out     0.059     2.410       -         
seqd32_cry[24]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[25]     CCU2C       CIN      In      0.000     2.410       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[25]     CCU2C       COUT     Out     0.059     2.469       -         
seqd32_cry[26]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[27]     CCU2C       CIN      In      0.000     2.469       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[27]     CCU2C       COUT     Out     0.059     2.528       -         
seqd32_cry[28]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[29]     CCU2C       CIN      In      0.000     2.528       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[29]     CCU2C       COUT     Out     0.059     2.587       -         
seqd32_cry[30]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_s_0[31]       CCU2C       CIN      In      0.000     2.587       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_s_0[31]       CCU2C       S0       Out     0.607     3.193       -         
seqd32_s[31]                                     Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32[31]           FD1P3DX     D        In      0.000     3.193       -         
==============================================================================================================


Path information for path number 2: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      3.193
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.511

    Number of logic level(s):                17
    Starting point:                          u_ddr_ulogic.clr_gen_fast / Q
    Ending point:                            u_ddr_ulogic.U_data_gen_chk.seqd32[31] / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
u_ddr_ulogic.clr_gen_fast                        FD1S3DX     Q        Out     0.918     0.918       -         
clr_gen_fast                                     Net         -        -       -         -           11        
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[0]      CCU2C       B0       In      0.000     0.918       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[0]      CCU2C       COUT     Out     0.784     1.702       -         
seqd32_cry[0]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[1]      CCU2C       CIN      In      0.000     1.702       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[1]      CCU2C       COUT     Out     0.059     1.761       -         
seqd32_cry[2]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[3]      CCU2C       CIN      In      0.000     1.761       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[3]      CCU2C       COUT     Out     0.059     1.820       -         
seqd32_cry[4]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[5]      CCU2C       CIN      In      0.000     1.820       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[5]      CCU2C       COUT     Out     0.059     1.879       -         
seqd32_cry[6]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[7]      CCU2C       CIN      In      0.000     1.879       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[7]      CCU2C       COUT     Out     0.059     1.938       -         
seqd32_cry[8]                                    Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[9]      CCU2C       CIN      In      0.000     1.938       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[9]      CCU2C       COUT     Out     0.059     1.997       -         
seqd32_cry[10]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[11]     CCU2C       CIN      In      0.000     1.997       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[11]     CCU2C       COUT     Out     0.059     2.056       -         
seqd32_cry[12]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[13]     CCU2C       CIN      In      0.000     2.056       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[13]     CCU2C       COUT     Out     0.059     2.115       -         
seqd32_cry[14]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[15]     CCU2C       CIN      In      0.000     2.115       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[15]     CCU2C       COUT     Out     0.059     2.174       -         
seqd32_cry[16]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[17]     CCU2C       CIN      In      0.000     2.174       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[17]     CCU2C       COUT     Out     0.059     2.233       -         
seqd32_cry[18]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[19]     CCU2C       CIN      In      0.000     2.233       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[19]     CCU2C       COUT     Out     0.059     2.292       -         
seqd32_cry[20]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[21]     CCU2C       CIN      In      0.000     2.292       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[21]     CCU2C       COUT     Out     0.059     2.351       -         
seqd32_cry[22]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[23]     CCU2C       CIN      In      0.000     2.351       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[23]     CCU2C       COUT     Out     0.059     2.410       -         
seqd32_cry[24]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[25]     CCU2C       CIN      In      0.000     2.410       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[25]     CCU2C       COUT     Out     0.059     2.469       -         
seqd32_cry[26]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[27]     CCU2C       CIN      In      0.000     2.469       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[27]     CCU2C       COUT     Out     0.059     2.528       -         
seqd32_cry[28]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[29]     CCU2C       CIN      In      0.000     2.528       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_cry_0[29]     CCU2C       COUT     Out     0.059     2.587       -         
seqd32_cry[30]                                   Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32_s_0[31]       CCU2C       CIN      In      0.000     2.587       -         
u_ddr_ulogic.U_data_gen_chk.seqd32_s_0[31]       CCU2C       S0       Out     0.607     3.193       -         
seqd32_s[31]                                     Net         -        -       -         -           1         
u_ddr_ulogic.U_data_gen_chk.seqd32[31]           FD1P3DX     D        In      0.000     3.193       -         
==============================================================================================================


Path information for path number 3: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      3.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                13
    Starting point:                          u_ddr_ulogic.addr_interval_fast[5] / Q
    Ending point:                            u_ddr_ulogic.addr_rd[27] / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_ddr_ulogic.addr_interval_fast[5]     FD1S3DX      Q        Out     0.838     0.838       -         
addr_interval_fast[5]                  Net          -        -       -         -           3         
u_ddr_ulogic.un2_addr_rd_cry_5_0       CCU2C        B1       In      0.000     0.838       -         
u_ddr_ulogic.un2_addr_rd_cry_5_0       CCU2C        COUT     Out     0.784     1.622       -         
un2_addr_rd_cry_5                      Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_6_0       CCU2C        CIN      In      0.000     1.622       -         
u_ddr_ulogic.un2_addr_rd_cry_6_0       CCU2C        COUT     Out     0.059     1.681       -         
un2_addr_rd_cry_7                      Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_8_0       CCU2C        CIN      In      0.000     1.681       -         
u_ddr_ulogic.un2_addr_rd_cry_8_0       CCU2C        COUT     Out     0.059     1.740       -         
un2_addr_rd_cry_9                      Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_10_0      CCU2C        CIN      In      0.000     1.740       -         
u_ddr_ulogic.un2_addr_rd_cry_10_0      CCU2C        COUT     Out     0.059     1.799       -         
un2_addr_rd_cry_11                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_12_0      CCU2C        CIN      In      0.000     1.799       -         
u_ddr_ulogic.un2_addr_rd_cry_12_0      CCU2C        COUT     Out     0.059     1.858       -         
un2_addr_rd_cry_13                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_14_0      CCU2C        CIN      In      0.000     1.858       -         
u_ddr_ulogic.un2_addr_rd_cry_14_0      CCU2C        COUT     Out     0.059     1.917       -         
un2_addr_rd_cry_15                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_16_0      CCU2C        CIN      In      0.000     1.917       -         
u_ddr_ulogic.un2_addr_rd_cry_16_0      CCU2C        COUT     Out     0.059     1.976       -         
un2_addr_rd_cry_17                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_18_0      CCU2C        CIN      In      0.000     1.976       -         
u_ddr_ulogic.un2_addr_rd_cry_18_0      CCU2C        COUT     Out     0.059     2.035       -         
un2_addr_rd_cry_19                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_20_0      CCU2C        CIN      In      0.000     2.035       -         
u_ddr_ulogic.un2_addr_rd_cry_20_0      CCU2C        COUT     Out     0.059     2.094       -         
un2_addr_rd_cry_21                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_22_0      CCU2C        CIN      In      0.000     2.094       -         
u_ddr_ulogic.un2_addr_rd_cry_22_0      CCU2C        COUT     Out     0.059     2.153       -         
un2_addr_rd_cry_23                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_24_0      CCU2C        CIN      In      0.000     2.153       -         
u_ddr_ulogic.un2_addr_rd_cry_24_0      CCU2C        COUT     Out     0.059     2.212       -         
un2_addr_rd_cry_25                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_26_0      CCU2C        CIN      In      0.000     2.212       -         
u_ddr_ulogic.un2_addr_rd_cry_26_0      CCU2C        S1       Out     0.607     2.818       -         
un2_addr_rd_cry_26_0_S1                Net          -        -       -         -           1         
u_ddr_ulogic.addr_rd_4[27]             ORCALUT4     B        In      0.000     2.818       -         
u_ddr_ulogic.addr_rd_4[27]             ORCALUT4     Z        Out     0.343     3.162       -         
addr_rd_4[27]                          Net          -        -       -         -           1         
u_ddr_ulogic.addr_rd[27]               FD1P3DX      D        In      0.000     3.162       -         
=====================================================================================================


Path information for path number 4: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      3.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                13
    Starting point:                          u_ddr_ulogic.addr_rd[5] / Q
    Ending point:                            u_ddr_ulogic.addr_rd[27] / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_ddr_ulogic.addr_rd[5]               FD1P3DX      Q        Out     0.838     0.838       -         
addr_rd[5]                            Net          -        -       -         -           3         
u_ddr_ulogic.un2_addr_rd_cry_5_0      CCU2C        A1       In      0.000     0.838       -         
u_ddr_ulogic.un2_addr_rd_cry_5_0      CCU2C        COUT     Out     0.784     1.622       -         
un2_addr_rd_cry_5                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_6_0      CCU2C        CIN      In      0.000     1.622       -         
u_ddr_ulogic.un2_addr_rd_cry_6_0      CCU2C        COUT     Out     0.059     1.681       -         
un2_addr_rd_cry_7                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_8_0      CCU2C        CIN      In      0.000     1.681       -         
u_ddr_ulogic.un2_addr_rd_cry_8_0      CCU2C        COUT     Out     0.059     1.740       -         
un2_addr_rd_cry_9                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_10_0     CCU2C        CIN      In      0.000     1.740       -         
u_ddr_ulogic.un2_addr_rd_cry_10_0     CCU2C        COUT     Out     0.059     1.799       -         
un2_addr_rd_cry_11                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_12_0     CCU2C        CIN      In      0.000     1.799       -         
u_ddr_ulogic.un2_addr_rd_cry_12_0     CCU2C        COUT     Out     0.059     1.858       -         
un2_addr_rd_cry_13                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_14_0     CCU2C        CIN      In      0.000     1.858       -         
u_ddr_ulogic.un2_addr_rd_cry_14_0     CCU2C        COUT     Out     0.059     1.917       -         
un2_addr_rd_cry_15                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_16_0     CCU2C        CIN      In      0.000     1.917       -         
u_ddr_ulogic.un2_addr_rd_cry_16_0     CCU2C        COUT     Out     0.059     1.976       -         
un2_addr_rd_cry_17                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_18_0     CCU2C        CIN      In      0.000     1.976       -         
u_ddr_ulogic.un2_addr_rd_cry_18_0     CCU2C        COUT     Out     0.059     2.035       -         
un2_addr_rd_cry_19                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_20_0     CCU2C        CIN      In      0.000     2.035       -         
u_ddr_ulogic.un2_addr_rd_cry_20_0     CCU2C        COUT     Out     0.059     2.094       -         
un2_addr_rd_cry_21                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_22_0     CCU2C        CIN      In      0.000     2.094       -         
u_ddr_ulogic.un2_addr_rd_cry_22_0     CCU2C        COUT     Out     0.059     2.153       -         
un2_addr_rd_cry_23                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_24_0     CCU2C        CIN      In      0.000     2.153       -         
u_ddr_ulogic.un2_addr_rd_cry_24_0     CCU2C        COUT     Out     0.059     2.212       -         
un2_addr_rd_cry_25                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_rd_cry_26_0     CCU2C        CIN      In      0.000     2.212       -         
u_ddr_ulogic.un2_addr_rd_cry_26_0     CCU2C        S1       Out     0.607     2.818       -         
un2_addr_rd_cry_26_0_S1               Net          -        -       -         -           1         
u_ddr_ulogic.addr_rd_4[27]            ORCALUT4     B        In      0.000     2.818       -         
u_ddr_ulogic.addr_rd_4[27]            ORCALUT4     Z        Out     0.343     3.162       -         
addr_rd_4[27]                         Net          -        -       -         -           1         
u_ddr_ulogic.addr_rd[27]              FD1P3DX      D        In      0.000     3.162       -         
====================================================================================================


Path information for path number 5: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      3.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                13
    Starting point:                          u_ddr_ulogic.addr_wr[5] / Q
    Ending point:                            u_ddr_ulogic.addr_wr[27] / D
    The start point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
u_ddr_ulogic.addr_wr[5]               FD1P3DX      Q        Out     0.838     0.838       -         
addr_wr[5]                            Net          -        -       -         -           3         
u_ddr_ulogic.un2_addr_wr_cry_5_0      CCU2C        A1       In      0.000     0.838       -         
u_ddr_ulogic.un2_addr_wr_cry_5_0      CCU2C        COUT     Out     0.784     1.622       -         
un2_addr_wr_cry_5                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_6_0      CCU2C        CIN      In      0.000     1.622       -         
u_ddr_ulogic.un2_addr_wr_cry_6_0      CCU2C        COUT     Out     0.059     1.681       -         
un2_addr_wr_cry_7                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_8_0      CCU2C        CIN      In      0.000     1.681       -         
u_ddr_ulogic.un2_addr_wr_cry_8_0      CCU2C        COUT     Out     0.059     1.740       -         
un2_addr_wr_cry_9                     Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_10_0     CCU2C        CIN      In      0.000     1.740       -         
u_ddr_ulogic.un2_addr_wr_cry_10_0     CCU2C        COUT     Out     0.059     1.799       -         
un2_addr_wr_cry_11                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_12_0     CCU2C        CIN      In      0.000     1.799       -         
u_ddr_ulogic.un2_addr_wr_cry_12_0     CCU2C        COUT     Out     0.059     1.858       -         
un2_addr_wr_cry_13                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_14_0     CCU2C        CIN      In      0.000     1.858       -         
u_ddr_ulogic.un2_addr_wr_cry_14_0     CCU2C        COUT     Out     0.059     1.917       -         
un2_addr_wr_cry_15                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_16_0     CCU2C        CIN      In      0.000     1.917       -         
u_ddr_ulogic.un2_addr_wr_cry_16_0     CCU2C        COUT     Out     0.059     1.976       -         
un2_addr_wr_cry_17                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_18_0     CCU2C        CIN      In      0.000     1.976       -         
u_ddr_ulogic.un2_addr_wr_cry_18_0     CCU2C        COUT     Out     0.059     2.035       -         
un2_addr_wr_cry_19                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_20_0     CCU2C        CIN      In      0.000     2.035       -         
u_ddr_ulogic.un2_addr_wr_cry_20_0     CCU2C        COUT     Out     0.059     2.094       -         
un2_addr_wr_cry_21                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_22_0     CCU2C        CIN      In      0.000     2.094       -         
u_ddr_ulogic.un2_addr_wr_cry_22_0     CCU2C        COUT     Out     0.059     2.153       -         
un2_addr_wr_cry_23                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_24_0     CCU2C        CIN      In      0.000     2.153       -         
u_ddr_ulogic.un2_addr_wr_cry_24_0     CCU2C        COUT     Out     0.059     2.212       -         
un2_addr_wr_cry_25                    Net          -        -       -         -           1         
u_ddr_ulogic.un2_addr_wr_cry_26_0     CCU2C        CIN      In      0.000     2.212       -         
u_ddr_ulogic.un2_addr_wr_cry_26_0     CCU2C        S1       Out     0.607     2.818       -         
un2_addr_wr_cry_26_0_S1               Net          -        -       -         -           1         
u_ddr_ulogic.addr_wr_4[27]            ORCALUT4     B        In      0.000     2.818       -         
u_ddr_ulogic.addr_wr_4[27]            ORCALUT4     Z        Out     0.343     3.162       -         
addr_wr_4[27]                         Net          -        -       -         -           1         
u_ddr_ulogic.addr_wr[27]              FD1P3DX      D        In      0.000     3.162       -         
====================================================================================================




====================================
Detailed Report for Clock: ddr3_test_top|fpga_int_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                                            Arrival            
Instance          Reference                                     Type        Pin     Net               Time        Slack  
                  Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------
rst_n_cntr[0]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[0]     0.798       410.091
rst_n_cntr[1]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[1]     0.798       410.150
rst_n_cntr[2]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[2]     0.798       410.150
rst_n_cntr[3]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[3]     0.798       410.209
rst_n_cntr[4]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[4]     0.798       410.209
rst_n_cntr[5]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[5]     0.798       410.268
rst_n_cntr[6]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[6]     0.798       410.268
rst_n_cntr[7]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[7]     0.798       410.327
rst_n_cntr[8]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[8]     0.798       410.327
rst_n_cntr[9]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     Q       rst_n_cntr[9]     0.798       410.386
=========================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                               Required            
Instance           Reference                                     Type        Pin     Net                  Time         Slack  
                   Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------
rst_n_cntr[15]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[15]     412.692      410.091
rst_n_cntr[13]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[13]     412.692      410.150
rst_n_cntr[14]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[14]     412.692      410.150
rst_n_cntr[11]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[11]     412.692      410.209
rst_n_cntr[12]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[12]     412.692      410.209
rst_n_cntr[9]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[9]      412.692      410.268
rst_n_cntr[10]     ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[10]     412.692      410.268
rst_n_cntr[7]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[7]      412.692      410.327
rst_n_cntr[8]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[8]      412.692      410.327
rst_n_cntr[5]      ddr3_test_top|fpga_int_clk_inferred_clock     FD1P3AX     D       rst_n_cntr_s[5]      412.692      410.386
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      412.903
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         412.692

    - Propagation time:                      2.602
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 410.091

    Number of logic level(s):                9
    Starting point:                          rst_n_cntr[0] / Q
    Ending point:                            rst_n_cntr[15] / D
    The start point is clocked by            ddr3_test_top|fpga_int_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            ddr3_test_top|fpga_int_clk_inferred_clock [rising] on pin CK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
rst_n_cntr[0]            FD1P3AX     Q        Out     0.798     0.798       -         
rst_n_cntr[0]            Net         -        -       -         -           2         
rst_n_cntr_cry_0[0]      CCU2C       A1       In      0.000     0.798       -         
rst_n_cntr_cry_0[0]      CCU2C       COUT     Out     0.784     1.582       -         
rst_n_cntr_cry[0]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[1]      CCU2C       CIN      In      0.000     1.582       -         
rst_n_cntr_cry_0[1]      CCU2C       COUT     Out     0.059     1.641       -         
rst_n_cntr_cry[2]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[3]      CCU2C       CIN      In      0.000     1.641       -         
rst_n_cntr_cry_0[3]      CCU2C       COUT     Out     0.059     1.700       -         
rst_n_cntr_cry[4]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[5]      CCU2C       CIN      In      0.000     1.700       -         
rst_n_cntr_cry_0[5]      CCU2C       COUT     Out     0.059     1.759       -         
rst_n_cntr_cry[6]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[7]      CCU2C       CIN      In      0.000     1.759       -         
rst_n_cntr_cry_0[7]      CCU2C       COUT     Out     0.059     1.818       -         
rst_n_cntr_cry[8]        Net         -        -       -         -           1         
rst_n_cntr_cry_0[9]      CCU2C       CIN      In      0.000     1.818       -         
rst_n_cntr_cry_0[9]      CCU2C       COUT     Out     0.059     1.877       -         
rst_n_cntr_cry[10]       Net         -        -       -         -           1         
rst_n_cntr_cry_0[11]     CCU2C       CIN      In      0.000     1.877       -         
rst_n_cntr_cry_0[11]     CCU2C       COUT     Out     0.059     1.936       -         
rst_n_cntr_cry[12]       Net         -        -       -         -           1         
rst_n_cntr_cry_0[13]     CCU2C       CIN      In      0.000     1.936       -         
rst_n_cntr_cry_0[13]     CCU2C       COUT     Out     0.059     1.995       -         
rst_n_cntr_cry[14]       Net         -        -       -         -           1         
rst_n_cntr_s_0[15]       CCU2C       CIN      In      0.000     1.995       -         
rst_n_cntr_s_0[15]       CCU2C       S0       Out     0.607     2.602       -         
rst_n_cntr_s[15]         Net         -        -       -         -           1         
rst_n_cntr[15]           FD1P3AX     D        In      0.000     2.602       -         
======================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                 Arrival             
Instance                                        Reference     Type               Pin                 Net                 Time        Slack   
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1        System        inst1              cmd_rdy             cmd_rdy_0           0.000       0.591   
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1        System        inst1              datain_rdy          datain_rdy_0        0.000       1.971   
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1        System        inst1              init_done           init_done_0         0.000       2.340   
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1        System        inst1              read_data_valid     read_data_valid     0.000       2.340   
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     clocking_good       clocking_good       0.000       1000.000
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     ddr_rst             ddr_rst             0.000       1000.000
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     ddrdel              ddrdel              0.000       1000.000
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     dqsbuf_pause        dqsbuf_pause        0.000       1000.000
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     eclk                eclk_0              0.000       1000.000
u_ddr3_sdram_mem_top.inst1_inst.U1_clocking     System        ddr_clks_inst1     update_done         update_done         0.000       1000.000
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                            Required          
Instance                         Reference     Type        Pin     Net               Time         Slack
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
u_ddr_ulogic.MaxCmd_Siz          System        FD1S3DX     D       N_1838_0          2.683        0.591
u_ddr_ulogic.cmdgen[5]           System        FD1S3DX     D       N_279_i           2.683        1.114
u_ddr_ulogic.sngl_cmd_cnt[0]     System        FD1P3DX     SP      sngl_cmd_cnte     2.711        1.400
u_ddr_ulogic.sngl_cmd_cnt[1]     System        FD1P3DX     SP      sngl_cmd_cnte     2.711        1.400
u_ddr_ulogic.sngl_cmd_cnt[2]     System        FD1P3DX     SP      sngl_cmd_cnte     2.711        1.400
u_ddr_ulogic.sngl_cmd_cnt[3]     System        FD1P3DX     SP      sngl_cmd_cnte     2.711        1.400
u_ddr_ulogic.sngl_cmd_cnt[4]     System        FD1P3DX     SP      sngl_cmd_cnte     2.711        1.400
u_ddr_ulogic.clr_cmd_cnt         System        FD1P3DX     D       N_282_i           2.683        1.547
u_ddr_ulogic.cmdgen[6]           System        FD1P3DX     SP      N_282_i           2.711        1.575
u_ddr_ulogic.cmdgen[1]           System        FD1S3DX     D       cmdgen_ns[1]      2.683        1.682
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.894
    - Setup time:                            0.211
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.683

    - Propagation time:                      2.092
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.591

    Number of logic level(s):                4
    Starting point:                          u_ddr3_sdram_mem_top.inst1_inst.U1_inst1 / cmd_rdy
    Ending point:                            u_ddr_ulogic.MaxCmd_Siz / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            ddr3_sdram_mem_top_inst1|sclk [rising] on pin CK

Instance / Net                                                  Pin         Pin               Arrival     No. of    
Name                                               Type         Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
u_ddr3_sdram_mem_top.inst1_inst.U1_inst1           inst1        cmd_rdy     Out     0.000     0.000       -         
cmd_rdy_0                                          Net          -           -       -         -           6         
u_ddr_ulogic.cmd_gone                              ORCALUT4     A           In      0.000     0.000       -         
u_ddr_ulogic.cmd_gone                              ORCALUT4     Z           Out     0.658     0.658       -         
cmd_gone                                           Net          -           -       -         -           6         
u_ddr_ulogic.un1_CmdBurst_En_0_sqmuxa_i_a2_1_0     ORCALUT4     B           In      0.000     0.658       -         
u_ddr_ulogic.un1_CmdBurst_En_0_sqmuxa_i_a2_1_0     ORCALUT4     Z           Out     0.568     1.226       -         
un1_CmdBurst_En_0_sqmuxa_i_a2_1_0                  Net          -           -       -         -           2         
u_ddr_ulogic.MaxCmd_Siz_0_RNO                      ORCALUT4     D           In      0.000     1.226       -         
u_ddr_ulogic.MaxCmd_Siz_0_RNO                      ORCALUT4     Z           Out     0.523     1.749       -         
N_269_i                                            Net          -           -       -         -           1         
u_ddr_ulogic.MaxCmd_Siz_0                          ORCALUT4     B           In      0.000     1.749       -         
u_ddr_ulogic.MaxCmd_Siz_0                          ORCALUT4     Z           Out     0.343     2.092       -         
N_1838_0                                           Net          -           -       -         -           1         
u_ddr_ulogic.MaxCmd_Siz                            FD1S3DX      D           In      0.000     2.092       -         
====================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 148MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-8

Register bits: 203 of 83640 (0%)
PIC Latch:       0
I/O cells:       1


Details:
CCU2C:          62
FD1P3AX:        16
FD1P3DX:        121
FD1S3AX:        1
FD1S3BX:        5
FD1S3DX:        60
GSR:            1
INV:            6
OB:             1
ORCALUT4:       148
OSCG:           1
PFUMX:          3
PUR:            1
VHI:            3
VLO:            2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 32MB peak: 148MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Jul 13 15:24:26 2017

###########################################################]
