// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Address selected to load:
    DMux8Way (in=load, sel=address[9..11], a=loadR0, b=loadR1, c=loadR2, d=loadR3, e=loadR4, f=loadR5, g=loadR6, h=loadR7);
    
    // 4096 Registers in eight RAM512 chips
    RAM512 (in=in, load=loadR0, address=address[0..8], out=outR0);
    RAM512 (in=in, load=loadR1, address=address[0..8], out=outR1);
    RAM512 (in=in, load=loadR2, address=address[0..8], out=outR2);
    RAM512 (in=in, load=loadR3, address=address[0..8], out=outR3);
    RAM512 (in=in, load=loadR4, address=address[0..8], out=outR4);
    RAM512 (in=in, load=loadR5, address=address[0..8], out=outR5);
    RAM512 (in=in, load=loadR6, address=address[0..8], out=outR6);
    RAM512 (in=in, load=loadR7, address=address[0..8], out=outR7);
    
    // Selecting our output
    Mux8Way16 (a=outR0, b=outR1, c=outR2, d=outR3, e=outR4, f=outR5, g=outR6, h=outR7, sel=address[9..11], out=out);
}