-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "02/02/2023 17:32:53"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UNI_Projektas IS
    PORT (
	CLK : IN std_logic;
	ADC_IN : IN std_logic_vector(7 DOWNTO 0);
	DATA_OUT : OUT std_logic_vector(5 DOWNTO 0);
	SYNC : OUT std_logic;
	UART_TX : OUT std_logic;
	UART_RX_RX : IN std_logic
	);
END UNI_Projektas;

-- Design Ports Information
-- DATA_OUT[0]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[1]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[2]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT[5]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SYNC	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TX	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RX_RX	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[0]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[2]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[3]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[4]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[5]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[6]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADC_IN[7]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF UNI_Projektas IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_ADC_IN : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DATA_OUT : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_SYNC : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_UART_RX_RX : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock_divider1|clock_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|LessThan9~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan9~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan10~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan11~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan6~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan13~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan14~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan15~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~10_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|Add0~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~56_combout\ : std_logic;
SIGNAL \corr_long|output_56[1]~42_combout\ : std_logic;
SIGNAL \corr_long|output_56[2]~44_combout\ : std_logic;
SIGNAL \corr_long|output_56[5]~50_combout\ : std_logic;
SIGNAL \corr_long|output_56[6]~52_combout\ : std_logic;
SIGNAL \corr_long|output_56[7]~54_combout\ : std_logic;
SIGNAL \corr_long|output_56[8]~56_combout\ : std_logic;
SIGNAL \corr_long|output_56[9]~58_combout\ : std_logic;
SIGNAL \corr_long|output_56[10]~60_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]~19_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[4]~27_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add9~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add10~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add5~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~21\ : std_logic;
SIGNAL \corr_long|gate6|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~23\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[6]~31_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[11]~41_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~74_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~76_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~93\ : std_logic;
SIGNAL \ADC_Manager1|counter[31]~94_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~44_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~48_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~20_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|Add0~34_combout\ : std_logic;
SIGNAL \corr_long|f_output[14]~49_combout\ : std_logic;
SIGNAL \corr_long|f_output[15]~51_combout\ : std_logic;
SIGNAL \corr_long|f_output[18]~57_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \corr_long|output_56[12]~64_combout\ : std_logic;
SIGNAL \corr_long|output_56[14]~69\ : std_logic;
SIGNAL \corr_long|output_56[15]~70_combout\ : std_logic;
SIGNAL \corr_long|output_56[15]~71\ : std_logic;
SIGNAL \corr_long|output_56[16]~72_combout\ : std_logic;
SIGNAL \corr_long|output_56[16]~73\ : std_logic;
SIGNAL \corr_long|output_56[17]~74_combout\ : std_logic;
SIGNAL \corr_long|output_56[17]~75\ : std_logic;
SIGNAL \corr_long|output_56[18]~76_combout\ : std_logic;
SIGNAL \corr_long|output_56[18]~77\ : std_logic;
SIGNAL \corr_long|output_56[19]~78_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~31\ : std_logic;
SIGNAL \corr_long|gate5|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~33\ : std_logic;
SIGNAL \corr_long|gate5|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~25\ : std_logic;
SIGNAL \corr_long|gate5|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~27\ : std_logic;
SIGNAL \corr_long|gate5|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~29\ : std_logic;
SIGNAL \corr_long|gate5|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~31\ : std_logic;
SIGNAL \corr_long|gate5|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~31\ : std_logic;
SIGNAL \corr_long|gate5|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~33\ : std_logic;
SIGNAL \corr_long|gate5|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~25\ : std_logic;
SIGNAL \corr_long|gate5|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~27\ : std_logic;
SIGNAL \corr_long|gate5|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~29\ : std_logic;
SIGNAL \corr_long|gate5|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~31\ : std_logic;
SIGNAL \corr_long|gate5|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~35\ : std_logic;
SIGNAL \corr_long|gate5|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[14]~47_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~31\ : std_logic;
SIGNAL \corr_long|gate6|Add9~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~31\ : std_logic;
SIGNAL \corr_long|gate6|Add5~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~33\ : std_logic;
SIGNAL \corr_long|gate6|Add6~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~35\ : std_logic;
SIGNAL \corr_long|gate6|Add8~36_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~25\ : std_logic;
SIGNAL \corr_long|gate6|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~27\ : std_logic;
SIGNAL \corr_long|gate6|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~29\ : std_logic;
SIGNAL \corr_long|gate6|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~31\ : std_logic;
SIGNAL \corr_long|gate6|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~29\ : std_logic;
SIGNAL \corr_long|gate6|Add1~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~31\ : std_logic;
SIGNAL \corr_long|gate6|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~29\ : std_logic;
SIGNAL \corr_long|gate6|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~31\ : std_logic;
SIGNAL \corr_long|gate6|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~33\ : std_logic;
SIGNAL \corr_long|gate6|Add2~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~31\ : std_logic;
SIGNAL \corr_long|gate6|Add3~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~31\ : std_logic;
SIGNAL \corr_long|gate6|Add4~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~33\ : std_logic;
SIGNAL \corr_long|gate6|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~35\ : std_logic;
SIGNAL \corr_long|gate6|Add4~36_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[13]~45_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[15]~49_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[16]~51_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[17]~54\ : std_logic;
SIGNAL \corr_long|gate6|output[18]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan8~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan16~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan12~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~11_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Add0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector49~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector40~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector26~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector83~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector80~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector74~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector65~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector64~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector55~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter[9]~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \clock_divider1|clock_out~clkctrl_outclk\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\ : std_logic;
SIGNAL \corr_long|f_output[1]_OTERM2497\ : std_logic;
SIGNAL \corr_long|f_output[2]_OTERM2499\ : std_logic;
SIGNAL \corr_long|f_output[3]_OTERM2501\ : std_logic;
SIGNAL \corr_long|f_output[4]_OTERM2503\ : std_logic;
SIGNAL \corr_long|f_output[5]_OTERM2505\ : std_logic;
SIGNAL \corr_long|f_output[8]_OTERM2511\ : std_logic;
SIGNAL \corr_long|f_output[9]_OTERM2513\ : std_logic;
SIGNAL \corr_long|f_output[10]_OTERM2515\ : std_logic;
SIGNAL \corr_long|f_output[0]_OTERM2519\ : std_logic;
SIGNAL \corr_long|f_output[6]_OTERM2531\ : std_logic;
SIGNAL \corr_long|f_output[7]_OTERM2533\ : std_logic;
SIGNAL \corr_long|f_output[11]_OTERM2541\ : std_logic;
SIGNAL \corr_long|f_output[12]_OTERM2543\ : std_logic;
SIGNAL \corr_long|f_output[14]_OTERM2547\ : std_logic;
SIGNAL \corr_long|f_output[17]_OTERM2553\ : std_logic;
SIGNAL \corr_long|f_output[13]_OTERM2561\ : std_logic;
SIGNAL \corr_long|f_output[15]_OTERM2565\ : std_logic;
SIGNAL \corr_long|f_output[16]_OTERM2567\ : std_logic;
SIGNAL \corr_long|f_output[18]_OTERM2571\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[5]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[5]~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783~feeder_combout\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \CLK~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector86~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[6]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[0]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~208_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[1]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[3]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~192_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[1]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[10]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~252_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~298_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[5]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~230_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[7]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~206_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~322_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~46_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~90_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~94_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~259_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~270_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~274_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~54_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~170_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~178_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~220_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~315_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~272_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~271_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~279_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~243_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~300_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~171_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~112_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~19_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~96_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~124_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~104_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~323_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~327_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~159_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~237_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~0_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~4_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~8_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~140_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~109_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~305_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~48_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~313_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~321_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~191_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~117_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~121_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~125_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~129_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~380_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~428_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~430_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~152_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~350_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~1_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~330_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~392_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~97_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~101_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~105_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~427_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~169_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~77_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~45_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~57_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~396_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~458_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~440_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~446_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~448_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~400_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~497_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~498_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~500_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~502_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~395_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~491_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~493_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~494_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~472_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~474_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~476_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~503_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~482_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~484_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~486_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~495_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~475_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~483_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~485_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~487_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~481_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~479_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~477_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~473_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~455_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~501_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~480_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~478_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~453_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~489_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~451_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~449_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~399_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~401_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~403_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~405_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~407_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~391_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~389_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~471_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~447_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~397_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~469_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~445_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~443_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~441_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~499_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~390_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~388_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~459_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~406_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~467_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~454_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~404_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~153_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~157_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~465_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~452_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~402_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~463_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~450_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~492_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~444_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~442_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~398_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~457_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~394_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~490_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~365_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~368_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~370_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~372_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~374_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~352_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~354_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~356_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~373_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~375_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~359_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~357_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~355_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~353_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~371_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~369_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~367_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~358_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~366_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~351_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~337_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~339_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~341_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~343_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~335_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~333_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~331_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~329_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~93_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~61_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~149_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~439_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~488_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~393_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~470_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~363_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~361_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~89_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~53_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~145_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~437_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~496_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~387_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~85_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~177_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~435_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~423_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~385_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~49_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~25_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~29_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~433_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~421_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~383_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~342_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~21_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~431_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~419_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~381_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~81_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~173_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~417_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~468_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~379_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~340_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~17_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~429_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~415_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~456_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~413_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~466_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~364_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~73_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~41_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~165_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~411_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~464_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~362_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~338_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~13_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~161_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~438_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~422_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~462_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~360_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~336_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~334_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~9_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~436_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~420_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~386_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~332_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~5_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~434_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~418_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~384_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~328_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~33_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~189_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~156_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~432_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~416_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~382_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~349_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~37_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~28_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~185_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data[414]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~148_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~144_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~141_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~461_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~378_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~69_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~137_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~426_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~414_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~347_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~65_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~133_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~92_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~176_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~412_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~377_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~345_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~293_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~60_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~24_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~181_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~325_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~289_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~56_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~20_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~172_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~285_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~281_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~52_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~16_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~168_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~309_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~113_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~88_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~44_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~12_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~164_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~241_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~301_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~277_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~40_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~36_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~32_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~160_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~233_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~317_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~84_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~68_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~136_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~80_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~64_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~132_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~76_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~72_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~63_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~31_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~187_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~155_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~297_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~59_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~27_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~183_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~151_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~147_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~128_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~425_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~410_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~348_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~292_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~273_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~100_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~55_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~23_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~179_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~409_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~346_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~288_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~120_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~424_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~408_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~460_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~376_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~344_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~284_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~280_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~116_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~229_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~312_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~269_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~108_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~225_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~308_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~51_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~143_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~15_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~175_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~139_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~221_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~304_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~265_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~324_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~95_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~47_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~11_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~167_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~135_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~217_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~320_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~91_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~43_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~39_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~7_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~131_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~87_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~3_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~245_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~275_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~267_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~239_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~296_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~276_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~127_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~268_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~295_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~264_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~291_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~207_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~158_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~240_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~316_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~287_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~283_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~71_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~154_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~236_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~123_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~83_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~62_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~30_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~232_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~311_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~119_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~228_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~115_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~224_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~205_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~150_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~146_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~142_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~26_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~174_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~138_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~216_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~307_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~79_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~75_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~58_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~22_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~166_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~244_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~242_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~303_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~278_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~266_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~238_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~247_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~235_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~203_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~263_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~107_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~188_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~261_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~103_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~50_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~18_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~163_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~134_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~86_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~42_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~38_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~14_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~162_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~130_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~82_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~184_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~257_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~326_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~294_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~126_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~78_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~180_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~319_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~290_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~74_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~10_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~190_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~255_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~106_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~253_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~231_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~318_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~286_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~282_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~70_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~6_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~2_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~186_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~227_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~314_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~67_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~35_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~182_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~251_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~223_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~204_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~219_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~122_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~215_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~310_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~118_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~214_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~306_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~114_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~213_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~246_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~234_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~202_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[15]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~262_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~226_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~302_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~201_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~199_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~260_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~197_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~195_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~258_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~193_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[4]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~256_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~111_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~211_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~299_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~210_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~254_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~102_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~209_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|temp_shift[9]~feeder_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~250_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~222_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~200_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~198_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~196_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~194_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~218_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~99_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~249_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~110_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~212_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~98_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~66_combout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~34_combout\ : std_logic;
SIGNAL \corr_long|f~0_combout\ : std_logic;
SIGNAL \corr_long|f~feeder_combout\ : std_logic;
SIGNAL \corr_long|f~regout\ : std_logic;
SIGNAL \corr_long|input_adc_6[96]~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[97]~17_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[98]~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[99]~19_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[100]~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[101]~21_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[102]~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[103]~23_combout\ : std_logic;
SIGNAL \ADC_Manager1|corr_func_rom_adress_a[0]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector21~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector20~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector19~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|corr_func_rom_adress_a[0]~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector54~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~1\ : std_logic;
SIGNAL \ADC_Manager1|Add0~3\ : std_logic;
SIGNAL \ADC_Manager1|Add0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_counts[12]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~5\ : std_logic;
SIGNAL \ADC_Manager1|Add0~7\ : std_logic;
SIGNAL \ADC_Manager1|Add0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~9\ : std_logic;
SIGNAL \ADC_Manager1|Add0~11\ : std_logic;
SIGNAL \ADC_Manager1|Add0~13\ : std_logic;
SIGNAL \ADC_Manager1|Add0~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~15\ : std_logic;
SIGNAL \ADC_Manager1|Add0~17\ : std_logic;
SIGNAL \ADC_Manager1|Add0~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~19\ : std_logic;
SIGNAL \ADC_Manager1|Add0~21\ : std_logic;
SIGNAL \ADC_Manager1|Add0~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~23\ : std_logic;
SIGNAL \ADC_Manager1|Add0~25\ : std_logic;
SIGNAL \ADC_Manager1|Add0~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~27\ : std_logic;
SIGNAL \ADC_Manager1|Add0~28_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~29\ : std_logic;
SIGNAL \ADC_Manager1|Add0~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~31\ : std_logic;
SIGNAL \ADC_Manager1|Add0~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~33\ : std_logic;
SIGNAL \ADC_Manager1|Add0~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~35\ : std_logic;
SIGNAL \ADC_Manager1|Add0~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~37\ : std_logic;
SIGNAL \ADC_Manager1|Add0~39\ : std_logic;
SIGNAL \ADC_Manager1|Add0~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~41\ : std_logic;
SIGNAL \ADC_Manager1|Add0~43\ : std_logic;
SIGNAL \ADC_Manager1|Add0~45\ : std_logic;
SIGNAL \ADC_Manager1|Add0~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~47\ : std_logic;
SIGNAL \ADC_Manager1|Add0~49\ : std_logic;
SIGNAL \ADC_Manager1|Add0~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~51\ : std_logic;
SIGNAL \ADC_Manager1|Add0~53\ : std_logic;
SIGNAL \ADC_Manager1|Add0~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~55\ : std_logic;
SIGNAL \ADC_Manager1|Add0~57\ : std_logic;
SIGNAL \ADC_Manager1|Add0~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~59\ : std_logic;
SIGNAL \ADC_Manager1|Add0~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~61\ : std_logic;
SIGNAL \ADC_Manager1|Add0~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~56_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux94~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux95~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal2~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector5~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.sending_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|WideOr5~combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~1\ : std_logic;
SIGNAL \ADC_Manager1|Add3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector53~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~3\ : std_logic;
SIGNAL \ADC_Manager1|Add3~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector52~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~5\ : std_logic;
SIGNAL \ADC_Manager1|Add3~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector51~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~7\ : std_logic;
SIGNAL \ADC_Manager1|Add3~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector50~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~9\ : std_logic;
SIGNAL \ADC_Manager1|Add3~11\ : std_logic;
SIGNAL \ADC_Manager1|Add3~13\ : std_logic;
SIGNAL \ADC_Manager1|Add3~14_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector47~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector30~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector31~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector32~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector34~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector37~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~15\ : std_logic;
SIGNAL \ADC_Manager1|Add3~17\ : std_logic;
SIGNAL \ADC_Manager1|Add3~19\ : std_logic;
SIGNAL \ADC_Manager1|Add3~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector44~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~21\ : std_logic;
SIGNAL \ADC_Manager1|Add3~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector43~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~23\ : std_logic;
SIGNAL \ADC_Manager1|Add3~24_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector42~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~25\ : std_logic;
SIGNAL \ADC_Manager1|Add3~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector41~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~27\ : std_logic;
SIGNAL \ADC_Manager1|Add3~29\ : std_logic;
SIGNAL \ADC_Manager1|Add3~31\ : std_logic;
SIGNAL \ADC_Manager1|Add3~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector38~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~33\ : std_logic;
SIGNAL \ADC_Manager1|Add3~35\ : std_logic;
SIGNAL \ADC_Manager1|Add3~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector36~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~37\ : std_logic;
SIGNAL \ADC_Manager1|Add3~39\ : std_logic;
SIGNAL \ADC_Manager1|Add3~41\ : std_logic;
SIGNAL \ADC_Manager1|Add3~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector33~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~43\ : std_logic;
SIGNAL \ADC_Manager1|Add3~45\ : std_logic;
SIGNAL \ADC_Manager1|Add3~47\ : std_logic;
SIGNAL \ADC_Manager1|Add3~49\ : std_logic;
SIGNAL \ADC_Manager1|Add3~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector29~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~51\ : std_logic;
SIGNAL \ADC_Manager1|Add3~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector28~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~53\ : std_logic;
SIGNAL \ADC_Manager1|Add3~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector27~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~18_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector45~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~55\ : std_logic;
SIGNAL \ADC_Manager1|Add3~57\ : std_logic;
SIGNAL \ADC_Manager1|Add3~59\ : std_logic;
SIGNAL \ADC_Manager1|Add3~61\ : std_logic;
SIGNAL \ADC_Manager1|Add3~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector23~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector24~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector25~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector39~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~38_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector35~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~16_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector46~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Add3~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector48~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector6~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_after~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector7~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|bit_polarity~regout\ : std_logic;
SIGNAL \ADC_Manager1|Equal1~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector17~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|WideOr3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector16~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector15~3_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector18~1_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[96]~16_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[97]~17_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[98]~18_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[99]~19_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[100]~20_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[101]~21_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[102]~22_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[103]~23_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\ : std_logic;
SIGNAL \corr_long|input_adc_6[80]~8_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[81]~9_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[82]~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[83]~11_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[84]~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[85]~13_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[86]~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[87]~15_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[80]~8_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[81]~9_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[82]~10_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[83]~11_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[84]~12_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[85]~13_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[86]~14_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[87]~15_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ : std_logic;
SIGNAL \corr_long|input_adc_6[88]~0_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[89]~1_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[90]~2_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[91]~3_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[92]~4_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[93]~5_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[94]~6_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[95]~7_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[88]~0_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[89]~1_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[90]~2_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[91]~3_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[92]~4_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[93]~5_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[94]~6_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[95]~7_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\ : std_logic;
SIGNAL \corr_long|gate6|Add9~1\ : std_logic;
SIGNAL \corr_long|gate6|Add9~3\ : std_logic;
SIGNAL \corr_long|gate6|Add9~5\ : std_logic;
SIGNAL \corr_long|gate6|Add9~7\ : std_logic;
SIGNAL \corr_long|gate6|Add9~9\ : std_logic;
SIGNAL \corr_long|gate6|Add9~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\ : std_logic;
SIGNAL \corr_long|gate6|Add9~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\ : std_logic;
SIGNAL \corr_long|gate6|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\ : std_logic;
SIGNAL \corr_long|gate6|Add10~1\ : std_logic;
SIGNAL \corr_long|gate6|Add10~3\ : std_logic;
SIGNAL \corr_long|gate6|Add10~5\ : std_logic;
SIGNAL \corr_long|gate6|Add10~7\ : std_logic;
SIGNAL \corr_long|gate6|Add10~9\ : std_logic;
SIGNAL \corr_long|gate6|Add10~11\ : std_logic;
SIGNAL \corr_long|gate6|Add10~13\ : std_logic;
SIGNAL \corr_long|gate6|Add10~15\ : std_logic;
SIGNAL \corr_long|gate6|Add10~17\ : std_logic;
SIGNAL \corr_long|gate6|Add10~19\ : std_logic;
SIGNAL \corr_long|gate6|Add10~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[48]~48_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[49]~49_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[50]~50_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[51]~51_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[52]~52_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[53]~53_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[54]~54_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[55]~55_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[48]~48_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[49]~49_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[50]~50_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[51]~51_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[52]~52_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[53]~53_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[54]~54_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[55]~55_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ : std_logic;
SIGNAL \corr_long|input_adc_6[56]~40_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[57]~41_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[58]~42_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[59]~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[60]~44_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[61]~45_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[62]~46_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[63]~47_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[56]~40_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[57]~41_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[58]~42_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[59]~43_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[60]~44_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[61]~45_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[62]~46_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[63]~47_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\ : std_logic;
SIGNAL \corr_long|gate6|Add5~1\ : std_logic;
SIGNAL \corr_long|gate6|Add5~3\ : std_logic;
SIGNAL \corr_long|gate6|Add5~5\ : std_logic;
SIGNAL \corr_long|gate6|Add5~7\ : std_logic;
SIGNAL \corr_long|gate6|Add5~9\ : std_logic;
SIGNAL \corr_long|gate6|Add5~11\ : std_logic;
SIGNAL \corr_long|gate6|Add5~13\ : std_logic;
SIGNAL \corr_long|gate6|Add5~15\ : std_logic;
SIGNAL \corr_long|gate6|Add5~17\ : std_logic;
SIGNAL \corr_long|gate6|Add5~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[64]~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[65]~33_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[66]~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[67]~35_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[68]~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[69]~37_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[70]~38_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[71]~39_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[64]~32_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[65]~33_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[66]~34_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[67]~35_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[68]~36_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[69]~37_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[70]~38_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[71]~39_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ : std_logic;
SIGNAL \corr_long|input_adc_6[72]~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[73]~25_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[74]~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[75]~27_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[76]~28_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[77]~29_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[78]~30_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[79]~31_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[72]~24_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[73]~25_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[74]~26_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[75]~27_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[76]~28_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[77]~29_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[78]~30_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[79]~31_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\ : std_logic;
SIGNAL \corr_long|gate6|Add7~1\ : std_logic;
SIGNAL \corr_long|gate6|Add7~3\ : std_logic;
SIGNAL \corr_long|gate6|Add7~5\ : std_logic;
SIGNAL \corr_long|gate6|Add7~7\ : std_logic;
SIGNAL \corr_long|gate6|Add7~9\ : std_logic;
SIGNAL \corr_long|gate6|Add7~11\ : std_logic;
SIGNAL \corr_long|gate6|Add7~13\ : std_logic;
SIGNAL \corr_long|gate6|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~1\ : std_logic;
SIGNAL \corr_long|gate6|Add6~3\ : std_logic;
SIGNAL \corr_long|gate6|Add6~5\ : std_logic;
SIGNAL \corr_long|gate6|Add6~7\ : std_logic;
SIGNAL \corr_long|gate6|Add6~9\ : std_logic;
SIGNAL \corr_long|gate6|Add6~11\ : std_logic;
SIGNAL \corr_long|gate6|Add6~13\ : std_logic;
SIGNAL \corr_long|gate6|Add6~15\ : std_logic;
SIGNAL \corr_long|gate6|Add6~17\ : std_logic;
SIGNAL \corr_long|gate6|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~1\ : std_logic;
SIGNAL \corr_long|gate6|Add8~3\ : std_logic;
SIGNAL \corr_long|gate6|Add8~5\ : std_logic;
SIGNAL \corr_long|gate6|Add8~7\ : std_logic;
SIGNAL \corr_long|gate6|Add8~9\ : std_logic;
SIGNAL \corr_long|gate6|Add8~11\ : std_logic;
SIGNAL \corr_long|gate6|Add8~13\ : std_logic;
SIGNAL \corr_long|gate6|Add8~15\ : std_logic;
SIGNAL \corr_long|gate6|Add8~17\ : std_logic;
SIGNAL \corr_long|gate6|Add8~19\ : std_logic;
SIGNAL \corr_long|gate6|Add8~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[32]~96_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[33]~97_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[34]~98_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[35]~99_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[36]~100_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[37]~101_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[38]~102_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[39]~103_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[32]~96_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[33]~97_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[34]~98_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[35]~99_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[36]~100_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[37]~101_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[38]~102_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[39]~103_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ : std_logic;
SIGNAL \corr_long|input_adc_6[40]~88_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[41]~89_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[42]~90_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[43]~91_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[44]~92_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[45]~93_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[46]~94_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[47]~95_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[40]~88_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[41]~89_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[42]~90_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[43]~91_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[44]~92_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[45]~93_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[46]~94_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[47]~95_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\ : std_logic;
SIGNAL \corr_long|gate6|Add3~1\ : std_logic;
SIGNAL \corr_long|gate6|Add3~3\ : std_logic;
SIGNAL \corr_long|gate6|Add3~5\ : std_logic;
SIGNAL \corr_long|gate6|Add3~7\ : std_logic;
SIGNAL \corr_long|gate6|Add3~9\ : std_logic;
SIGNAL \corr_long|gate6|Add3~11\ : std_logic;
SIGNAL \corr_long|gate6|Add3~13\ : std_logic;
SIGNAL \corr_long|gate6|Add3~15\ : std_logic;
SIGNAL \corr_long|gate6|Add3~17\ : std_logic;
SIGNAL \corr_long|gate6|Add3~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[0]~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[1]~65_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[2]~66_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[3]~67_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[4]~68_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[5]~69_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[6]~70_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[7]~71_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[0]~64_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[1]~65_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[2]~66_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[3]~67_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[4]~68_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[5]~69_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[6]~70_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[7]~71_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ : std_logic;
SIGNAL \corr_long|input_adc_6[8]~56_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[9]~57_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[10]~58_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[11]~59_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[12]~60_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[13]~61_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[14]~62_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[15]~63_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[8]~56_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[9]~57_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[10]~58_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[11]~59_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[12]~60_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[13]~61_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[14]~62_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[15]~63_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ : std_logic;
SIGNAL \corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\ : std_logic;
SIGNAL \corr_long|gate6|Add0~1\ : std_logic;
SIGNAL \corr_long|gate6|Add0~3\ : std_logic;
SIGNAL \corr_long|gate6|Add0~5\ : std_logic;
SIGNAL \corr_long|gate6|Add0~7\ : std_logic;
SIGNAL \corr_long|gate6|Add0~9\ : std_logic;
SIGNAL \corr_long|gate6|Add0~11\ : std_logic;
SIGNAL \corr_long|gate6|Add0~13\ : std_logic;
SIGNAL \corr_long|gate6|Add0~15\ : std_logic;
SIGNAL \corr_long|gate6|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[16]~80_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[17]~81_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[18]~82_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[19]~83_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[20]~84_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[21]~85_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[22]~86_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[23]~87_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[16]~80_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[17]~81_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[18]~82_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[19]~83_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[20]~84_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[21]~85_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[22]~86_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[23]~87_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ : std_logic;
SIGNAL \corr_long|input_adc_6[24]~72_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[25]~73_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[26]~74_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[27]~75_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[28]~76_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[29]~77_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[30]~78_combout\ : std_logic;
SIGNAL \corr_long|input_adc_6[31]~79_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[24]~72_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[25]~73_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[26]~74_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[27]~75_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[28]~76_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[29]~77_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[30]~78_combout\ : std_logic;
SIGNAL \corr_long|input_func_66[31]~79_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\ : std_logic;
SIGNAL \corr_long|gate6|Add1~1\ : std_logic;
SIGNAL \corr_long|gate6|Add1~3\ : std_logic;
SIGNAL \corr_long|gate6|Add1~5\ : std_logic;
SIGNAL \corr_long|gate6|Add1~7\ : std_logic;
SIGNAL \corr_long|gate6|Add1~9\ : std_logic;
SIGNAL \corr_long|gate6|Add1~11\ : std_logic;
SIGNAL \corr_long|gate6|Add1~13\ : std_logic;
SIGNAL \corr_long|gate6|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~1\ : std_logic;
SIGNAL \corr_long|gate6|Add2~3\ : std_logic;
SIGNAL \corr_long|gate6|Add2~5\ : std_logic;
SIGNAL \corr_long|gate6|Add2~7\ : std_logic;
SIGNAL \corr_long|gate6|Add2~9\ : std_logic;
SIGNAL \corr_long|gate6|Add2~11\ : std_logic;
SIGNAL \corr_long|gate6|Add2~13\ : std_logic;
SIGNAL \corr_long|gate6|Add2~15\ : std_logic;
SIGNAL \corr_long|gate6|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~1\ : std_logic;
SIGNAL \corr_long|gate6|Add4~3\ : std_logic;
SIGNAL \corr_long|gate6|Add4~5\ : std_logic;
SIGNAL \corr_long|gate6|Add4~7\ : std_logic;
SIGNAL \corr_long|gate6|Add4~9\ : std_logic;
SIGNAL \corr_long|gate6|Add4~11\ : std_logic;
SIGNAL \corr_long|gate6|Add4~13\ : std_logic;
SIGNAL \corr_long|gate6|Add4~15\ : std_logic;
SIGNAL \corr_long|gate6|Add4~17\ : std_logic;
SIGNAL \corr_long|gate6|Add4~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~16_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~14_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~12_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~10_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~8_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~6_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~2_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]~20\ : std_logic;
SIGNAL \corr_long|gate6|output[1]~22\ : std_logic;
SIGNAL \corr_long|gate6|output[2]~24\ : std_logic;
SIGNAL \corr_long|gate6|output[3]~26\ : std_logic;
SIGNAL \corr_long|gate6|output[4]~28\ : std_logic;
SIGNAL \corr_long|gate6|output[5]~30\ : std_logic;
SIGNAL \corr_long|gate6|output[6]~32\ : std_logic;
SIGNAL \corr_long|gate6|output[7]~34\ : std_logic;
SIGNAL \corr_long|gate6|output[8]~36\ : std_logic;
SIGNAL \corr_long|gate6|output[9]~38\ : std_logic;
SIGNAL \corr_long|gate6|output[10]~39_combout\ : std_logic;
SIGNAL \corr_long|f_output[3]~44_combout\ : std_logic;
SIGNAL \corr_long|f_output[10]_OTERM2539\ : std_logic;
SIGNAL \corr_long|gate6|output[9]~37_combout\ : std_logic;
SIGNAL \corr_long|f_output[9]_OTERM2537\ : std_logic;
SIGNAL \corr_long|gate6|output[8]~35_combout\ : std_logic;
SIGNAL \corr_long|f_output[8]_OTERM2535\ : std_logic;
SIGNAL \corr_long|input_adc_5[64]~8_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[65]~9_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[66]~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[67]~11_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[68]~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[69]~13_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[70]~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[71]~15_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[64]~8_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[65]~9_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[66]~10_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[67]~11_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[68]~12_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[69]~13_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[70]~14_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[71]~15_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ : std_logic;
SIGNAL \corr_long|input_adc_5[72]~0_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[73]~1_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[74]~2_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[75]~3_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[76]~4_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[77]~5_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[78]~6_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[79]~7_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[72]~0_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[73]~1_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[74]~2_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[75]~3_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[76]~4_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[77]~5_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[78]~6_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[79]~7_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\ : std_logic;
SIGNAL \corr_long|gate5|Add7~1\ : std_logic;
SIGNAL \corr_long|gate5|Add7~3\ : std_logic;
SIGNAL \corr_long|gate5|Add7~5\ : std_logic;
SIGNAL \corr_long|gate5|Add7~7\ : std_logic;
SIGNAL \corr_long|gate5|Add7~9\ : std_logic;
SIGNAL \corr_long|gate5|Add7~11\ : std_logic;
SIGNAL \corr_long|gate5|Add7~13\ : std_logic;
SIGNAL \corr_long|gate5|Add7~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[48]~24_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[49]~25_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[50]~26_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[51]~27_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[52]~28_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[53]~29_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[54]~30_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[55]~31_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[48]~24_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[49]~25_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[50]~26_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[51]~27_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[52]~28_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[53]~29_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[54]~30_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[55]~31_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ : std_logic;
SIGNAL \corr_long|input_adc_5[56]~16_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[57]~17_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[58]~18_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[59]~19_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[60]~20_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[61]~21_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[62]~22_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[63]~23_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[56]~16_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[57]~17_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[58]~18_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[59]~19_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[60]~20_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[61]~21_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[62]~22_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[63]~23_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\ : std_logic;
SIGNAL \corr_long|gate5|Add5~1\ : std_logic;
SIGNAL \corr_long|gate5|Add5~3\ : std_logic;
SIGNAL \corr_long|gate5|Add5~5\ : std_logic;
SIGNAL \corr_long|gate5|Add5~7\ : std_logic;
SIGNAL \corr_long|gate5|Add5~9\ : std_logic;
SIGNAL \corr_long|gate5|Add5~11\ : std_logic;
SIGNAL \corr_long|gate5|Add5~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~1\ : std_logic;
SIGNAL \corr_long|gate5|Add6~3\ : std_logic;
SIGNAL \corr_long|gate5|Add6~5\ : std_logic;
SIGNAL \corr_long|gate5|Add6~7\ : std_logic;
SIGNAL \corr_long|gate5|Add6~9\ : std_logic;
SIGNAL \corr_long|gate5|Add6~11\ : std_logic;
SIGNAL \corr_long|gate5|Add6~13\ : std_logic;
SIGNAL \corr_long|gate5|Add6~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[88]~32_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[89]~33_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[90]~34_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[91]~35_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[92]~36_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[93]~37_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[94]~38_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[95]~39_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[88]~32_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[89]~33_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[90]~34_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[91]~35_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[92]~36_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[93]~37_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[94]~38_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[95]~39_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\ : std_logic;
SIGNAL \corr_long|input_adc_5[80]~40_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[81]~41_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[82]~42_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[83]~43_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[84]~44_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[85]~45_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[86]~46_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[87]~47_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[80]~40_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[81]~41_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[82]~42_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[83]~43_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[84]~44_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[85]~45_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[86]~46_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[87]~47_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\ : std_logic;
SIGNAL \corr_long|gate5|Add9~1\ : std_logic;
SIGNAL \corr_long|gate5|Add9~3\ : std_logic;
SIGNAL \corr_long|gate5|Add9~5\ : std_logic;
SIGNAL \corr_long|gate5|Add9~7\ : std_logic;
SIGNAL \corr_long|gate5|Add9~9\ : std_logic;
SIGNAL \corr_long|gate5|Add9~11\ : std_logic;
SIGNAL \corr_long|gate5|Add9~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~1\ : std_logic;
SIGNAL \corr_long|gate5|Add8~3\ : std_logic;
SIGNAL \corr_long|gate5|Add8~5\ : std_logic;
SIGNAL \corr_long|gate5|Add8~7\ : std_logic;
SIGNAL \corr_long|gate5|Add8~9\ : std_logic;
SIGNAL \corr_long|gate5|Add8~11\ : std_logic;
SIGNAL \corr_long|gate5|Add8~13\ : std_logic;
SIGNAL \corr_long|gate5|Add8~14_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[32]~88_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[33]~89_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[34]~90_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[35]~91_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[36]~92_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[37]~93_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[38]~94_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[39]~95_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[32]~88_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[33]~89_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[34]~90_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[35]~91_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[36]~92_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[37]~93_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[38]~94_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[39]~95_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ : std_logic;
SIGNAL \corr_long|input_adc_5[41]~81_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[42]~82_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[43]~83_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[44]~84_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[45]~85_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[46]~86_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[47]~87_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[40]~80_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[41]~81_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[42]~82_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[43]~83_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[44]~84_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[45]~85_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[46]~86_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[47]~87_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\ : std_logic;
SIGNAL \corr_long|gate5|Add3~1\ : std_logic;
SIGNAL \corr_long|gate5|Add3~3\ : std_logic;
SIGNAL \corr_long|gate5|Add3~5\ : std_logic;
SIGNAL \corr_long|gate5|Add3~7\ : std_logic;
SIGNAL \corr_long|gate5|Add3~9\ : std_logic;
SIGNAL \corr_long|gate5|Add3~11\ : std_logic;
SIGNAL \corr_long|gate5|Add3~12_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[16]~72_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[17]~73_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[18]~74_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[19]~75_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[20]~76_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[21]~77_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[22]~78_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[23]~79_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[16]~72_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[17]~73_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[18]~74_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[19]~75_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[20]~76_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[21]~77_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[22]~78_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[23]~79_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ : std_logic;
SIGNAL \corr_long|input_adc_5[24]~64_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[25]~65_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[26]~66_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[27]~67_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[28]~68_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[29]~69_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[30]~70_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[31]~71_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[24]~64_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[25]~65_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[26]~66_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[27]~67_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[28]~68_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[29]~69_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[30]~70_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[31]~71_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\ : std_logic;
SIGNAL \corr_long|gate5|Add1~1\ : std_logic;
SIGNAL \corr_long|gate5|Add1~3\ : std_logic;
SIGNAL \corr_long|gate5|Add1~5\ : std_logic;
SIGNAL \corr_long|gate5|Add1~7\ : std_logic;
SIGNAL \corr_long|gate5|Add1~9\ : std_logic;
SIGNAL \corr_long|gate5|Add1~10_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[8]~48_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[9]~49_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[10]~50_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[11]~51_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[12]~52_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[13]~53_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[14]~54_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[15]~55_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[8]~48_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[9]~49_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[10]~50_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[11]~51_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[12]~52_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[13]~53_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[14]~54_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[15]~55_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\ : std_logic;
SIGNAL \corr_long|input_adc_5[0]~56_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[1]~57_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[2]~58_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[3]~59_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[4]~60_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[5]~61_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[6]~62_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[7]~63_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[0]~56_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[1]~57_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[2]~58_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[3]~59_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[4]~60_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[5]~61_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[6]~62_combout\ : std_logic;
SIGNAL \corr_long|input_func_55[7]~63_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\ : std_logic;
SIGNAL \corr_long|gate5|Add0~1\ : std_logic;
SIGNAL \corr_long|gate5|Add0~3\ : std_logic;
SIGNAL \corr_long|gate5|Add0~5\ : std_logic;
SIGNAL \corr_long|gate5|Add0~7\ : std_logic;
SIGNAL \corr_long|gate5|Add0~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~1\ : std_logic;
SIGNAL \corr_long|gate5|Add2~3\ : std_logic;
SIGNAL \corr_long|gate5|Add2~5\ : std_logic;
SIGNAL \corr_long|gate5|Add2~7\ : std_logic;
SIGNAL \corr_long|gate5|Add2~9\ : std_logic;
SIGNAL \corr_long|gate5|Add2~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~1\ : std_logic;
SIGNAL \corr_long|gate5|Add4~3\ : std_logic;
SIGNAL \corr_long|gate5|Add4~5\ : std_logic;
SIGNAL \corr_long|gate5|Add4~7\ : std_logic;
SIGNAL \corr_long|gate5|Add4~9\ : std_logic;
SIGNAL \corr_long|gate5|Add4~11\ : std_logic;
SIGNAL \corr_long|gate5|Add4~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~10_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~8_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~6_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~4_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~2_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~0_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[0]~20\ : std_logic;
SIGNAL \corr_long|gate5|output[1]~22\ : std_logic;
SIGNAL \corr_long|gate5|output[2]~24\ : std_logic;
SIGNAL \corr_long|gate5|output[3]~26\ : std_logic;
SIGNAL \corr_long|gate5|output[4]~28\ : std_logic;
SIGNAL \corr_long|gate5|output[5]~30\ : std_logic;
SIGNAL \corr_long|gate5|output[6]~32\ : std_logic;
SIGNAL \corr_long|gate5|output[7]~33_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[6]~31_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[5]~29_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[4]~27_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[3]~25_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[2]~23_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[1]~21_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[0]~19_combout\ : std_logic;
SIGNAL \corr_long|output_56[0]~41\ : std_logic;
SIGNAL \corr_long|output_56[1]~43\ : std_logic;
SIGNAL \corr_long|output_56[2]~45\ : std_logic;
SIGNAL \corr_long|output_56[3]~47\ : std_logic;
SIGNAL \corr_long|output_56[4]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_en~combout\ : std_logic;
SIGNAL \corr_long|output_56[3]~46_combout\ : std_logic;
SIGNAL \corr_long|output_56[0]~40_combout\ : std_logic;
SIGNAL \corr_long|Add0~1\ : std_logic;
SIGNAL \corr_long|Add0~3\ : std_logic;
SIGNAL \corr_long|Add0~5\ : std_logic;
SIGNAL \corr_long|Add0~7\ : std_logic;
SIGNAL \corr_long|Add0~9\ : std_logic;
SIGNAL \corr_long|Add0~11\ : std_logic;
SIGNAL \corr_long|Add0~13\ : std_logic;
SIGNAL \corr_long|Add0~14_combout\ : std_logic;
SIGNAL \corr_long|f_output[7]_OTERM2509\ : std_logic;
SIGNAL \corr_long|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|f_output[6]_OTERM2507\ : std_logic;
SIGNAL \corr_long|gate6|output[5]~29_combout\ : std_logic;
SIGNAL \corr_long|f_output[5]_OTERM2529\ : std_logic;
SIGNAL \corr_long|f_output[4]_OTERM2527\ : std_logic;
SIGNAL \corr_long|gate6|output[3]~25_combout\ : std_logic;
SIGNAL \corr_long|f_output[3]_OTERM2525\ : std_logic;
SIGNAL \corr_long|gate6|output[2]~23_combout\ : std_logic;
SIGNAL \corr_long|f_output[2]_OTERM2523\ : std_logic;
SIGNAL \corr_long|gate6|output[1]~21_combout\ : std_logic;
SIGNAL \corr_long|f_output[1]_OTERM2521\ : std_logic;
SIGNAL \corr_long|Add0~0_combout\ : std_logic;
SIGNAL \corr_long|f_output[0]_OTERM2495\ : std_logic;
SIGNAL \corr_long|f_output[0]~21\ : std_logic;
SIGNAL \corr_long|f_output[1]~23\ : std_logic;
SIGNAL \corr_long|f_output[2]~25\ : std_logic;
SIGNAL \corr_long|f_output[3]~27\ : std_logic;
SIGNAL \corr_long|f_output[4]~29\ : std_logic;
SIGNAL \corr_long|f_output[5]~31\ : std_logic;
SIGNAL \corr_long|f_output[6]~33\ : std_logic;
SIGNAL \corr_long|f_output[7]~35\ : std_logic;
SIGNAL \corr_long|f_output[8]~37\ : std_logic;
SIGNAL \corr_long|f_output[9]~39\ : std_logic;
SIGNAL \corr_long|f_output[10]~40_combout\ : std_logic;
SIGNAL \corr_long|f_output[9]~38_combout\ : std_logic;
SIGNAL \corr_long|f_output[2]~24_combout\ : std_logic;
SIGNAL \corr_long|f_output[4]~28_combout\ : std_logic;
SIGNAL \corr_long|f_output[5]~30_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~3_combout\ : std_logic;
SIGNAL \corr_long|f_output[8]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~4_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\ : std_logic;
SIGNAL \corr_long|gate6|Add3~19\ : std_logic;
SIGNAL \corr_long|gate6|Add3~21\ : std_logic;
SIGNAL \corr_long|gate6|Add3~23\ : std_logic;
SIGNAL \corr_long|gate6|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~19\ : std_logic;
SIGNAL \corr_long|gate6|Add4~21\ : std_logic;
SIGNAL \corr_long|gate6|Add4~23\ : std_logic;
SIGNAL \corr_long|gate6|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ : std_logic;
SIGNAL \corr_long|gate6|Add10~21\ : std_logic;
SIGNAL \corr_long|gate6|Add10~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~21\ : std_logic;
SIGNAL \corr_long|gate6|Add8~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]~40\ : std_logic;
SIGNAL \corr_long|gate6|output[11]~42\ : std_logic;
SIGNAL \corr_long|gate6|output[12]~43_combout\ : std_logic;
SIGNAL \corr_long|f_output[12]_OTERM2559\ : std_logic;
SIGNAL \corr_long|f_output[10]~41\ : std_logic;
SIGNAL \corr_long|f_output[11]~43\ : std_logic;
SIGNAL \corr_long|f_output[12]~45_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ : std_logic;
SIGNAL \corr_long|gate5|Add5~13\ : std_logic;
SIGNAL \corr_long|gate5|Add5~15\ : std_logic;
SIGNAL \corr_long|gate5|Add5~17\ : std_logic;
SIGNAL \corr_long|gate5|Add5~19\ : std_logic;
SIGNAL \corr_long|gate5|Add5~21\ : std_logic;
SIGNAL \corr_long|gate5|Add5~23\ : std_logic;
SIGNAL \corr_long|gate5|Add5~25\ : std_logic;
SIGNAL \corr_long|gate5|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\ : std_logic;
SIGNAL \corr_long|gate5|Add7~15\ : std_logic;
SIGNAL \corr_long|gate5|Add7~17\ : std_logic;
SIGNAL \corr_long|gate5|Add7~19\ : std_logic;
SIGNAL \corr_long|gate5|Add7~21\ : std_logic;
SIGNAL \corr_long|gate5|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add7~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~15\ : std_logic;
SIGNAL \corr_long|gate5|Add6~17\ : std_logic;
SIGNAL \corr_long|gate5|Add6~19\ : std_logic;
SIGNAL \corr_long|gate5|Add6~21\ : std_logic;
SIGNAL \corr_long|gate5|Add6~23\ : std_logic;
SIGNAL \corr_long|gate5|Add6~25\ : std_logic;
SIGNAL \corr_long|gate5|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ : std_logic;
SIGNAL \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\ : std_logic;
SIGNAL \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ : std_logic;
SIGNAL \corr_long|gate5|Add9~13\ : std_logic;
SIGNAL \corr_long|gate5|Add9~15\ : std_logic;
SIGNAL \corr_long|gate5|Add9~17\ : std_logic;
SIGNAL \corr_long|gate5|Add9~19\ : std_logic;
SIGNAL \corr_long|gate5|Add9~21\ : std_logic;
SIGNAL \corr_long|gate5|Add9~23\ : std_logic;
SIGNAL \corr_long|gate5|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add9~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~15\ : std_logic;
SIGNAL \corr_long|gate5|Add8~17\ : std_logic;
SIGNAL \corr_long|gate5|Add8~19\ : std_logic;
SIGNAL \corr_long|gate5|Add8~21\ : std_logic;
SIGNAL \corr_long|gate5|Add8~23\ : std_logic;
SIGNAL \corr_long|gate5|Add8~25\ : std_logic;
SIGNAL \corr_long|gate5|Add8~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\ : std_logic;
SIGNAL \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ : std_logic;
SIGNAL \corr_long|gate5|Add3~13\ : std_logic;
SIGNAL \corr_long|gate5|Add3~15\ : std_logic;
SIGNAL \corr_long|gate5|Add3~17\ : std_logic;
SIGNAL \corr_long|gate5|Add3~19\ : std_logic;
SIGNAL \corr_long|gate5|Add3~21\ : std_logic;
SIGNAL \corr_long|gate5|Add3~23\ : std_logic;
SIGNAL \corr_long|gate5|Add3~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add3~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ : std_logic;
SIGNAL \corr_long|gate5|Add0~9\ : std_logic;
SIGNAL \corr_long|gate5|Add0~11\ : std_logic;
SIGNAL \corr_long|gate5|Add0~13\ : std_logic;
SIGNAL \corr_long|gate5|Add0~15\ : std_logic;
SIGNAL \corr_long|gate5|Add0~17\ : std_logic;
SIGNAL \corr_long|gate5|Add0~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\ : std_logic;
SIGNAL \corr_long|gate5|Add1~11\ : std_logic;
SIGNAL \corr_long|gate5|Add1~13\ : std_logic;
SIGNAL \corr_long|gate5|Add1~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~12_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~11\ : std_logic;
SIGNAL \corr_long|gate5|Add2~13\ : std_logic;
SIGNAL \corr_long|gate5|Add2~15\ : std_logic;
SIGNAL \corr_long|gate5|Add2~17\ : std_logic;
SIGNAL \corr_long|gate5|Add2~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~14_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~13\ : std_logic;
SIGNAL \corr_long|gate5|Add4~15\ : std_logic;
SIGNAL \corr_long|gate5|Add4~17\ : std_logic;
SIGNAL \corr_long|gate5|Add4~19\ : std_logic;
SIGNAL \corr_long|gate5|Add4~21\ : std_logic;
SIGNAL \corr_long|gate5|Add4~23\ : std_logic;
SIGNAL \corr_long|gate5|Add4~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~18_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~16_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[7]~34\ : std_logic;
SIGNAL \corr_long|gate5|output[8]~36\ : std_logic;
SIGNAL \corr_long|gate5|output[9]~38\ : std_logic;
SIGNAL \corr_long|gate5|output[10]~40\ : std_logic;
SIGNAL \corr_long|gate5|output[11]~42\ : std_logic;
SIGNAL \corr_long|gate5|output[12]~44\ : std_logic;
SIGNAL \corr_long|gate5|output[13]~45_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[12]~43_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[10]~39_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[7]~33_combout\ : std_logic;
SIGNAL \corr_long|output_56[4]~49\ : std_logic;
SIGNAL \corr_long|output_56[5]~51\ : std_logic;
SIGNAL \corr_long|output_56[6]~53\ : std_logic;
SIGNAL \corr_long|output_56[7]~55\ : std_logic;
SIGNAL \corr_long|output_56[8]~57\ : std_logic;
SIGNAL \corr_long|output_56[9]~59\ : std_logic;
SIGNAL \corr_long|output_56[10]~61\ : std_logic;
SIGNAL \corr_long|output_56[11]~63\ : std_logic;
SIGNAL \corr_long|output_56[12]~65\ : std_logic;
SIGNAL \corr_long|output_56[13]~66_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[9]~37_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[8]~35_combout\ : std_logic;
SIGNAL \corr_long|Add0~15\ : std_logic;
SIGNAL \corr_long|Add0~17\ : std_logic;
SIGNAL \corr_long|Add0~19\ : std_logic;
SIGNAL \corr_long|Add0~21\ : std_logic;
SIGNAL \corr_long|Add0~23\ : std_logic;
SIGNAL \corr_long|Add0~25\ : std_logic;
SIGNAL \corr_long|Add0~26_combout\ : std_logic;
SIGNAL \corr_long|f_output[13]_OTERM2545\ : std_logic;
SIGNAL \corr_long|f_output[12]~46\ : std_logic;
SIGNAL \corr_long|f_output[13]~47_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~5_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\ : std_logic;
SIGNAL \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ : std_logic;
SIGNAL \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\ : std_logic;
SIGNAL \corr_long|gate5|Add7~23\ : std_logic;
SIGNAL \corr_long|gate5|Add7~25\ : std_logic;
SIGNAL \corr_long|gate5|Add7~27\ : std_logic;
SIGNAL \corr_long|gate5|Add7~29\ : std_logic;
SIGNAL \corr_long|gate5|Add7~31\ : std_logic;
SIGNAL \corr_long|gate5|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ : std_logic;
SIGNAL \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\ : std_logic;
SIGNAL \corr_long|gate5|Add5~27\ : std_logic;
SIGNAL \corr_long|gate5|Add5~29\ : std_logic;
SIGNAL \corr_long|gate5|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~27\ : std_logic;
SIGNAL \corr_long|gate5|Add6~29\ : std_logic;
SIGNAL \corr_long|gate5|Add6~31\ : std_logic;
SIGNAL \corr_long|gate5|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~27\ : std_logic;
SIGNAL \corr_long|gate5|Add8~29\ : std_logic;
SIGNAL \corr_long|gate5|Add8~31\ : std_logic;
SIGNAL \corr_long|gate5|Add8~33\ : std_logic;
SIGNAL \corr_long|gate5|Add8~35\ : std_logic;
SIGNAL \corr_long|gate5|Add8~36_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\ : std_logic;
SIGNAL \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ : std_logic;
SIGNAL \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\ : std_logic;
SIGNAL \corr_long|gate5|Add1~15\ : std_logic;
SIGNAL \corr_long|gate5|Add1~17\ : std_logic;
SIGNAL \corr_long|gate5|Add1~19\ : std_logic;
SIGNAL \corr_long|gate5|Add1~21\ : std_logic;
SIGNAL \corr_long|gate5|Add1~23\ : std_logic;
SIGNAL \corr_long|gate5|Add1~25\ : std_logic;
SIGNAL \corr_long|gate5|Add1~27\ : std_logic;
SIGNAL \corr_long|gate5|Add1~29\ : std_logic;
SIGNAL \corr_long|gate5|Add1~31\ : std_logic;
SIGNAL \corr_long|gate5|Add1~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ : std_logic;
SIGNAL \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\ : std_logic;
SIGNAL \corr_long|gate5|Add0~19\ : std_logic;
SIGNAL \corr_long|gate5|Add0~21\ : std_logic;
SIGNAL \corr_long|gate5|Add0~23\ : std_logic;
SIGNAL \corr_long|gate5|Add0~25\ : std_logic;
SIGNAL \corr_long|gate5|Add0~27\ : std_logic;
SIGNAL \corr_long|gate5|Add0~29\ : std_logic;
SIGNAL \corr_long|gate5|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add0~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add1~20_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~19\ : std_logic;
SIGNAL \corr_long|gate5|Add2~21\ : std_logic;
SIGNAL \corr_long|gate5|Add2~23\ : std_logic;
SIGNAL \corr_long|gate5|Add2~25\ : std_logic;
SIGNAL \corr_long|gate5|Add2~27\ : std_logic;
SIGNAL \corr_long|gate5|Add2~29\ : std_logic;
SIGNAL \corr_long|gate5|Add2~31\ : std_logic;
SIGNAL \corr_long|gate5|Add2~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add2~26_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~25\ : std_logic;
SIGNAL \corr_long|gate5|Add4~27\ : std_logic;
SIGNAL \corr_long|gate5|Add4~29\ : std_logic;
SIGNAL \corr_long|gate5|Add4~31\ : std_logic;
SIGNAL \corr_long|gate5|Add4~33\ : std_logic;
SIGNAL \corr_long|gate5|Add4~34_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add8~30_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[13]~46\ : std_logic;
SIGNAL \corr_long|gate5|output[14]~48\ : std_logic;
SIGNAL \corr_long|gate5|output[15]~50\ : std_logic;
SIGNAL \corr_long|gate5|output[16]~52\ : std_logic;
SIGNAL \corr_long|gate5|output[17]~54\ : std_logic;
SIGNAL \corr_long|gate5|output[18]~55_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[17]~53_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[16]~51_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[15]~49_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\ : std_logic;
SIGNAL \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ : std_logic;
SIGNAL \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\ : std_logic;
SIGNAL \corr_long|gate6|Add1~15\ : std_logic;
SIGNAL \corr_long|gate6|Add1~17\ : std_logic;
SIGNAL \corr_long|gate6|Add1~19\ : std_logic;
SIGNAL \corr_long|gate6|Add1~21\ : std_logic;
SIGNAL \corr_long|gate6|Add1~23\ : std_logic;
SIGNAL \corr_long|gate6|Add1~25\ : std_logic;
SIGNAL \corr_long|gate6|Add1~27\ : std_logic;
SIGNAL \corr_long|gate6|Add1~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\ : std_logic;
SIGNAL \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ : std_logic;
SIGNAL \corr_long|gate6|Add0~17\ : std_logic;
SIGNAL \corr_long|gate6|Add0~19\ : std_logic;
SIGNAL \corr_long|gate6|Add0~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add1~18_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add2~17\ : std_logic;
SIGNAL \corr_long|gate6|Add2~19\ : std_logic;
SIGNAL \corr_long|gate6|Add2~21\ : std_logic;
SIGNAL \corr_long|gate6|Add2~23\ : std_logic;
SIGNAL \corr_long|gate6|Add2~25\ : std_logic;
SIGNAL \corr_long|gate6|Add2~27\ : std_logic;
SIGNAL \corr_long|gate6|Add2~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ : std_logic;
SIGNAL \corr_long|gate6|Add3~25\ : std_logic;
SIGNAL \corr_long|gate6|Add3~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~25\ : std_logic;
SIGNAL \corr_long|gate6|Add4~27\ : std_logic;
SIGNAL \corr_long|gate6|Add4~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[12]~44\ : std_logic;
SIGNAL \corr_long|gate6|output[13]~46\ : std_logic;
SIGNAL \corr_long|gate6|output[14]~47_combout\ : std_logic;
SIGNAL \corr_long|output_56[13]~67\ : std_logic;
SIGNAL \corr_long|output_56[14]~68_combout\ : std_logic;
SIGNAL \corr_long|Add0~27\ : std_logic;
SIGNAL \corr_long|Add0~29\ : std_logic;
SIGNAL \corr_long|Add0~31\ : std_logic;
SIGNAL \corr_long|Add0~33\ : std_logic;
SIGNAL \corr_long|Add0~35\ : std_logic;
SIGNAL \corr_long|Add0~37\ : std_logic;
SIGNAL \corr_long|Add0~38_combout\ : std_logic;
SIGNAL \corr_long|f_output[19]_OTERM2557\ : std_logic;
SIGNAL \corr_long|Add0~36_combout\ : std_logic;
SIGNAL \corr_long|f_output[18]_OTERM2555\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ : std_logic;
SIGNAL \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ : std_logic;
SIGNAL \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\ : std_logic;
SIGNAL \corr_long|gate6|Add9~11\ : std_logic;
SIGNAL \corr_long|gate6|Add9~13\ : std_logic;
SIGNAL \corr_long|gate6|Add9~15\ : std_logic;
SIGNAL \corr_long|gate6|Add9~17\ : std_logic;
SIGNAL \corr_long|gate6|Add9~19\ : std_logic;
SIGNAL \corr_long|gate6|Add9~21\ : std_logic;
SIGNAL \corr_long|gate6|Add9~23\ : std_logic;
SIGNAL \corr_long|gate6|Add9~25\ : std_logic;
SIGNAL \corr_long|gate6|Add9~27\ : std_logic;
SIGNAL \corr_long|gate6|Add9~29\ : std_logic;
SIGNAL \corr_long|gate6|Add9~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add9~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~23\ : std_logic;
SIGNAL \corr_long|gate6|Add10~25\ : std_logic;
SIGNAL \corr_long|gate6|Add10~27\ : std_logic;
SIGNAL \corr_long|gate6|Add10~29\ : std_logic;
SIGNAL \corr_long|gate6|Add10~31\ : std_logic;
SIGNAL \corr_long|gate6|Add10~33\ : std_logic;
SIGNAL \corr_long|gate6|Add10~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\ : std_logic;
SIGNAL \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ : std_logic;
SIGNAL \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\ : std_logic;
SIGNAL \corr_long|gate6|Add7~15\ : std_logic;
SIGNAL \corr_long|gate6|Add7~17\ : std_logic;
SIGNAL \corr_long|gate6|Add7~19\ : std_logic;
SIGNAL \corr_long|gate6|Add7~21\ : std_logic;
SIGNAL \corr_long|gate6|Add7~23\ : std_logic;
SIGNAL \corr_long|gate6|Add7~25\ : std_logic;
SIGNAL \corr_long|gate6|Add7~27\ : std_logic;
SIGNAL \corr_long|gate6|Add7~29\ : std_logic;
SIGNAL \corr_long|gate6|Add7~31\ : std_logic;
SIGNAL \corr_long|gate6|Add7~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ : std_logic;
SIGNAL \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\ : std_logic;
SIGNAL \corr_long|gate6|Add5~19\ : std_logic;
SIGNAL \corr_long|gate6|Add5~21\ : std_logic;
SIGNAL \corr_long|gate6|Add5~23\ : std_logic;
SIGNAL \corr_long|gate6|Add5~25\ : std_logic;
SIGNAL \corr_long|gate6|Add5~27\ : std_logic;
SIGNAL \corr_long|gate6|Add5~29\ : std_logic;
SIGNAL \corr_long|gate6|Add5~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add5~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~22_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add7~20_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~19\ : std_logic;
SIGNAL \corr_long|gate6|Add6~21\ : std_logic;
SIGNAL \corr_long|gate6|Add6~23\ : std_logic;
SIGNAL \corr_long|gate6|Add6~25\ : std_logic;
SIGNAL \corr_long|gate6|Add6~27\ : std_logic;
SIGNAL \corr_long|gate6|Add6~29\ : std_logic;
SIGNAL \corr_long|gate6|Add6~31\ : std_logic;
SIGNAL \corr_long|gate6|Add6~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~28_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add6~26_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add10~24_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~23\ : std_logic;
SIGNAL \corr_long|gate6|Add8~25\ : std_logic;
SIGNAL \corr_long|gate6|Add8~27\ : std_logic;
SIGNAL \corr_long|gate6|Add8~29\ : std_logic;
SIGNAL \corr_long|gate6|Add8~31\ : std_logic;
SIGNAL \corr_long|gate6|Add8~33\ : std_logic;
SIGNAL \corr_long|gate6|Add8~34_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add8~32_combout\ : std_logic;
SIGNAL \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ : std_logic;
SIGNAL \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775~feeder_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\ : std_logic;
SIGNAL \corr_long|gate6|Add3~27\ : std_logic;
SIGNAL \corr_long|gate6|Add3~29\ : std_logic;
SIGNAL \corr_long|gate6|Add3~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|Add4~29\ : std_logic;
SIGNAL \corr_long|gate6|Add4~30_combout\ : std_logic;
SIGNAL \corr_long|gate6|output[14]~48\ : std_logic;
SIGNAL \corr_long|gate6|output[15]~50\ : std_logic;
SIGNAL \corr_long|gate6|output[16]~52\ : std_logic;
SIGNAL \corr_long|gate6|output[17]~53_combout\ : std_logic;
SIGNAL \corr_long|f_output[17]_OTERM2569\ : std_logic;
SIGNAL \corr_long|Add0~32_combout\ : std_logic;
SIGNAL \corr_long|f_output[16]_OTERM2551\ : std_logic;
SIGNAL \corr_long|Add0~30_combout\ : std_logic;
SIGNAL \corr_long|f_output[15]_OTERM2549\ : std_logic;
SIGNAL \corr_long|f_output[14]_OTERM2563\ : std_logic;
SIGNAL \corr_long|f_output[13]~48\ : std_logic;
SIGNAL \corr_long|f_output[14]~50\ : std_logic;
SIGNAL \corr_long|f_output[15]~52\ : std_logic;
SIGNAL \corr_long|f_output[16]~54\ : std_logic;
SIGNAL \corr_long|f_output[17]~56\ : std_logic;
SIGNAL \corr_long|f_output[18]~58\ : std_logic;
SIGNAL \corr_long|f_output[19]~59_combout\ : std_logic;
SIGNAL \corr_long|f_output[16]~53_combout\ : std_logic;
SIGNAL \corr_long|f_output[17]~55_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector1~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector2~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|counter[0]~33\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~34_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector85~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[1]~35\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~36_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector84~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[2]~37\ : std_logic;
SIGNAL \ADC_Manager1|counter[3]~39\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~40_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector82~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[4]~41\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~43\ : std_logic;
SIGNAL \ADC_Manager1|counter[6]~45\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~46_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector79~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[7]~47\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~49\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~50_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector77~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[9]~51\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~52_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector76~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[8]~48_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector78~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[5]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector81~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[10]~53\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~54_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector75~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[11]~55\ : std_logic;
SIGNAL \ADC_Manager1|counter[12]~57\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~58_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector73~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[13]~59\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~60_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector72~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[14]~61\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~62_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector71~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[15]~63\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~64_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector70~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[16]~65\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~66_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector69~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[17]~67\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~68_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector68~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[18]~69\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~71\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~72_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector66~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[20]~73\ : std_logic;
SIGNAL \ADC_Manager1|counter[21]~75\ : std_logic;
SIGNAL \ADC_Manager1|counter[22]~77\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~78_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[23]~79\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~81\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~82_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector61~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[25]~83\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~85\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~86_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector59~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[27]~87\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~88_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector58~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[26]~84_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector60~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[24]~80_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~8_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[28]~89\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~90_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector57~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[29]~91\ : std_logic;
SIGNAL \ADC_Manager1|counter[30]~92_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector56~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~10_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~6_combout\ : std_logic;
SIGNAL \ADC_Manager1|counter[19]~70_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector67~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~5_combout\ : std_logic;
SIGNAL \ADC_Manager1|Equal0~7_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector3~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.waiting_bits~regout\ : std_logic;
SIGNAL \ADC_Manager1|Selector22~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.finding_bits~regout\ : std_logic;
SIGNAL \adc_ram_shifter_1|last_stop~regout\ : std_logic;
SIGNAL \adc_ram_shifter_1|data~248_combout\ : std_logic;
SIGNAL \corr_long|input_adc_5[40]~80_combout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ : std_logic;
SIGNAL \corr_long|gate5|Add3~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|Add4~22_combout\ : std_logic;
SIGNAL \corr_long|gate5|output[11]~41_combout\ : std_logic;
SIGNAL \corr_long|output_56[11]~62_combout\ : std_logic;
SIGNAL \corr_long|Add0~22_combout\ : std_logic;
SIGNAL \corr_long|f_output[11]_OTERM2517\ : std_logic;
SIGNAL \corr_long|f_output[11]~42_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[11]~0_combout\ : std_logic;
SIGNAL \corr_long|f_output[7]~34_combout\ : std_logic;
SIGNAL \corr_long|f_output[6]~32_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[4]~feeder_combout\ : std_logic;
SIGNAL \corr_long|f_output[3]~26_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[3]~feeder_combout\ : std_logic;
SIGNAL \corr_long|f_output[1]~22_combout\ : std_logic;
SIGNAL \corr_long|f_output[0]~20_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan1~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_00_value[0]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan2~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[11]~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_01_value[5]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[4]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_11_value[1]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan3~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|c_10_value[9]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan7~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~1_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~3_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~5_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~7_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~9_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~11_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~13_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~15_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~17_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~19_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~21_cout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan5~22_combout\ : std_logic;
SIGNAL \ADC_Manager1|process_1~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux63~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|LessThan4~2_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[0]~9_combout\ : std_logic;
SIGNAL \ADC_Manager1|Mux62~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[2]~12_combout\ : std_logic;
SIGNAL \ADC_Manager1|data_buffer[4]~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|counter~1_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~1\ : std_logic;
SIGNAL \clock_divider1|Add1~2_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~3\ : std_logic;
SIGNAL \clock_divider1|Add1~4_combout\ : std_logic;
SIGNAL \clock_divider1|counter~0_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~5\ : std_logic;
SIGNAL \clock_divider1|Add1~7\ : std_logic;
SIGNAL \clock_divider1|Add1~8_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~9\ : std_logic;
SIGNAL \clock_divider1|Add1~11\ : std_logic;
SIGNAL \clock_divider1|Add1~13\ : std_logic;
SIGNAL \clock_divider1|Add1~14_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~15\ : std_logic;
SIGNAL \clock_divider1|Add1~17\ : std_logic;
SIGNAL \clock_divider1|Add1~18_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~19\ : std_logic;
SIGNAL \clock_divider1|Add1~21\ : std_logic;
SIGNAL \clock_divider1|Add1~22_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~23\ : std_logic;
SIGNAL \clock_divider1|Add1~25\ : std_logic;
SIGNAL \clock_divider1|Add1~26_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~27\ : std_logic;
SIGNAL \clock_divider1|Add1~28_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~29\ : std_logic;
SIGNAL \clock_divider1|Add1~30_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~3_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~20_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~16_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~1_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~6_combout\ : std_logic;
SIGNAL \clock_divider1|Add1~12_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~2_combout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~4_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.read_init_mem~feeder_combout\ : std_logic;
SIGNAL \ADC_Manager1|main_state.read_init_mem~regout\ : std_logic;
SIGNAL \clock_divider1|LessThan0~5_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~feeder_combout\ : std_logic;
SIGNAL \clock_divider1|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter[9]~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~17\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~18_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~19\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~21\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~22_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~23\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~25\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~26_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~27\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~28_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~29\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~30_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~1\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~3\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~5\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~7\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~8_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~9\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~10_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~11\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~13\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~14_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~15\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|Add1~16_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|counter~7_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_clk_divider|clock_out~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector5~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[0]~5_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[1]~4_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|data_index[2]~6_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector4~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~3_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector2~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~1_combout\ : std_logic;
SIGNAL \ADC_Manager1|Selector8~0_combout\ : std_logic;
SIGNAL \ADC_Manager1|DATA_DONE~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.transmiting~regout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.idle~regout\ : std_logic;
SIGNAL \UART_Controller_1|START_SEND_DATA~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector6~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector3~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX_BUSY~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector2~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo2~regout\ : std_logic;
SIGNAL \UART_Controller_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|Selector1~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|next_state.reading_fifo1~regout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo1~feeder_combout\ : std_logic;
SIGNAL \UART_Controller_1|curr_state.reading_fifo1~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Mux0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~0_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|Selector0~1_combout\ : std_logic;
SIGNAL \UART_Controller_1|uart_tx_1|TX~regout\ : std_logic;
SIGNAL \ram2|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ADC_IN~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_clk_divider|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|temp_shift\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_ram_shifter_1|data\ : std_logic_vector(512 DOWNTO 0);
SIGNAL \ADC_Manager1|data_counts\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|data_buffer\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ADC_Manager1|counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADC_Manager1|corr_func_rom_adress_b\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ADC_Manager1|corr_func_rom_adress_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ADC_Manager1|c_short_func_input_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|c_11_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_10_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_01_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|c_00_value\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ADC_Manager1|bit_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \clock_divider1|counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \corr_long|output_56\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|q_b\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \ram3|altsyncram_component|auto_generated|q_a\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_send\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_tx_1|data_index\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ : std_logic;
SIGNAL \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\ : std_logic;

BEGIN

ww_CLK <= CLK;
ww_ADC_IN <= ADC_IN;
DATA_OUT <= ww_DATA_OUT;
SYNC <= ww_SYNC;
UART_TX <= ww_UART_TX;
ww_UART_RX_RX <= UART_RX_RX;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \ADC_Manager1|data_buffer\(5) & \ADC_Manager1|data_buffer\(4) & \ADC_Manager1|data_buffer\(3)
& \ADC_Manager1|data_buffer\(2) & \ADC_Manager1|data_buffer\(1) & \ADC_Manager1|data_buffer\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\ <= (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(0);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(1);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(2);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(3);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(4);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(5);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(6);
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7) <= \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\(7);

\corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult9|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult9|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult9|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult8|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult8|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult8|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult7|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult7|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult7|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult6|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult6|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult6|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult11|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult11|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult11|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult10|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult10|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult10|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult1|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult1|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult1|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult0|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult0|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult0|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult3|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult3|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult3|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult2|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult2|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult2|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult5|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult5|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult5|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ & \corr_long|gate5|Mult4|auto_generated|mac_mult1~0\);

\corr_long|gate5|Mult4|auto_generated|mac_out2~0\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate5|Mult4|auto_generated|mac_out2~1\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult11|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult11|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult11|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult10|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult10|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult10|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult12|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult12|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult12|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult9|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult9|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult9|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult8|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult8|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult8|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult7|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult7|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult7|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult6|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult6|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult6|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult1|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult1|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult1|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult0|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult0|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult0|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult3|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult3|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult3|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult2|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult2|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult2|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult5|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult5|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult5|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\ <= (\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ & 
\corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ & \corr_long|gate6|Mult4|auto_generated|mac_mult1~0\);

\corr_long|gate6|Mult4|auto_generated|mac_out2~0\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(0);
\corr_long|gate6|Mult4|auto_generated|mac_out2~1\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(1);
\corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(2);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(3);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(4);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(5);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(6);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(7);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(8);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(9);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(10);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(11);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(12);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(13);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(14);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(15);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(16);
\corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\ <= \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\(17);

\corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[79]~7_combout\ & \corr_long|input_adc_5[78]~6_combout\ & \corr_long|input_adc_5[77]~5_combout\ & \corr_long|input_adc_5[76]~4_combout\ & 
\corr_long|input_adc_5[75]~3_combout\ & \corr_long|input_adc_5[74]~2_combout\ & \corr_long|input_adc_5[73]~1_combout\ & \corr_long|input_adc_5[72]~0_combout\ & gnd);

\corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[79]~7_combout\ & \corr_long|input_func_55[78]~6_combout\ & \corr_long|input_func_55[77]~5_combout\ & \corr_long|input_func_55[76]~4_combout\ & 
\corr_long|input_func_55[75]~3_combout\ & \corr_long|input_func_55[74]~2_combout\ & \corr_long|input_func_55[73]~1_combout\ & \corr_long|input_func_55[72]~0_combout\ & gnd);

\corr_long|gate5|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[71]~15_combout\ & \corr_long|input_adc_5[70]~14_combout\ & \corr_long|input_adc_5[69]~13_combout\ & \corr_long|input_adc_5[68]~12_combout\ & 
\corr_long|input_adc_5[67]~11_combout\ & \corr_long|input_adc_5[66]~10_combout\ & \corr_long|input_adc_5[65]~9_combout\ & \corr_long|input_adc_5[64]~8_combout\ & gnd);

\corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[71]~15_combout\ & \corr_long|input_func_55[70]~14_combout\ & \corr_long|input_func_55[69]~13_combout\ & \corr_long|input_func_55[68]~12_combout\ & 
\corr_long|input_func_55[67]~11_combout\ & \corr_long|input_func_55[66]~10_combout\ & \corr_long|input_func_55[65]~9_combout\ & \corr_long|input_func_55[64]~8_combout\ & gnd);

\corr_long|gate5|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[63]~23_combout\ & \corr_long|input_adc_5[62]~22_combout\ & \corr_long|input_adc_5[61]~21_combout\ & \corr_long|input_adc_5[60]~20_combout\ & 
\corr_long|input_adc_5[59]~19_combout\ & \corr_long|input_adc_5[58]~18_combout\ & \corr_long|input_adc_5[57]~17_combout\ & \corr_long|input_adc_5[56]~16_combout\ & gnd);

\corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[63]~23_combout\ & \corr_long|input_func_55[62]~22_combout\ & \corr_long|input_func_55[61]~21_combout\ & \corr_long|input_func_55[60]~20_combout\ & 
\corr_long|input_func_55[59]~19_combout\ & \corr_long|input_func_55[58]~18_combout\ & \corr_long|input_func_55[57]~17_combout\ & \corr_long|input_func_55[56]~16_combout\ & gnd);

\corr_long|gate5|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[55]~31_combout\ & \corr_long|input_adc_5[54]~30_combout\ & \corr_long|input_adc_5[53]~29_combout\ & \corr_long|input_adc_5[52]~28_combout\ & 
\corr_long|input_adc_5[51]~27_combout\ & \corr_long|input_adc_5[50]~26_combout\ & \corr_long|input_adc_5[49]~25_combout\ & \corr_long|input_adc_5[48]~24_combout\ & gnd);

\corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[55]~31_combout\ & \corr_long|input_func_55[54]~30_combout\ & \corr_long|input_func_55[53]~29_combout\ & \corr_long|input_func_55[52]~28_combout\ & 
\corr_long|input_func_55[51]~27_combout\ & \corr_long|input_func_55[50]~26_combout\ & \corr_long|input_func_55[49]~25_combout\ & \corr_long|input_func_55[48]~24_combout\ & gnd);

\corr_long|gate5|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[95]~39_combout\ & \corr_long|input_adc_5[94]~38_combout\ & \corr_long|input_adc_5[93]~37_combout\ & \corr_long|input_adc_5[92]~36_combout\ & 
\corr_long|input_adc_5[91]~35_combout\ & \corr_long|input_adc_5[90]~34_combout\ & \corr_long|input_adc_5[89]~33_combout\ & \corr_long|input_adc_5[88]~32_combout\ & gnd);

\corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[95]~39_combout\ & \corr_long|input_func_55[94]~38_combout\ & \corr_long|input_func_55[93]~37_combout\ & \corr_long|input_func_55[92]~36_combout\ & 
\corr_long|input_func_55[91]~35_combout\ & \corr_long|input_func_55[90]~34_combout\ & \corr_long|input_func_55[89]~33_combout\ & \corr_long|input_func_55[88]~32_combout\ & gnd);

\corr_long|gate5|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[87]~47_combout\ & \corr_long|input_adc_5[86]~46_combout\ & \corr_long|input_adc_5[85]~45_combout\ & \corr_long|input_adc_5[84]~44_combout\ & 
\corr_long|input_adc_5[83]~43_combout\ & \corr_long|input_adc_5[82]~42_combout\ & \corr_long|input_adc_5[81]~41_combout\ & \corr_long|input_adc_5[80]~40_combout\ & gnd);

\corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[87]~47_combout\ & \corr_long|input_func_55[86]~46_combout\ & \corr_long|input_func_55[85]~45_combout\ & \corr_long|input_func_55[84]~44_combout\ & 
\corr_long|input_func_55[83]~43_combout\ & \corr_long|input_func_55[82]~42_combout\ & \corr_long|input_func_55[81]~41_combout\ & \corr_long|input_func_55[80]~40_combout\ & gnd);

\corr_long|gate5|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[15]~55_combout\ & \corr_long|input_adc_5[14]~54_combout\ & \corr_long|input_adc_5[13]~53_combout\ & \corr_long|input_adc_5[12]~52_combout\ & 
\corr_long|input_adc_5[11]~51_combout\ & \corr_long|input_adc_5[10]~50_combout\ & \corr_long|input_adc_5[9]~49_combout\ & \corr_long|input_adc_5[8]~48_combout\ & gnd);

\corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[15]~55_combout\ & \corr_long|input_func_55[14]~54_combout\ & \corr_long|input_func_55[13]~53_combout\ & \corr_long|input_func_55[12]~52_combout\ & 
\corr_long|input_func_55[11]~51_combout\ & \corr_long|input_func_55[10]~50_combout\ & \corr_long|input_func_55[9]~49_combout\ & \corr_long|input_func_55[8]~48_combout\ & gnd);

\corr_long|gate5|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[7]~63_combout\ & \corr_long|input_adc_5[6]~62_combout\ & \corr_long|input_adc_5[5]~61_combout\ & \corr_long|input_adc_5[4]~60_combout\ & 
\corr_long|input_adc_5[3]~59_combout\ & \corr_long|input_adc_5[2]~58_combout\ & \corr_long|input_adc_5[1]~57_combout\ & \corr_long|input_adc_5[0]~56_combout\ & gnd);

\corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[7]~63_combout\ & \corr_long|input_func_55[6]~62_combout\ & \corr_long|input_func_55[5]~61_combout\ & \corr_long|input_func_55[4]~60_combout\ & 
\corr_long|input_func_55[3]~59_combout\ & \corr_long|input_func_55[2]~58_combout\ & \corr_long|input_func_55[1]~57_combout\ & \corr_long|input_func_55[0]~56_combout\ & gnd);

\corr_long|gate5|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[31]~71_combout\ & \corr_long|input_adc_5[30]~70_combout\ & \corr_long|input_adc_5[29]~69_combout\ & \corr_long|input_adc_5[28]~68_combout\ & 
\corr_long|input_adc_5[27]~67_combout\ & \corr_long|input_adc_5[26]~66_combout\ & \corr_long|input_adc_5[25]~65_combout\ & \corr_long|input_adc_5[24]~64_combout\ & gnd);

\corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[31]~71_combout\ & \corr_long|input_func_55[30]~70_combout\ & \corr_long|input_func_55[29]~69_combout\ & \corr_long|input_func_55[28]~68_combout\ & 
\corr_long|input_func_55[27]~67_combout\ & \corr_long|input_func_55[26]~66_combout\ & \corr_long|input_func_55[25]~65_combout\ & \corr_long|input_func_55[24]~64_combout\ & gnd);

\corr_long|gate5|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[23]~79_combout\ & \corr_long|input_adc_5[22]~78_combout\ & \corr_long|input_adc_5[21]~77_combout\ & \corr_long|input_adc_5[20]~76_combout\ & 
\corr_long|input_adc_5[19]~75_combout\ & \corr_long|input_adc_5[18]~74_combout\ & \corr_long|input_adc_5[17]~73_combout\ & \corr_long|input_adc_5[16]~72_combout\ & gnd);

\corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[23]~79_combout\ & \corr_long|input_func_55[22]~78_combout\ & \corr_long|input_func_55[21]~77_combout\ & \corr_long|input_func_55[20]~76_combout\ & 
\corr_long|input_func_55[19]~75_combout\ & \corr_long|input_func_55[18]~74_combout\ & \corr_long|input_func_55[17]~73_combout\ & \corr_long|input_func_55[16]~72_combout\ & gnd);

\corr_long|gate5|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[47]~87_combout\ & \corr_long|input_adc_5[46]~86_combout\ & \corr_long|input_adc_5[45]~85_combout\ & \corr_long|input_adc_5[44]~84_combout\ & 
\corr_long|input_adc_5[43]~83_combout\ & \corr_long|input_adc_5[42]~82_combout\ & \corr_long|input_adc_5[41]~81_combout\ & \corr_long|input_adc_5[40]~80_combout\ & gnd);

\corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[47]~87_combout\ & \corr_long|input_func_55[46]~86_combout\ & \corr_long|input_func_55[45]~85_combout\ & \corr_long|input_func_55[44]~84_combout\ & 
\corr_long|input_func_55[43]~83_combout\ & \corr_long|input_func_55[42]~82_combout\ & \corr_long|input_func_55[41]~81_combout\ & \corr_long|input_func_55[40]~80_combout\ & gnd);

\corr_long|gate5|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_5[39]~95_combout\ & \corr_long|input_adc_5[38]~94_combout\ & \corr_long|input_adc_5[37]~93_combout\ & \corr_long|input_adc_5[36]~92_combout\ & 
\corr_long|input_adc_5[35]~91_combout\ & \corr_long|input_adc_5[34]~90_combout\ & \corr_long|input_adc_5[33]~89_combout\ & \corr_long|input_adc_5[32]~88_combout\ & gnd);

\corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_55[39]~95_combout\ & \corr_long|input_func_55[38]~94_combout\ & \corr_long|input_func_55[37]~93_combout\ & \corr_long|input_func_55[36]~92_combout\ & 
\corr_long|input_func_55[35]~91_combout\ & \corr_long|input_func_55[34]~90_combout\ & \corr_long|input_func_55[33]~89_combout\ & \corr_long|input_func_55[32]~88_combout\ & gnd);

\corr_long|gate5|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate5|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[95]~7_combout\ & \corr_long|input_adc_6[94]~6_combout\ & \corr_long|input_adc_6[93]~5_combout\ & \corr_long|input_adc_6[92]~4_combout\ & 
\corr_long|input_adc_6[91]~3_combout\ & \corr_long|input_adc_6[90]~2_combout\ & \corr_long|input_adc_6[89]~1_combout\ & \corr_long|input_adc_6[88]~0_combout\ & gnd);

\corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[95]~7_combout\ & \corr_long|input_func_66[94]~6_combout\ & \corr_long|input_func_66[93]~5_combout\ & \corr_long|input_func_66[92]~4_combout\ & 
\corr_long|input_func_66[91]~3_combout\ & \corr_long|input_func_66[90]~2_combout\ & \corr_long|input_func_66[89]~1_combout\ & \corr_long|input_func_66[88]~0_combout\ & gnd);

\corr_long|gate6|Mult11|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult11|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[87]~15_combout\ & \corr_long|input_adc_6[86]~14_combout\ & \corr_long|input_adc_6[85]~13_combout\ & \corr_long|input_adc_6[84]~12_combout\ & 
\corr_long|input_adc_6[83]~11_combout\ & \corr_long|input_adc_6[82]~10_combout\ & \corr_long|input_adc_6[81]~9_combout\ & \corr_long|input_adc_6[80]~8_combout\ & gnd);

\corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[87]~15_combout\ & \corr_long|input_func_66[86]~14_combout\ & \corr_long|input_func_66[85]~13_combout\ & \corr_long|input_func_66[84]~12_combout\ & 
\corr_long|input_func_66[83]~11_combout\ & \corr_long|input_func_66[82]~10_combout\ & \corr_long|input_func_66[81]~9_combout\ & \corr_long|input_func_66[80]~8_combout\ & gnd);

\corr_long|gate6|Mult10|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult10|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[103]~23_combout\ & \corr_long|input_adc_6[102]~22_combout\ & \corr_long|input_adc_6[101]~21_combout\ & \corr_long|input_adc_6[100]~20_combout\ & 
\corr_long|input_adc_6[99]~19_combout\ & \corr_long|input_adc_6[98]~18_combout\ & \corr_long|input_adc_6[97]~17_combout\ & \corr_long|input_adc_6[96]~16_combout\ & gnd);

\corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[103]~23_combout\ & \corr_long|input_func_66[102]~22_combout\ & \corr_long|input_func_66[101]~21_combout\ & \corr_long|input_func_66[100]~20_combout\ & 
\corr_long|input_func_66[99]~19_combout\ & \corr_long|input_func_66[98]~18_combout\ & \corr_long|input_func_66[97]~17_combout\ & \corr_long|input_func_66[96]~16_combout\ & gnd);

\corr_long|gate6|Mult12|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult12|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[79]~31_combout\ & \corr_long|input_adc_6[78]~30_combout\ & \corr_long|input_adc_6[77]~29_combout\ & \corr_long|input_adc_6[76]~28_combout\ & 
\corr_long|input_adc_6[75]~27_combout\ & \corr_long|input_adc_6[74]~26_combout\ & \corr_long|input_adc_6[73]~25_combout\ & \corr_long|input_adc_6[72]~24_combout\ & gnd);

\corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[79]~31_combout\ & \corr_long|input_func_66[78]~30_combout\ & \corr_long|input_func_66[77]~29_combout\ & \corr_long|input_func_66[76]~28_combout\ & 
\corr_long|input_func_66[75]~27_combout\ & \corr_long|input_func_66[74]~26_combout\ & \corr_long|input_func_66[73]~25_combout\ & \corr_long|input_func_66[72]~24_combout\ & gnd);

\corr_long|gate6|Mult9|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult9|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[71]~39_combout\ & \corr_long|input_adc_6[70]~38_combout\ & \corr_long|input_adc_6[69]~37_combout\ & \corr_long|input_adc_6[68]~36_combout\ & 
\corr_long|input_adc_6[67]~35_combout\ & \corr_long|input_adc_6[66]~34_combout\ & \corr_long|input_adc_6[65]~33_combout\ & \corr_long|input_adc_6[64]~32_combout\ & gnd);

\corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[71]~39_combout\ & \corr_long|input_func_66[70]~38_combout\ & \corr_long|input_func_66[69]~37_combout\ & \corr_long|input_func_66[68]~36_combout\ & 
\corr_long|input_func_66[67]~35_combout\ & \corr_long|input_func_66[66]~34_combout\ & \corr_long|input_func_66[65]~33_combout\ & \corr_long|input_func_66[64]~32_combout\ & gnd);

\corr_long|gate6|Mult8|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult8|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[63]~47_combout\ & \corr_long|input_adc_6[62]~46_combout\ & \corr_long|input_adc_6[61]~45_combout\ & \corr_long|input_adc_6[60]~44_combout\ & 
\corr_long|input_adc_6[59]~43_combout\ & \corr_long|input_adc_6[58]~42_combout\ & \corr_long|input_adc_6[57]~41_combout\ & \corr_long|input_adc_6[56]~40_combout\ & gnd);

\corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[63]~47_combout\ & \corr_long|input_func_66[62]~46_combout\ & \corr_long|input_func_66[61]~45_combout\ & \corr_long|input_func_66[60]~44_combout\ & 
\corr_long|input_func_66[59]~43_combout\ & \corr_long|input_func_66[58]~42_combout\ & \corr_long|input_func_66[57]~41_combout\ & \corr_long|input_func_66[56]~40_combout\ & gnd);

\corr_long|gate6|Mult7|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult7|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[55]~55_combout\ & \corr_long|input_adc_6[54]~54_combout\ & \corr_long|input_adc_6[53]~53_combout\ & \corr_long|input_adc_6[52]~52_combout\ & 
\corr_long|input_adc_6[51]~51_combout\ & \corr_long|input_adc_6[50]~50_combout\ & \corr_long|input_adc_6[49]~49_combout\ & \corr_long|input_adc_6[48]~48_combout\ & gnd);

\corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[55]~55_combout\ & \corr_long|input_func_66[54]~54_combout\ & \corr_long|input_func_66[53]~53_combout\ & \corr_long|input_func_66[52]~52_combout\ & 
\corr_long|input_func_66[51]~51_combout\ & \corr_long|input_func_66[50]~50_combout\ & \corr_long|input_func_66[49]~49_combout\ & \corr_long|input_func_66[48]~48_combout\ & gnd);

\corr_long|gate6|Mult6|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult6|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[15]~63_combout\ & \corr_long|input_adc_6[14]~62_combout\ & \corr_long|input_adc_6[13]~61_combout\ & \corr_long|input_adc_6[12]~60_combout\ & 
\corr_long|input_adc_6[11]~59_combout\ & \corr_long|input_adc_6[10]~58_combout\ & \corr_long|input_adc_6[9]~57_combout\ & \corr_long|input_adc_6[8]~56_combout\ & gnd);

\corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[15]~63_combout\ & \corr_long|input_func_66[14]~62_combout\ & \corr_long|input_func_66[13]~61_combout\ & \corr_long|input_func_66[12]~60_combout\ & 
\corr_long|input_func_66[11]~59_combout\ & \corr_long|input_func_66[10]~58_combout\ & \corr_long|input_func_66[9]~57_combout\ & \corr_long|input_func_66[8]~56_combout\ & gnd);

\corr_long|gate6|Mult1|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[7]~71_combout\ & \corr_long|input_adc_6[6]~70_combout\ & \corr_long|input_adc_6[5]~69_combout\ & \corr_long|input_adc_6[4]~68_combout\ & 
\corr_long|input_adc_6[3]~67_combout\ & \corr_long|input_adc_6[2]~66_combout\ & \corr_long|input_adc_6[1]~65_combout\ & \corr_long|input_adc_6[0]~64_combout\ & gnd);

\corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[7]~71_combout\ & \corr_long|input_func_66[6]~70_combout\ & \corr_long|input_func_66[5]~69_combout\ & \corr_long|input_func_66[4]~68_combout\ & 
\corr_long|input_func_66[3]~67_combout\ & \corr_long|input_func_66[2]~66_combout\ & \corr_long|input_func_66[1]~65_combout\ & \corr_long|input_func_66[0]~64_combout\ & gnd);

\corr_long|gate6|Mult0|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[31]~79_combout\ & \corr_long|input_adc_6[30]~78_combout\ & \corr_long|input_adc_6[29]~77_combout\ & \corr_long|input_adc_6[28]~76_combout\ & 
\corr_long|input_adc_6[27]~75_combout\ & \corr_long|input_adc_6[26]~74_combout\ & \corr_long|input_adc_6[25]~73_combout\ & \corr_long|input_adc_6[24]~72_combout\ & gnd);

\corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[31]~79_combout\ & \corr_long|input_func_66[30]~78_combout\ & \corr_long|input_func_66[29]~77_combout\ & \corr_long|input_func_66[28]~76_combout\ & 
\corr_long|input_func_66[27]~75_combout\ & \corr_long|input_func_66[26]~74_combout\ & \corr_long|input_func_66[25]~73_combout\ & \corr_long|input_func_66[24]~72_combout\ & gnd);

\corr_long|gate6|Mult3|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult3|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[23]~87_combout\ & \corr_long|input_adc_6[22]~86_combout\ & \corr_long|input_adc_6[21]~85_combout\ & \corr_long|input_adc_6[20]~84_combout\ & 
\corr_long|input_adc_6[19]~83_combout\ & \corr_long|input_adc_6[18]~82_combout\ & \corr_long|input_adc_6[17]~81_combout\ & \corr_long|input_adc_6[16]~80_combout\ & gnd);

\corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[23]~87_combout\ & \corr_long|input_func_66[22]~86_combout\ & \corr_long|input_func_66[21]~85_combout\ & \corr_long|input_func_66[20]~84_combout\ & 
\corr_long|input_func_66[19]~83_combout\ & \corr_long|input_func_66[18]~82_combout\ & \corr_long|input_func_66[17]~81_combout\ & \corr_long|input_func_66[16]~80_combout\ & gnd);

\corr_long|gate6|Mult2|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult2|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[47]~95_combout\ & \corr_long|input_adc_6[46]~94_combout\ & \corr_long|input_adc_6[45]~93_combout\ & \corr_long|input_adc_6[44]~92_combout\ & 
\corr_long|input_adc_6[43]~91_combout\ & \corr_long|input_adc_6[42]~90_combout\ & \corr_long|input_adc_6[41]~89_combout\ & \corr_long|input_adc_6[40]~88_combout\ & gnd);

\corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[47]~95_combout\ & \corr_long|input_func_66[46]~94_combout\ & \corr_long|input_func_66[45]~93_combout\ & \corr_long|input_func_66[44]~92_combout\ & 
\corr_long|input_func_66[43]~91_combout\ & \corr_long|input_func_66[42]~90_combout\ & \corr_long|input_func_66[41]~89_combout\ & \corr_long|input_func_66[40]~88_combout\ & gnd);

\corr_long|gate6|Mult5|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult5|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\(17);

\corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\ <= (\corr_long|input_adc_6[39]~103_combout\ & \corr_long|input_adc_6[38]~102_combout\ & \corr_long|input_adc_6[37]~101_combout\ & \corr_long|input_adc_6[36]~100_combout\ & 
\corr_long|input_adc_6[35]~99_combout\ & \corr_long|input_adc_6[34]~98_combout\ & \corr_long|input_adc_6[33]~97_combout\ & \corr_long|input_adc_6[32]~96_combout\ & gnd);

\corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\ <= (\corr_long|input_func_66[39]~103_combout\ & \corr_long|input_func_66[38]~102_combout\ & \corr_long|input_func_66[37]~101_combout\ & \corr_long|input_func_66[36]~100_combout\ & 
\corr_long|input_func_66[35]~99_combout\ & \corr_long|input_func_66[34]~98_combout\ & \corr_long|input_func_66[33]~97_combout\ & \corr_long|input_func_66[32]~96_combout\ & gnd);

\corr_long|gate6|Mult4|auto_generated|mac_mult1~0\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(0);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~1\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(1);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~dataout\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(2);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT1\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(3);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT2\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(4);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT3\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(5);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT4\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(6);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT5\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(7);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT6\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(8);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT7\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(9);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT8\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(10);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT9\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(11);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT10\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(12);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT11\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(13);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT12\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(14);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT13\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(15);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT14\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(16);
\corr_long|gate6|Mult4|auto_generated|mac_mult1~DATAOUT15\ <= \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(279) & \adc_ram_shifter_1|data\(278) & \adc_ram_shifter_1|data\(277) & \adc_ram_shifter_1|data\(276) & \adc_ram_shifter_1|data\(275) & 
\adc_ram_shifter_1|data\(274) & \adc_ram_shifter_1|data\(273) & \adc_ram_shifter_1|data\(272) & \adc_ram_shifter_1|data\(264) & \adc_ram_shifter_1|data\(79) & \adc_ram_shifter_1|data\(78) & \adc_ram_shifter_1|data\(77) & \adc_ram_shifter_1|data\(76)
& \adc_ram_shifter_1|data\(75) & \adc_ram_shifter_1|data\(74) & \adc_ram_shifter_1|data\(73) & \adc_ram_shifter_1|data\(72) & \adc_ram_shifter_1|data\(64));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(407) & \adc_ram_shifter_1|data\(406) & \adc_ram_shifter_1|data\(405) & \adc_ram_shifter_1|data\(404) & \adc_ram_shifter_1|data\(403) & 
\adc_ram_shifter_1|data\(402) & \adc_ram_shifter_1|data\(401) & \adc_ram_shifter_1|data\(400) & \adc_ram_shifter_1|data\(392) & \adc_ram_shifter_1|data\(207) & \adc_ram_shifter_1|data\(206) & \adc_ram_shifter_1|data\(205) & \adc_ram_shifter_1|data\(204)
& \adc_ram_shifter_1|data\(203) & \adc_ram_shifter_1|data\(202) & \adc_ram_shifter_1|data\(201) & \adc_ram_shifter_1|data\(200) & \adc_ram_shifter_1|data\(192));

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(64) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(72) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(73) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(74) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(75) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(76) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(77) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(78) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(79) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(271) & \adc_ram_shifter_1|data\(270) & \adc_ram_shifter_1|data\(269) & \adc_ram_shifter_1|data\(268) & \adc_ram_shifter_1|data\(267) & 
\adc_ram_shifter_1|data\(266) & \adc_ram_shifter_1|data\(265) & \adc_ram_shifter_1|data\(257) & \adc_ram_shifter_1|data\(256) & \adc_ram_shifter_1|data\(71) & \adc_ram_shifter_1|data\(70) & \adc_ram_shifter_1|data\(69) & \adc_ram_shifter_1|data\(68)
& \adc_ram_shifter_1|data\(67) & \adc_ram_shifter_1|data\(66) & \adc_ram_shifter_1|data\(65) & \adc_ram_shifter_1|data\(57) & \adc_ram_shifter_1|data\(56));

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(399) & \adc_ram_shifter_1|data\(398) & \adc_ram_shifter_1|data\(397) & \adc_ram_shifter_1|data\(396) & \adc_ram_shifter_1|data\(395) & 
\adc_ram_shifter_1|data\(394) & \adc_ram_shifter_1|data\(393) & \adc_ram_shifter_1|data\(385) & \adc_ram_shifter_1|data\(384) & \adc_ram_shifter_1|data\(199) & \adc_ram_shifter_1|data\(198) & \adc_ram_shifter_1|data\(197) & \adc_ram_shifter_1|data\(196)
& \adc_ram_shifter_1|data\(195) & \adc_ram_shifter_1|data\(194) & \adc_ram_shifter_1|data\(193) & \adc_ram_shifter_1|data\(185) & \adc_ram_shifter_1|data\(184));

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(56) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(57) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(65) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(66) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(67) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(68) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(69) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(70) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(71) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(56) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(57) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(64) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(65) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(66) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(67) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(68) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(69) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(70) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(71) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(72) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(73) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(74) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(75) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(76) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(77) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(78) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(79) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(56) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(57) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(64) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(65) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(66) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(67) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(68) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(69) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(70) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(71) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(72) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(73) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(74) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(75) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(76) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(77) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(78) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(79) <= \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(263) & \adc_ram_shifter_1|data\(262) & \adc_ram_shifter_1|data\(261) & \adc_ram_shifter_1|data\(260) & \adc_ram_shifter_1|data\(259) & 
\adc_ram_shifter_1|data\(258) & \adc_ram_shifter_1|data\(122) & \adc_ram_shifter_1|data\(121) & \adc_ram_shifter_1|data\(120) & \adc_ram_shifter_1|data\(63) & \adc_ram_shifter_1|data\(62) & \adc_ram_shifter_1|data\(61) & \adc_ram_shifter_1|data\(60)
& \adc_ram_shifter_1|data\(59) & \adc_ram_shifter_1|data\(58) & \adc_ram_shifter_1|data\(50) & \adc_ram_shifter_1|data\(49) & \adc_ram_shifter_1|data\(48));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(391) & \adc_ram_shifter_1|data\(390) & \adc_ram_shifter_1|data\(389) & \adc_ram_shifter_1|data\(388) & \adc_ram_shifter_1|data\(387) & 
\adc_ram_shifter_1|data\(386) & \adc_ram_shifter_1|data\(250) & \adc_ram_shifter_1|data\(249) & \adc_ram_shifter_1|data\(248) & \adc_ram_shifter_1|data\(191) & \adc_ram_shifter_1|data\(190) & \adc_ram_shifter_1|data\(189) & \adc_ram_shifter_1|data\(188)
& \adc_ram_shifter_1|data\(187) & \adc_ram_shifter_1|data\(186) & \adc_ram_shifter_1|data\(178) & \adc_ram_shifter_1|data\(177) & \adc_ram_shifter_1|data\(176));

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(48) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(49) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(50) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(58) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(59) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(60) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(61) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(62) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(63) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(291) & \adc_ram_shifter_1|data\(290) & \adc_ram_shifter_1|data\(289) & \adc_ram_shifter_1|data\(288) & \adc_ram_shifter_1|data\(127) & 
\adc_ram_shifter_1|data\(126) & \adc_ram_shifter_1|data\(125) & \adc_ram_shifter_1|data\(124) & \adc_ram_shifter_1|data\(123) & \adc_ram_shifter_1|data\(91) & \adc_ram_shifter_1|data\(90) & \adc_ram_shifter_1|data\(89) & \adc_ram_shifter_1|data\(88)
& \adc_ram_shifter_1|data\(55) & \adc_ram_shifter_1|data\(54) & \adc_ram_shifter_1|data\(53) & \adc_ram_shifter_1|data\(52) & \adc_ram_shifter_1|data\(51));

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(419) & \adc_ram_shifter_1|data\(418) & \adc_ram_shifter_1|data\(417) & \adc_ram_shifter_1|data\(416) & \adc_ram_shifter_1|data\(255) & 
\adc_ram_shifter_1|data\(254) & \adc_ram_shifter_1|data\(253) & \adc_ram_shifter_1|data\(252) & \adc_ram_shifter_1|data\(251) & \adc_ram_shifter_1|data\(219) & \adc_ram_shifter_1|data\(218) & \adc_ram_shifter_1|data\(217) & \adc_ram_shifter_1|data\(216)
& \adc_ram_shifter_1|data\(183) & \adc_ram_shifter_1|data\(182) & \adc_ram_shifter_1|data\(181) & \adc_ram_shifter_1|data\(180) & \adc_ram_shifter_1|data\(179));

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(51) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(52) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(53) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(54) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(55) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(88) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(89) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(90) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(91) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(48) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(49) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(50) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(51) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(52) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(53) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(54) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(55) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(58) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(59) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(60) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(61) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(62) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(63) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(88) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(89) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(90) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(91) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(48) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(49) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(50) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(51) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(52) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(53) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(54) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(55) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(58) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(59) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(60) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(61) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(62) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(63) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(88) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(89) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(90) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(91) <= \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(295) & \adc_ram_shifter_1|data\(294) & \adc_ram_shifter_1|data\(293) & \adc_ram_shifter_1|data\(292) & \adc_ram_shifter_1|data\(284) & 
\adc_ram_shifter_1|data\(283) & \adc_ram_shifter_1|data\(282) & \adc_ram_shifter_1|data\(281) & \adc_ram_shifter_1|data\(280) & \adc_ram_shifter_1|data\(95) & \adc_ram_shifter_1|data\(94) & \adc_ram_shifter_1|data\(93) & \adc_ram_shifter_1|data\(92)
& \adc_ram_shifter_1|data\(84) & \adc_ram_shifter_1|data\(83) & \adc_ram_shifter_1|data\(82) & \adc_ram_shifter_1|data\(81) & \adc_ram_shifter_1|data\(80));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(423) & \adc_ram_shifter_1|data\(422) & \adc_ram_shifter_1|data\(421) & \adc_ram_shifter_1|data\(420) & \adc_ram_shifter_1|data\(412) & 
\adc_ram_shifter_1|data\(411) & \adc_ram_shifter_1|data\(410) & \adc_ram_shifter_1|data\(409) & \adc_ram_shifter_1|data\(408) & \adc_ram_shifter_1|data\(223) & \adc_ram_shifter_1|data\(222) & \adc_ram_shifter_1|data\(221) & \adc_ram_shifter_1|data\(220)
& \adc_ram_shifter_1|data\(212) & \adc_ram_shifter_1|data\(211) & \adc_ram_shifter_1|data\(210) & \adc_ram_shifter_1|data\(209) & \adc_ram_shifter_1|data\(208));

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(80) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(81) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(82) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(83) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(84) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(92) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(93) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(94) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(95) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(8) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(9) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(10) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(11) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(12) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(13) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(80) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(81) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(82) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(83) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(84) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(85) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(86) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(87) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(92) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(93) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(94) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(95) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(8) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(9) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(10) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(11) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(12) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(13) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(80) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(81) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(82) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(83) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(84) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(85) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(86) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(87) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(92) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(93) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(94) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(95) <= \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(287) & \adc_ram_shifter_1|data\(286) & \adc_ram_shifter_1|data\(285) & \adc_ram_shifter_1|data\(87) & \adc_ram_shifter_1|data\(86) & 
\adc_ram_shifter_1|data\(85) & \adc_ram_shifter_1|data\(15) & \adc_ram_shifter_1|data\(14) & \adc_ram_shifter_1|data\(13) & \adc_ram_shifter_1|data\(12) & \adc_ram_shifter_1|data\(11) & \adc_ram_shifter_1|data\(10) & \adc_ram_shifter_1|data\(9)
& \adc_ram_shifter_1|data\(8) & \adc_ram_shifter_1|data\(3) & \adc_ram_shifter_1|data\(2) & \adc_ram_shifter_1|data\(1) & \adc_ram_shifter_1|data\(0));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(415) & \adc_ram_shifter_1|data\(414) & \adc_ram_shifter_1|data\(413) & \adc_ram_shifter_1|data\(215) & \adc_ram_shifter_1|data\(214) & 
\adc_ram_shifter_1|data\(213) & \adc_ram_shifter_1|data\(143) & \adc_ram_shifter_1|data\(142) & \adc_ram_shifter_1|data\(141) & \adc_ram_shifter_1|data\(140) & \adc_ram_shifter_1|data\(139) & \adc_ram_shifter_1|data\(138) & \adc_ram_shifter_1|data\(137)
& \adc_ram_shifter_1|data\(136) & \adc_ram_shifter_1|data\(131) & \adc_ram_shifter_1|data\(130) & \adc_ram_shifter_1|data\(129) & \adc_ram_shifter_1|data\(128));

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(0) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(1) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(2) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(3) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(8) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(9) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(10) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(11) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(12) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(13) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(14) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(15) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(85) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(86) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(87) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(102) & \adc_ram_shifter_1|data\(101) & \adc_ram_shifter_1|data\(100) & \adc_ram_shifter_1|data\(99) & \adc_ram_shifter_1|data\(98) & 
\adc_ram_shifter_1|data\(97) & \adc_ram_shifter_1|data\(96) & \adc_ram_shifter_1|data\(30) & \adc_ram_shifter_1|data\(29) & \adc_ram_shifter_1|data\(28) & \adc_ram_shifter_1|data\(27) & \adc_ram_shifter_1|data\(26) & \adc_ram_shifter_1|data\(25)
& \adc_ram_shifter_1|data\(24) & \adc_ram_shifter_1|data\(7) & \adc_ram_shifter_1|data\(6) & \adc_ram_shifter_1|data\(5) & \adc_ram_shifter_1|data\(4));

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(230) & \adc_ram_shifter_1|data\(229) & \adc_ram_shifter_1|data\(228) & \adc_ram_shifter_1|data\(227) & \adc_ram_shifter_1|data\(226) & 
\adc_ram_shifter_1|data\(225) & \adc_ram_shifter_1|data\(224) & \adc_ram_shifter_1|data\(158) & \adc_ram_shifter_1|data\(157) & \adc_ram_shifter_1|data\(156) & \adc_ram_shifter_1|data\(155) & \adc_ram_shifter_1|data\(154) & \adc_ram_shifter_1|data\(153)
& \adc_ram_shifter_1|data\(152) & \adc_ram_shifter_1|data\(135) & \adc_ram_shifter_1|data\(134) & \adc_ram_shifter_1|data\(133) & \adc_ram_shifter_1|data\(132));

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(4) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(5) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(6) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(7) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(24) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(25) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(26) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(27) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(28) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(29) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(30) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(96) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(97) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(98) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(99) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(100) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(101) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(102) <= \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(0) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(1) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(2) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(3) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(4) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(5) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(6) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(7) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(14) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(15) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(24) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(25) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(26) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(27) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(28) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(29) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(30) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(31) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(0) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(1) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(2) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(3) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(4) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(5) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(6) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(7) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(14) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(15) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(24) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(25) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(26) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(27) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(28) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(29) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(30) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(31) <= \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(115) & \adc_ram_shifter_1|data\(114) & \adc_ram_shifter_1|data\(113) & \adc_ram_shifter_1|data\(112) & \adc_ram_shifter_1|data\(103) & 
\adc_ram_shifter_1|data\(43) & \adc_ram_shifter_1|data\(42) & \adc_ram_shifter_1|data\(41) & \adc_ram_shifter_1|data\(40) & \adc_ram_shifter_1|data\(31) & \adc_ram_shifter_1|data\(23) & \adc_ram_shifter_1|data\(22) & \adc_ram_shifter_1|data\(21)
& \adc_ram_shifter_1|data\(20) & \adc_ram_shifter_1|data\(19) & \adc_ram_shifter_1|data\(18) & \adc_ram_shifter_1|data\(17) & \adc_ram_shifter_1|data\(16));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(243) & \adc_ram_shifter_1|data\(242) & \adc_ram_shifter_1|data\(241) & \adc_ram_shifter_1|data\(240) & \adc_ram_shifter_1|data\(231) & 
\adc_ram_shifter_1|data\(171) & \adc_ram_shifter_1|data\(170) & \adc_ram_shifter_1|data\(169) & \adc_ram_shifter_1|data\(168) & \adc_ram_shifter_1|data\(159) & \adc_ram_shifter_1|data\(151) & \adc_ram_shifter_1|data\(150) & \adc_ram_shifter_1|data\(149)
& \adc_ram_shifter_1|data\(148) & \adc_ram_shifter_1|data\(147) & \adc_ram_shifter_1|data\(146) & \adc_ram_shifter_1|data\(145) & \adc_ram_shifter_1|data\(144));

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(16) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(17) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(18) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(19) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(20) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(21) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(22) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(23) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(31) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(40) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(41) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(42) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(43) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(103) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(16) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(17) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(18) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(19) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(20) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(21) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(22) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(23) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(32) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(33) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(40) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(41) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(42) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(43) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(44) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(45) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(46) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(47) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(16) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(17) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(18) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(19) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(20) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(21) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(22) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(23) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(32) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(33) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(40) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(41) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(42) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(43) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(44) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(45) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(46) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(47) <= \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(119) & \adc_ram_shifter_1|data\(118) & \adc_ram_shifter_1|data\(117) & \adc_ram_shifter_1|data\(116) & \adc_ram_shifter_1|data\(108) & 
\adc_ram_shifter_1|data\(107) & \adc_ram_shifter_1|data\(106) & \adc_ram_shifter_1|data\(105) & \adc_ram_shifter_1|data\(104) & \adc_ram_shifter_1|data\(47) & \adc_ram_shifter_1|data\(46) & \adc_ram_shifter_1|data\(45) & \adc_ram_shifter_1|data\(44)
& \adc_ram_shifter_1|data\(36) & \adc_ram_shifter_1|data\(35) & \adc_ram_shifter_1|data\(34) & \adc_ram_shifter_1|data\(33) & \adc_ram_shifter_1|data\(32));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(247) & \adc_ram_shifter_1|data\(246) & \adc_ram_shifter_1|data\(245) & \adc_ram_shifter_1|data\(244) & \adc_ram_shifter_1|data\(236) & 
\adc_ram_shifter_1|data\(235) & \adc_ram_shifter_1|data\(234) & \adc_ram_shifter_1|data\(233) & \adc_ram_shifter_1|data\(232) & \adc_ram_shifter_1|data\(175) & \adc_ram_shifter_1|data\(174) & \adc_ram_shifter_1|data\(173) & \adc_ram_shifter_1|data\(172)
& \adc_ram_shifter_1|data\(164) & \adc_ram_shifter_1|data\(163) & \adc_ram_shifter_1|data\(162) & \adc_ram_shifter_1|data\(161) & \adc_ram_shifter_1|data\(160));

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_a\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_a\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_a\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_a\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_a\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_a\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_a\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_a\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_a\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_a\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_a\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_a\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(32) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(33) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(34) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(35) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(36) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(44) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(5);
\ram1|altsyncram_component|auto_generated|q_b\(45) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(6);
\ram1|altsyncram_component|auto_generated|q_b\(46) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(7);
\ram1|altsyncram_component|auto_generated|q_b\(47) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(8);
\ram1|altsyncram_component|auto_generated|q_b\(104) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(9);
\ram1|altsyncram_component|auto_generated|q_b\(105) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(10);
\ram1|altsyncram_component|auto_generated|q_b\(106) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(11);
\ram1|altsyncram_component|auto_generated|q_b\(107) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(12);
\ram1|altsyncram_component|auto_generated|q_b\(108) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(13);
\ram1|altsyncram_component|auto_generated|q_b\(116) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(14);
\ram1|altsyncram_component|auto_generated|q_b\(117) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(15);
\ram1|altsyncram_component|auto_generated|q_b\(118) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(16);
\ram1|altsyncram_component|auto_generated|q_b\(119) <= \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(383) & \adc_ram_shifter_1|data\(382) & \adc_ram_shifter_1|data\(381) & \adc_ram_shifter_1|data\(380) & \adc_ram_shifter_1|data\(379) & 
\adc_ram_shifter_1|data\(378) & \adc_ram_shifter_1|data\(377) & \adc_ram_shifter_1|data\(376) & \adc_ram_shifter_1|data\(371) & \adc_ram_shifter_1|data\(370) & \adc_ram_shifter_1|data\(369) & \adc_ram_shifter_1|data\(368) & \adc_ram_shifter_1|data\(111)
& \adc_ram_shifter_1|data\(110) & \adc_ram_shifter_1|data\(109) & \adc_ram_shifter_1|data\(39) & \adc_ram_shifter_1|data\(38) & \adc_ram_shifter_1|data\(37));

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(511) & \adc_ram_shifter_1|data\(510) & \adc_ram_shifter_1|data\(509) & \adc_ram_shifter_1|data\(508) & \adc_ram_shifter_1|data\(507) & 
\adc_ram_shifter_1|data\(506) & \adc_ram_shifter_1|data\(505) & \adc_ram_shifter_1|data\(504) & \adc_ram_shifter_1|data\(499) & \adc_ram_shifter_1|data\(498) & \adc_ram_shifter_1|data\(497) & \adc_ram_shifter_1|data\(496) & \adc_ram_shifter_1|data\(239)
& \adc_ram_shifter_1|data\(238) & \adc_ram_shifter_1|data\(237) & \adc_ram_shifter_1|data\(167) & \adc_ram_shifter_1|data\(166) & \adc_ram_shifter_1|data\(165));

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram1|altsyncram_component|auto_generated|q_a\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_a\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_a\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_a\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_a\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_a\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(120) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(121) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(122) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(123) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(124) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(125) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(126) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(127) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(17);

\ram1|altsyncram_component|auto_generated|q_b\(37) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);
\ram1|altsyncram_component|auto_generated|q_b\(38) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(1);
\ram1|altsyncram_component|auto_generated|q_b\(39) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(2);
\ram1|altsyncram_component|auto_generated|q_b\(109) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(3);
\ram1|altsyncram_component|auto_generated|q_b\(110) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(4);
\ram1|altsyncram_component|auto_generated|q_b\(111) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(112) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(113) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(114) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(115) <= \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(9);

\ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(34) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(35) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(36) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(37) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(38) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(39) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(96) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(97) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(98) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(99) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(104) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(105) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(106) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(107) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(108) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(109) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(110) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(111) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(34) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(35) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(36) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(37) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(38) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(39) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(96) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(97) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(98) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(99) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(104) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(105) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(106) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(107) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(108) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(109) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(110) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(111) <= \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(375) & \adc_ram_shifter_1|data\(374) & \adc_ram_shifter_1|data\(373) & \adc_ram_shifter_1|data\(372) & \adc_ram_shifter_1|data\(367) & 
\adc_ram_shifter_1|data\(366) & \adc_ram_shifter_1|data\(365) & \adc_ram_shifter_1|data\(364) & \adc_ram_shifter_1|data\(363) & \adc_ram_shifter_1|data\(362) & \adc_ram_shifter_1|data\(361) & \adc_ram_shifter_1|data\(360) & \adc_ram_shifter_1|data\(357)
& \adc_ram_shifter_1|data\(356) & \adc_ram_shifter_1|data\(355) & \adc_ram_shifter_1|data\(354) & \adc_ram_shifter_1|data\(353) & \adc_ram_shifter_1|data\(352));

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(503) & \adc_ram_shifter_1|data\(502) & \adc_ram_shifter_1|data\(501) & \adc_ram_shifter_1|data\(500) & \adc_ram_shifter_1|data\(495) & 
\adc_ram_shifter_1|data\(494) & \adc_ram_shifter_1|data\(493) & \adc_ram_shifter_1|data\(492) & \adc_ram_shifter_1|data\(491) & \adc_ram_shifter_1|data\(490) & \adc_ram_shifter_1|data\(489) & \adc_ram_shifter_1|data\(488) & \adc_ram_shifter_1|data\(485)
& \adc_ram_shifter_1|data\(484) & \adc_ram_shifter_1|data\(483) & \adc_ram_shifter_1|data\(482) & \adc_ram_shifter_1|data\(481) & \adc_ram_shifter_1|data\(480));

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(96) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(97) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(98) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(99) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(100) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(101) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(104) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(105) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(106) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(107) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(108) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(109) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(110) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(111) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(116) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(117) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(118) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(119) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(96) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(97) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(98) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(99) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(100) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(101) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(104) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(105) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(106) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(107) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(108) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(109) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(110) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(111) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(116) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(117) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(118) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(119) <= \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(359) & \adc_ram_shifter_1|data\(358) & \adc_ram_shifter_1|data\(351) & \adc_ram_shifter_1|data\(350) & \adc_ram_shifter_1|data\(349) & 
\adc_ram_shifter_1|data\(348) & \adc_ram_shifter_1|data\(347) & \adc_ram_shifter_1|data\(346) & \adc_ram_shifter_1|data\(345) & \adc_ram_shifter_1|data\(344) & \adc_ram_shifter_1|data\(311) & \adc_ram_shifter_1|data\(310) & \adc_ram_shifter_1|data\(309)
& \adc_ram_shifter_1|data\(308) & \adc_ram_shifter_1|data\(307) & \adc_ram_shifter_1|data\(306) & \adc_ram_shifter_1|data\(305) & \adc_ram_shifter_1|data\(304));

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(487) & \adc_ram_shifter_1|data\(486) & \adc_ram_shifter_1|data\(479) & \adc_ram_shifter_1|data\(478) & \adc_ram_shifter_1|data\(477) & 
\adc_ram_shifter_1|data\(476) & \adc_ram_shifter_1|data\(475) & \adc_ram_shifter_1|data\(474) & \adc_ram_shifter_1|data\(473) & \adc_ram_shifter_1|data\(472) & \adc_ram_shifter_1|data\(439) & \adc_ram_shifter_1|data\(438) & \adc_ram_shifter_1|data\(437)
& \adc_ram_shifter_1|data\(436) & \adc_ram_shifter_1|data\(435) & \adc_ram_shifter_1|data\(434) & \adc_ram_shifter_1|data\(433) & \adc_ram_shifter_1|data\(432));

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(48) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(49) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(50) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(51) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(52) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(53) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(54) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(55) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(88) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(89) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(90) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(91) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(92) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(93) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(94) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(95) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(102) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(103) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(48) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(49) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(50) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(51) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(52) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(53) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(54) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(55) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(88) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(89) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(90) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(91) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(92) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(93) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(94) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(95) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(102) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(103) <= \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(327) & \adc_ram_shifter_1|data\(326) & \adc_ram_shifter_1|data\(325) & \adc_ram_shifter_1|data\(324) & \adc_ram_shifter_1|data\(323) & 
\adc_ram_shifter_1|data\(322) & \adc_ram_shifter_1|data\(321) & \adc_ram_shifter_1|data\(320) & \adc_ram_shifter_1|data\(313) & \adc_ram_shifter_1|data\(312) & \adc_ram_shifter_1|data\(303) & \adc_ram_shifter_1|data\(302) & \adc_ram_shifter_1|data\(301)
& \adc_ram_shifter_1|data\(300) & \adc_ram_shifter_1|data\(299) & \adc_ram_shifter_1|data\(298) & \adc_ram_shifter_1|data\(297) & \adc_ram_shifter_1|data\(296));

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(455) & \adc_ram_shifter_1|data\(454) & \adc_ram_shifter_1|data\(453) & \adc_ram_shifter_1|data\(452) & \adc_ram_shifter_1|data\(451) & 
\adc_ram_shifter_1|data\(450) & \adc_ram_shifter_1|data\(449) & \adc_ram_shifter_1|data\(448) & \adc_ram_shifter_1|data\(441) & \adc_ram_shifter_1|data\(440) & \adc_ram_shifter_1|data\(431) & \adc_ram_shifter_1|data\(430) & \adc_ram_shifter_1|data\(429)
& \adc_ram_shifter_1|data\(428) & \adc_ram_shifter_1|data\(427) & \adc_ram_shifter_1|data\(426) & \adc_ram_shifter_1|data\(425) & \adc_ram_shifter_1|data\(424));

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(40) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(41) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(42) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(43) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(44) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(45) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(46) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(47) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(56) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(57) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(64) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(65) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(66) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(67) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(68) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(69) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(70) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(71) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(40) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(41) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(42) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(43) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(44) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(45) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(46) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(47) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(56) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(57) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(64) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(65) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(66) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(67) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(68) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(69) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(70) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(71) <= \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(100) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(101) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_a\(102) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_a\(103) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_a\(112) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_a\(113) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_a\(114) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_a\(115) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_a\(116) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_a\(117) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_a\(120) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_a\(121) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_a\(122) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_a\(123) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_a\(124) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_a\(125) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_a\(126) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_a\(127) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|q_b\(100) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(101) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(1);
\ram3|altsyncram_component|auto_generated|q_b\(102) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(2);
\ram3|altsyncram_component|auto_generated|q_b\(103) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(3);
\ram3|altsyncram_component|auto_generated|q_b\(112) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(4);
\ram3|altsyncram_component|auto_generated|q_b\(113) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(5);
\ram3|altsyncram_component|auto_generated|q_b\(114) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(6);
\ram3|altsyncram_component|auto_generated|q_b\(115) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(7);
\ram3|altsyncram_component|auto_generated|q_b\(116) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(8);
\ram3|altsyncram_component|auto_generated|q_b\(117) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(9);
\ram3|altsyncram_component|auto_generated|q_b\(120) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(10);
\ram3|altsyncram_component|auto_generated|q_b\(121) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(11);
\ram3|altsyncram_component|auto_generated|q_b\(122) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(12);
\ram3|altsyncram_component|auto_generated|q_b\(123) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(13);
\ram3|altsyncram_component|auto_generated|q_b\(124) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(14);
\ram3|altsyncram_component|auto_generated|q_b\(125) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(15);
\ram3|altsyncram_component|auto_generated|q_b\(126) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(16);
\ram3|altsyncram_component|auto_generated|q_b\(127) <= \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(343) & \adc_ram_shifter_1|data\(342) & \adc_ram_shifter_1|data\(341) & \adc_ram_shifter_1|data\(340) & \adc_ram_shifter_1|data\(339) & 
\adc_ram_shifter_1|data\(338) & \adc_ram_shifter_1|data\(337) & \adc_ram_shifter_1|data\(336) & \adc_ram_shifter_1|data\(331) & \adc_ram_shifter_1|data\(330) & \adc_ram_shifter_1|data\(329) & \adc_ram_shifter_1|data\(328) & \adc_ram_shifter_1|data\(319)
& \adc_ram_shifter_1|data\(318) & \adc_ram_shifter_1|data\(317) & \adc_ram_shifter_1|data\(316) & \adc_ram_shifter_1|data\(315) & \adc_ram_shifter_1|data\(314));

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(471) & \adc_ram_shifter_1|data\(470) & \adc_ram_shifter_1|data\(469) & \adc_ram_shifter_1|data\(468) & \adc_ram_shifter_1|data\(467) & 
\adc_ram_shifter_1|data\(466) & \adc_ram_shifter_1|data\(465) & \adc_ram_shifter_1|data\(464) & \adc_ram_shifter_1|data\(459) & \adc_ram_shifter_1|data\(458) & \adc_ram_shifter_1|data\(457) & \adc_ram_shifter_1|data\(456) & \adc_ram_shifter_1|data\(447)
& \adc_ram_shifter_1|data\(446) & \adc_ram_shifter_1|data\(445) & \adc_ram_shifter_1|data\(444) & \adc_ram_shifter_1|data\(443) & \adc_ram_shifter_1|data\(442));

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(58) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(59) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(60) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(61) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_a\(62) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_a\(63) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_a\(72) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_a\(73) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_a\(74) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_a\(75) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_a\(80) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_a\(81) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_a\(82) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_a\(83) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_a\(84) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_a\(85) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_a\(86) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_a\(87) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(17);

\ram2|altsyncram_component|auto_generated|q_b\(58) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(59) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(60) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(61) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(3);
\ram2|altsyncram_component|auto_generated|q_b\(62) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(4);
\ram2|altsyncram_component|auto_generated|q_b\(63) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(5);
\ram2|altsyncram_component|auto_generated|q_b\(72) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(6);
\ram2|altsyncram_component|auto_generated|q_b\(73) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(7);
\ram2|altsyncram_component|auto_generated|q_b\(74) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(8);
\ram2|altsyncram_component|auto_generated|q_b\(75) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(9);
\ram2|altsyncram_component|auto_generated|q_b\(80) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(10);
\ram2|altsyncram_component|auto_generated|q_b\(81) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(11);
\ram2|altsyncram_component|auto_generated|q_b\(82) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(12);
\ram2|altsyncram_component|auto_generated|q_b\(83) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(13);
\ram2|altsyncram_component|auto_generated|q_b\(84) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(14);
\ram2|altsyncram_component|auto_generated|q_b\(85) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(15);
\ram2|altsyncram_component|auto_generated|q_b\(86) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(16);
\ram2|altsyncram_component|auto_generated|q_b\(87) <= \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(17);

\ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\ram3|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_a\(0));

\ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\ <= (\~GND~combout\ & \ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|corr_func_rom_adress_b\(2) & \ADC_Manager1|corr_func_rom_adress_b\(1) & 
\ADC_Manager1|corr_func_rom_adress_b\(0));

\ram3|altsyncram_component|auto_generated|q_a\(118) <= \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_a\(119) <= \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);

\ram3|altsyncram_component|auto_generated|q_b\(118) <= \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(0);
\ram3|altsyncram_component|auto_generated|q_b\(119) <= \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\(1);

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ <= (\adc_ram_shifter_1|data\(335) & \adc_ram_shifter_1|data\(334) & \adc_ram_shifter_1|data\(333) & \adc_ram_shifter_1|data\(332));

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\ <= (\adc_ram_shifter_1|data\(463) & \adc_ram_shifter_1|data\(462) & \adc_ram_shifter_1|data\(461) & \adc_ram_shifter_1|data\(460));

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\ram2|altsyncram_component|auto_generated|q_a\(76) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_a\(77) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_a\(78) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_a\(79) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(3);

\ram2|altsyncram_component|auto_generated|q_b\(76) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);
\ram2|altsyncram_component|auto_generated|q_b\(77) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(1);
\ram2|altsyncram_component|auto_generated|q_b\(78) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(2);
\ram2|altsyncram_component|auto_generated|q_b\(79) <= \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(3);

\UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \UART_Controller_1|uart_clk_divider|clock_out~regout\);

\clock_divider1|clock_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock_divider1|clock_out~regout\);

\CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK~combout\);
\ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\ <= NOT \ADC_Manager1|main_state.waiting_preambule~regout\;
\ADC_Manager1|ALT_INV_main_state.finding_bits~regout\ <= NOT \ADC_Manager1|main_state.finding_bits~regout\;

-- Location: LCCOMB_X9_Y10_N0
\ADC_Manager1|LessThan9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~1_cout\ = CARRY((!\ADC_Manager1|c_01_value\(0) & \ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan9~1_cout\);

-- Location: LCCOMB_X9_Y10_N2
\ADC_Manager1|LessThan9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan9~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~1_cout\,
	cout => \ADC_Manager1|LessThan9~3_cout\);

-- Location: LCCOMB_X9_Y10_N4
\ADC_Manager1|LessThan9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan9~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan9~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~3_cout\,
	cout => \ADC_Manager1|LessThan9~5_cout\);

-- Location: LCCOMB_X9_Y10_N6
\ADC_Manager1|LessThan9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan9~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan9~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~5_cout\,
	cout => \ADC_Manager1|LessThan9~7_cout\);

-- Location: LCCOMB_X9_Y10_N8
\ADC_Manager1|LessThan9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & (\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan9~7_cout\)) # (!\ADC_Manager1|c_01_value\(4) & ((\ADC_Manager1|c_00_value\(4)) # (!\ADC_Manager1|LessThan9~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~7_cout\,
	cout => \ADC_Manager1|LessThan9~9_cout\);

-- Location: LCCOMB_X9_Y10_N10
\ADC_Manager1|LessThan9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan9~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_01_value\(5)) # (!\ADC_Manager1|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~9_cout\,
	cout => \ADC_Manager1|LessThan9~11_cout\);

-- Location: LCCOMB_X9_Y10_N12
\ADC_Manager1|LessThan9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan9~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~11_cout\,
	cout => \ADC_Manager1|LessThan9~13_cout\);

-- Location: LCCOMB_X9_Y10_N14
\ADC_Manager1|LessThan9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan9~13_cout\)) # (!\ADC_Manager1|c_00_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan9~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~13_cout\,
	cout => \ADC_Manager1|LessThan9~15_cout\);

-- Location: LCCOMB_X9_Y10_N16
\ADC_Manager1|LessThan9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan9~15_cout\) # (!\ADC_Manager1|c_01_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan9~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~15_cout\,
	cout => \ADC_Manager1|LessThan9~17_cout\);

-- Location: LCCOMB_X9_Y10_N18
\ADC_Manager1|LessThan9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & ((!\ADC_Manager1|LessThan9~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_01_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan9~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~17_cout\,
	cout => \ADC_Manager1|LessThan9~19_cout\);

-- Location: LCCOMB_X9_Y10_N20
\ADC_Manager1|LessThan9~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan9~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan9~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan9~19_cout\,
	cout => \ADC_Manager1|LessThan9~21_cout\);

-- Location: LCCOMB_X9_Y10_N22
\ADC_Manager1|LessThan9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan9~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan9~21_cout\ & \ADC_Manager1|c_00_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan9~21_cout\) # (\ADC_Manager1|c_00_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan9~21_cout\,
	combout => \ADC_Manager1|LessThan9~22_combout\);

-- Location: LCCOMB_X9_Y12_N0
\ADC_Manager1|LessThan10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~1_cout\ = CARRY((\ADC_Manager1|c_00_value\(0) & !\ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan10~1_cout\);

-- Location: LCCOMB_X9_Y12_N2
\ADC_Manager1|LessThan10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & ((!\ADC_Manager1|LessThan10~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_10_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan10~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~1_cout\,
	cout => \ADC_Manager1|LessThan10~3_cout\);

-- Location: LCCOMB_X9_Y12_N4
\ADC_Manager1|LessThan10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan10~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_00_value\(2)) # (!\ADC_Manager1|LessThan10~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~3_cout\,
	cout => \ADC_Manager1|LessThan10~5_cout\);

-- Location: LCCOMB_X9_Y12_N6
\ADC_Manager1|LessThan10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & (\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan10~5_cout\)) # (!\ADC_Manager1|c_00_value\(3) & ((\ADC_Manager1|c_10_value\(3)) # (!\ADC_Manager1|LessThan10~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~5_cout\,
	cout => \ADC_Manager1|LessThan10~7_cout\);

-- Location: LCCOMB_X9_Y12_N8
\ADC_Manager1|LessThan10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan10~7_cout\) # (!\ADC_Manager1|c_10_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan10~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~7_cout\,
	cout => \ADC_Manager1|LessThan10~9_cout\);

-- Location: LCCOMB_X9_Y12_N10
\ADC_Manager1|LessThan10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan10~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_10_value\(5)) # (!\ADC_Manager1|LessThan10~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~9_cout\,
	cout => \ADC_Manager1|LessThan10~11_cout\);

-- Location: LCCOMB_X9_Y12_N12
\ADC_Manager1|LessThan10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & ((!\ADC_Manager1|LessThan10~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_00_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan10~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~11_cout\,
	cout => \ADC_Manager1|LessThan10~13_cout\);

-- Location: LCCOMB_X9_Y12_N14
\ADC_Manager1|LessThan10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan10~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan10~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~13_cout\,
	cout => \ADC_Manager1|LessThan10~15_cout\);

-- Location: LCCOMB_X9_Y12_N16
\ADC_Manager1|LessThan10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan10~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan10~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~15_cout\,
	cout => \ADC_Manager1|LessThan10~17_cout\);

-- Location: LCCOMB_X9_Y12_N18
\ADC_Manager1|LessThan10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan10~17_cout\) # (!\ADC_Manager1|c_00_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan10~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~17_cout\,
	cout => \ADC_Manager1|LessThan10~19_cout\);

-- Location: LCCOMB_X9_Y12_N20
\ADC_Manager1|LessThan10~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & ((!\ADC_Manager1|LessThan10~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_00_value\(10) & (!\ADC_Manager1|c_10_value\(10) & 
-- !\ADC_Manager1|LessThan10~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan10~19_cout\,
	cout => \ADC_Manager1|LessThan10~21_cout\);

-- Location: LCCOMB_X9_Y12_N22
\ADC_Manager1|LessThan10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan10~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan10~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan10~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan10~21_cout\,
	combout => \ADC_Manager1|LessThan10~22_combout\);

-- Location: LCCOMB_X9_Y13_N6
\ADC_Manager1|LessThan11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~1_cout\ = CARRY((!\ADC_Manager1|c_11_value\(0) & \ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan11~1_cout\);

-- Location: LCCOMB_X9_Y13_N8
\ADC_Manager1|LessThan11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & ((!\ADC_Manager1|LessThan11~1_cout\) # (!\ADC_Manager1|c_00_value\(1)))) # (!\ADC_Manager1|c_11_value\(1) & (!\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan11~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~1_cout\,
	cout => \ADC_Manager1|LessThan11~3_cout\);

-- Location: LCCOMB_X9_Y13_N10
\ADC_Manager1|LessThan11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & ((!\ADC_Manager1|LessThan11~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_00_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan11~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~3_cout\,
	cout => \ADC_Manager1|LessThan11~5_cout\);

-- Location: LCCOMB_X9_Y13_N12
\ADC_Manager1|LessThan11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan11~5_cout\) # (!\ADC_Manager1|c_00_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan11~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~5_cout\,
	cout => \ADC_Manager1|LessThan11~7_cout\);

-- Location: LCCOMB_X9_Y13_N14
\ADC_Manager1|LessThan11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & ((!\ADC_Manager1|LessThan11~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_00_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan11~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~7_cout\,
	cout => \ADC_Manager1|LessThan11~9_cout\);

-- Location: LCCOMB_X9_Y13_N16
\ADC_Manager1|LessThan11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & (\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan11~9_cout\)) # (!\ADC_Manager1|c_00_value\(5) & ((\ADC_Manager1|c_11_value\(5)) # (!\ADC_Manager1|LessThan11~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~9_cout\,
	cout => \ADC_Manager1|LessThan11~11_cout\);

-- Location: LCCOMB_X9_Y13_N18
\ADC_Manager1|LessThan11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan11~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_00_value\(6)) # (!\ADC_Manager1|LessThan11~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~11_cout\,
	cout => \ADC_Manager1|LessThan11~13_cout\);

-- Location: LCCOMB_X9_Y13_N20
\ADC_Manager1|LessThan11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan11~13_cout\) # (!\ADC_Manager1|c_00_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan11~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~13_cout\,
	cout => \ADC_Manager1|LessThan11~15_cout\);

-- Location: LCCOMB_X9_Y13_N22
\ADC_Manager1|LessThan11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & ((!\ADC_Manager1|LessThan11~15_cout\) # (!\ADC_Manager1|c_11_value\(8)))) # (!\ADC_Manager1|c_00_value\(8) & (!\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan11~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~15_cout\,
	cout => \ADC_Manager1|LessThan11~17_cout\);

-- Location: LCCOMB_X9_Y13_N24
\ADC_Manager1|LessThan11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & (\ADC_Manager1|c_11_value\(9) & !\ADC_Manager1|LessThan11~17_cout\)) # (!\ADC_Manager1|c_00_value\(9) & ((\ADC_Manager1|c_11_value\(9)) # (!\ADC_Manager1|LessThan11~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_11_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~17_cout\,
	cout => \ADC_Manager1|LessThan11~19_cout\);

-- Location: LCCOMB_X9_Y13_N26
\ADC_Manager1|LessThan11~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan11~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_00_value\(10)) # (!\ADC_Manager1|LessThan11~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan11~19_cout\,
	cout => \ADC_Manager1|LessThan11~21_cout\);

-- Location: LCCOMB_X9_Y13_N28
\ADC_Manager1|LessThan11~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan11~22_combout\ = (\ADC_Manager1|c_00_value\(11) & ((\ADC_Manager1|LessThan11~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_00_value\(11) & (\ADC_Manager1|LessThan11~21_cout\ & !\ADC_Manager1|c_11_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan11~21_cout\,
	combout => \ADC_Manager1|LessThan11~22_combout\);

-- Location: LCCOMB_X7_Y12_N6
\ADC_Manager1|LessThan6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan6~1_cout\);

-- Location: LCCOMB_X7_Y12_N8
\ADC_Manager1|LessThan6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan6~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_00_value\(1)) # (!\ADC_Manager1|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~1_cout\,
	cout => \ADC_Manager1|LessThan6~3_cout\);

-- Location: LCCOMB_X7_Y12_N10
\ADC_Manager1|LessThan6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan6~3_cout\) # (!\ADC_Manager1|c_00_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_00_value\(2) & !\ADC_Manager1|LessThan6~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_00_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~3_cout\,
	cout => \ADC_Manager1|LessThan6~5_cout\);

-- Location: LCCOMB_X7_Y12_N12
\ADC_Manager1|LessThan6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~7_cout\ = CARRY((\ADC_Manager1|c_00_value\(3) & ((!\ADC_Manager1|LessThan6~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_00_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~5_cout\,
	cout => \ADC_Manager1|LessThan6~7_cout\);

-- Location: LCCOMB_X7_Y12_N14
\ADC_Manager1|LessThan6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan6~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~7_cout\,
	cout => \ADC_Manager1|LessThan6~9_cout\);

-- Location: LCCOMB_X7_Y12_N16
\ADC_Manager1|LessThan6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~11_cout\ = CARRY((\ADC_Manager1|c_00_value\(5) & ((!\ADC_Manager1|LessThan6~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_00_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~9_cout\,
	cout => \ADC_Manager1|LessThan6~11_cout\);

-- Location: LCCOMB_X7_Y12_N18
\ADC_Manager1|LessThan6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan6~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan6~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~11_cout\,
	cout => \ADC_Manager1|LessThan6~13_cout\);

-- Location: LCCOMB_X7_Y12_N20
\ADC_Manager1|LessThan6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan6~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan6~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~13_cout\,
	cout => \ADC_Manager1|LessThan6~15_cout\);

-- Location: LCCOMB_X7_Y12_N22
\ADC_Manager1|LessThan6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan6~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~15_cout\,
	cout => \ADC_Manager1|LessThan6~17_cout\);

-- Location: LCCOMB_X7_Y12_N24
\ADC_Manager1|LessThan6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~19_cout\ = CARRY((\ADC_Manager1|c_00_value\(9) & ((!\ADC_Manager1|LessThan6~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_00_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan6~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~17_cout\,
	cout => \ADC_Manager1|LessThan6~19_cout\);

-- Location: LCCOMB_X7_Y12_N26
\ADC_Manager1|LessThan6~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & ((!\ADC_Manager1|LessThan6~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_10_value\(10) & (!\ADC_Manager1|c_00_value\(10) & !\ADC_Manager1|LessThan6~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan6~19_cout\,
	cout => \ADC_Manager1|LessThan6~21_cout\);

-- Location: LCCOMB_X7_Y12_N28
\ADC_Manager1|LessThan6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan6~22_combout\ = (\ADC_Manager1|c_10_value\(11) & ((\ADC_Manager1|LessThan6~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_10_value\(11) & (\ADC_Manager1|LessThan6~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan6~21_cout\,
	combout => \ADC_Manager1|LessThan6~22_combout\);

-- Location: LCCOMB_X8_Y12_N2
\ADC_Manager1|LessThan13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~1_cout\ = CARRY((!\ADC_Manager1|c_10_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan13~1_cout\);

-- Location: LCCOMB_X8_Y12_N4
\ADC_Manager1|LessThan13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan13~1_cout\)) # (!\ADC_Manager1|c_11_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan13~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~1_cout\,
	cout => \ADC_Manager1|LessThan13~3_cout\);

-- Location: LCCOMB_X8_Y12_N6
\ADC_Manager1|LessThan13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan13~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan13~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~3_cout\,
	cout => \ADC_Manager1|LessThan13~5_cout\);

-- Location: LCCOMB_X8_Y12_N8
\ADC_Manager1|LessThan13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan13~5_cout\) # (!\ADC_Manager1|c_11_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_11_value\(3) & !\ADC_Manager1|LessThan13~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_11_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~5_cout\,
	cout => \ADC_Manager1|LessThan13~7_cout\);

-- Location: LCCOMB_X8_Y12_N10
\ADC_Manager1|LessThan13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & (\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan13~7_cout\)) # (!\ADC_Manager1|c_10_value\(4) & ((\ADC_Manager1|c_11_value\(4)) # (!\ADC_Manager1|LessThan13~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~7_cout\,
	cout => \ADC_Manager1|LessThan13~9_cout\);

-- Location: LCCOMB_X8_Y12_N12
\ADC_Manager1|LessThan13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~11_cout\ = CARRY((\ADC_Manager1|c_10_value\(5) & ((!\ADC_Manager1|LessThan13~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_10_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan13~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~9_cout\,
	cout => \ADC_Manager1|LessThan13~11_cout\);

-- Location: LCCOMB_X8_Y12_N14
\ADC_Manager1|LessThan13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan13~11_cout\)) # (!\ADC_Manager1|c_10_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan13~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~11_cout\,
	cout => \ADC_Manager1|LessThan13~13_cout\);

-- Location: LCCOMB_X8_Y12_N16
\ADC_Manager1|LessThan13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & ((!\ADC_Manager1|LessThan13~13_cout\) # (!\ADC_Manager1|c_11_value\(7)))) # (!\ADC_Manager1|c_10_value\(7) & (!\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan13~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~13_cout\,
	cout => \ADC_Manager1|LessThan13~15_cout\);

-- Location: LCCOMB_X8_Y12_N18
\ADC_Manager1|LessThan13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~17_cout\ = CARRY((\ADC_Manager1|c_10_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan13~15_cout\)) # (!\ADC_Manager1|c_10_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan13~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~15_cout\,
	cout => \ADC_Manager1|LessThan13~17_cout\);

-- Location: LCCOMB_X8_Y12_N20
\ADC_Manager1|LessThan13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan13~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_10_value\(9)) # (!\ADC_Manager1|LessThan13~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~17_cout\,
	cout => \ADC_Manager1|LessThan13~19_cout\);

-- Location: LCCOMB_X8_Y12_N22
\ADC_Manager1|LessThan13~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~21_cout\ = CARRY((\ADC_Manager1|c_10_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan13~19_cout\)) # (!\ADC_Manager1|c_10_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan13~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan13~19_cout\,
	cout => \ADC_Manager1|LessThan13~21_cout\);

-- Location: LCCOMB_X8_Y12_N24
\ADC_Manager1|LessThan13~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan13~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan13~21_cout\) # (!\ADC_Manager1|c_10_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan13~21_cout\ & !\ADC_Manager1|c_10_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan13~21_cout\,
	combout => \ADC_Manager1|LessThan13~22_combout\);

-- Location: LCCOMB_X8_Y10_N6
\ADC_Manager1|LessThan14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~1_cout\ = CARRY((!\ADC_Manager1|c_01_value\(0) & \ADC_Manager1|c_11_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_11_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan14~1_cout\);

-- Location: LCCOMB_X8_Y10_N8
\ADC_Manager1|LessThan14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan14~1_cout\) # (!\ADC_Manager1|c_11_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan14~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~1_cout\,
	cout => \ADC_Manager1|LessThan14~3_cout\);

-- Location: LCCOMB_X8_Y10_N10
\ADC_Manager1|LessThan14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~5_cout\ = CARRY((\ADC_Manager1|c_11_value\(2) & ((!\ADC_Manager1|LessThan14~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_11_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan14~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~3_cout\,
	cout => \ADC_Manager1|LessThan14~5_cout\);

-- Location: LCCOMB_X8_Y10_N12
\ADC_Manager1|LessThan14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan14~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_01_value\(3)) # (!\ADC_Manager1|LessThan14~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~5_cout\,
	cout => \ADC_Manager1|LessThan14~7_cout\);

-- Location: LCCOMB_X8_Y10_N14
\ADC_Manager1|LessThan14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan14~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan14~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~7_cout\,
	cout => \ADC_Manager1|LessThan14~9_cout\);

-- Location: LCCOMB_X8_Y10_N16
\ADC_Manager1|LessThan14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan14~9_cout\) # (!\ADC_Manager1|c_11_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_11_value\(5) & !\ADC_Manager1|LessThan14~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_11_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~9_cout\,
	cout => \ADC_Manager1|LessThan14~11_cout\);

-- Location: LCCOMB_X8_Y10_N18
\ADC_Manager1|LessThan14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan14~11_cout\)) # (!\ADC_Manager1|c_01_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan14~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~11_cout\,
	cout => \ADC_Manager1|LessThan14~13_cout\);

-- Location: LCCOMB_X8_Y10_N20
\ADC_Manager1|LessThan14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan14~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan14~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~13_cout\,
	cout => \ADC_Manager1|LessThan14~15_cout\);

-- Location: LCCOMB_X8_Y10_N22
\ADC_Manager1|LessThan14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan14~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_11_value\(8)) # (!\ADC_Manager1|LessThan14~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~15_cout\,
	cout => \ADC_Manager1|LessThan14~17_cout\);

-- Location: LCCOMB_X8_Y10_N24
\ADC_Manager1|LessThan14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan14~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan14~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~17_cout\,
	cout => \ADC_Manager1|LessThan14~19_cout\);

-- Location: LCCOMB_X8_Y10_N26
\ADC_Manager1|LessThan14~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan14~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_11_value\(10)) # (!\ADC_Manager1|LessThan14~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan14~19_cout\,
	cout => \ADC_Manager1|LessThan14~21_cout\);

-- Location: LCCOMB_X8_Y10_N28
\ADC_Manager1|LessThan14~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan14~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan14~21_cout\ & \ADC_Manager1|c_11_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan14~21_cout\) # (\ADC_Manager1|c_11_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan14~21_cout\,
	combout => \ADC_Manager1|LessThan14~22_combout\);

-- Location: LCCOMB_X7_Y13_N6
\ADC_Manager1|LessThan15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~1_cout\ = CARRY((\ADC_Manager1|c_11_value\(0) & !\ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan15~1_cout\);

-- Location: LCCOMB_X7_Y13_N8
\ADC_Manager1|LessThan15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~3_cout\ = CARRY((\ADC_Manager1|c_11_value\(1) & (\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan15~1_cout\)) # (!\ADC_Manager1|c_11_value\(1) & ((\ADC_Manager1|c_00_value\(1)) # (!\ADC_Manager1|LessThan15~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~1_cout\,
	cout => \ADC_Manager1|LessThan15~3_cout\);

-- Location: LCCOMB_X7_Y13_N10
\ADC_Manager1|LessThan15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan15~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_11_value\(2)) # (!\ADC_Manager1|LessThan15~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~3_cout\,
	cout => \ADC_Manager1|LessThan15~5_cout\);

-- Location: LCCOMB_X7_Y13_N12
\ADC_Manager1|LessThan15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan15~5_cout\)) # (!\ADC_Manager1|c_11_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan15~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~5_cout\,
	cout => \ADC_Manager1|LessThan15~7_cout\);

-- Location: LCCOMB_X7_Y13_N14
\ADC_Manager1|LessThan15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & ((!\ADC_Manager1|LessThan15~7_cout\) # (!\ADC_Manager1|c_00_value\(4)))) # (!\ADC_Manager1|c_11_value\(4) & (!\ADC_Manager1|c_00_value\(4) & !\ADC_Manager1|LessThan15~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_00_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~7_cout\,
	cout => \ADC_Manager1|LessThan15~9_cout\);

-- Location: LCCOMB_X7_Y13_N16
\ADC_Manager1|LessThan15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan15~9_cout\)) # (!\ADC_Manager1|c_11_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan15~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~9_cout\,
	cout => \ADC_Manager1|LessThan15~11_cout\);

-- Location: LCCOMB_X7_Y13_N18
\ADC_Manager1|LessThan15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~13_cout\ = CARRY((\ADC_Manager1|c_00_value\(6) & (\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan15~11_cout\)) # (!\ADC_Manager1|c_00_value\(6) & ((\ADC_Manager1|c_11_value\(6)) # (!\ADC_Manager1|LessThan15~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~11_cout\,
	cout => \ADC_Manager1|LessThan15~13_cout\);

-- Location: LCCOMB_X7_Y13_N20
\ADC_Manager1|LessThan15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & (\ADC_Manager1|c_00_value\(7) & !\ADC_Manager1|LessThan15~13_cout\)) # (!\ADC_Manager1|c_11_value\(7) & ((\ADC_Manager1|c_00_value\(7)) # (!\ADC_Manager1|LessThan15~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_00_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~13_cout\,
	cout => \ADC_Manager1|LessThan15~15_cout\);

-- Location: LCCOMB_X7_Y13_N22
\ADC_Manager1|LessThan15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & ((!\ADC_Manager1|LessThan15~15_cout\) # (!\ADC_Manager1|c_00_value\(8)))) # (!\ADC_Manager1|c_11_value\(8) & (!\ADC_Manager1|c_00_value\(8) & !\ADC_Manager1|LessThan15~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_00_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~15_cout\,
	cout => \ADC_Manager1|LessThan15~17_cout\);

-- Location: LCCOMB_X7_Y13_N24
\ADC_Manager1|LessThan15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan15~17_cout\)) # (!\ADC_Manager1|c_11_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan15~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~17_cout\,
	cout => \ADC_Manager1|LessThan15~19_cout\);

-- Location: LCCOMB_X7_Y13_N26
\ADC_Manager1|LessThan15~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & ((!\ADC_Manager1|LessThan15~19_cout\) # (!\ADC_Manager1|c_00_value\(10)))) # (!\ADC_Manager1|c_11_value\(10) & (!\ADC_Manager1|c_00_value\(10) & 
-- !\ADC_Manager1|LessThan15~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_00_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan15~19_cout\,
	cout => \ADC_Manager1|LessThan15~21_cout\);

-- Location: LCCOMB_X7_Y13_N28
\ADC_Manager1|LessThan15~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan15~22_combout\ = (\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan15~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan15~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan15~21_cout\,
	combout => \ADC_Manager1|LessThan15~22_combout\);

-- Location: LCCOMB_X1_Y4_N10
\clock_divider1|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~10_combout\ = (\clock_divider1|counter\(5) & (!\clock_divider1|Add1~9\)) # (!\clock_divider1|counter\(5) & ((\clock_divider1|Add1~9\) # (GND)))
-- \clock_divider1|Add1~11\ = CARRY((!\clock_divider1|Add1~9\) # (!\clock_divider1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datad => VCC,
	cin => \clock_divider1|Add1~9\,
	combout => \clock_divider1|Add1~10_combout\,
	cout => \clock_divider1|Add1~11\);

-- Location: LCCOMB_X1_Y4_N24
\clock_divider1|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~24_combout\ = (\clock_divider1|counter\(12) & (\clock_divider1|Add1~23\ $ (GND))) # (!\clock_divider1|counter\(12) & (!\clock_divider1|Add1~23\ & VCC))
-- \clock_divider1|Add1~25\ = CARRY((\clock_divider1|counter\(12) & !\clock_divider1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datad => VCC,
	cin => \clock_divider1|Add1~23\,
	combout => \clock_divider1|Add1~24_combout\,
	cout => \clock_divider1|Add1~25\);

-- Location: M4K_X11_Y2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 8,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 8,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock1",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	clk1 => \CLK~clkctrl_outclk\,
	ena0 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	portadatain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTADATAIN_bus\,
	portaaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X8_Y5_N1
\corr_long|output_56[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[10]~60_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(10));

-- Location: LCFF_X8_Y6_N31
\corr_long|output_56[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[9]~58_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(9));

-- Location: LCFF_X8_Y6_N29
\corr_long|output_56[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[8]~56_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(8));

-- Location: LCFF_X8_Y6_N27
\corr_long|output_56[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[7]~54_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(7));

-- Location: LCFF_X8_Y6_N25
\corr_long|output_56[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[6]~52_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(6));

-- Location: LCFF_X8_Y6_N23
\corr_long|output_56[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[5]~50_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(5));

-- Location: LCFF_X8_Y6_N17
\corr_long|output_56[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[2]~44_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(2));

-- Location: LCFF_X8_Y6_N15
\corr_long|output_56[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[1]~42_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(1));

-- Location: LCCOMB_X8_Y9_N14
\corr_long|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~2_combout\ = (\corr_long|output_56\(1) & ((\corr_long|gate5|output[1]~21_combout\ & (\corr_long|Add0~1\ & VCC)) # (!\corr_long|gate5|output[1]~21_combout\ & (!\corr_long|Add0~1\)))) # (!\corr_long|output_56\(1) & 
-- ((\corr_long|gate5|output[1]~21_combout\ & (!\corr_long|Add0~1\)) # (!\corr_long|gate5|output[1]~21_combout\ & ((\corr_long|Add0~1\) # (GND)))))
-- \corr_long|Add0~3\ = CARRY((\corr_long|output_56\(1) & (!\corr_long|gate5|output[1]~21_combout\ & !\corr_long|Add0~1\)) # (!\corr_long|output_56\(1) & ((!\corr_long|Add0~1\) # (!\corr_long|gate5|output[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(1),
	datab => \corr_long|gate5|output[1]~21_combout\,
	datad => VCC,
	cin => \corr_long|Add0~1\,
	combout => \corr_long|Add0~2_combout\,
	cout => \corr_long|Add0~3\);

-- Location: LCCOMB_X8_Y9_N16
\corr_long|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~4_combout\ = ((\corr_long|output_56\(2) $ (\corr_long|gate5|output[2]~23_combout\ $ (!\corr_long|Add0~3\)))) # (GND)
-- \corr_long|Add0~5\ = CARRY((\corr_long|output_56\(2) & ((\corr_long|gate5|output[2]~23_combout\) # (!\corr_long|Add0~3\))) # (!\corr_long|output_56\(2) & (\corr_long|gate5|output[2]~23_combout\ & !\corr_long|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(2),
	datab => \corr_long|gate5|output[2]~23_combout\,
	datad => VCC,
	cin => \corr_long|Add0~3\,
	combout => \corr_long|Add0~4_combout\,
	cout => \corr_long|Add0~5\);

-- Location: LCCOMB_X8_Y9_N18
\corr_long|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~6_combout\ = (\corr_long|gate5|output[3]~25_combout\ & ((\corr_long|output_56\(3) & (\corr_long|Add0~5\ & VCC)) # (!\corr_long|output_56\(3) & (!\corr_long|Add0~5\)))) # (!\corr_long|gate5|output[3]~25_combout\ & ((\corr_long|output_56\(3) 
-- & (!\corr_long|Add0~5\)) # (!\corr_long|output_56\(3) & ((\corr_long|Add0~5\) # (GND)))))
-- \corr_long|Add0~7\ = CARRY((\corr_long|gate5|output[3]~25_combout\ & (!\corr_long|output_56\(3) & !\corr_long|Add0~5\)) # (!\corr_long|gate5|output[3]~25_combout\ & ((!\corr_long|Add0~5\) # (!\corr_long|output_56\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]~25_combout\,
	datab => \corr_long|output_56\(3),
	datad => VCC,
	cin => \corr_long|Add0~5\,
	combout => \corr_long|Add0~6_combout\,
	cout => \corr_long|Add0~7\);

-- Location: LCCOMB_X8_Y9_N20
\corr_long|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~8_combout\ = ((\corr_long|gate5|output[4]~27_combout\ $ (\corr_long|output_56\(4) $ (!\corr_long|Add0~7\)))) # (GND)
-- \corr_long|Add0~9\ = CARRY((\corr_long|gate5|output[4]~27_combout\ & ((\corr_long|output_56\(4)) # (!\corr_long|Add0~7\))) # (!\corr_long|gate5|output[4]~27_combout\ & (\corr_long|output_56\(4) & !\corr_long|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]~27_combout\,
	datab => \corr_long|output_56\(4),
	datad => VCC,
	cin => \corr_long|Add0~7\,
	combout => \corr_long|Add0~8_combout\,
	cout => \corr_long|Add0~9\);

-- Location: LCCOMB_X8_Y9_N22
\corr_long|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~10_combout\ = (\corr_long|output_56\(5) & ((\corr_long|gate5|output[5]~29_combout\ & (\corr_long|Add0~9\ & VCC)) # (!\corr_long|gate5|output[5]~29_combout\ & (!\corr_long|Add0~9\)))) # (!\corr_long|output_56\(5) & 
-- ((\corr_long|gate5|output[5]~29_combout\ & (!\corr_long|Add0~9\)) # (!\corr_long|gate5|output[5]~29_combout\ & ((\corr_long|Add0~9\) # (GND)))))
-- \corr_long|Add0~11\ = CARRY((\corr_long|output_56\(5) & (!\corr_long|gate5|output[5]~29_combout\ & !\corr_long|Add0~9\)) # (!\corr_long|output_56\(5) & ((!\corr_long|Add0~9\) # (!\corr_long|gate5|output[5]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(5),
	datab => \corr_long|gate5|output[5]~29_combout\,
	datad => VCC,
	cin => \corr_long|Add0~9\,
	combout => \corr_long|Add0~10_combout\,
	cout => \corr_long|Add0~11\);

-- Location: LCCOMB_X8_Y9_N28
\corr_long|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~16_combout\ = ((\corr_long|output_56\(8) $ (\corr_long|gate5|output[8]~35_combout\ $ (!\corr_long|Add0~15\)))) # (GND)
-- \corr_long|Add0~17\ = CARRY((\corr_long|output_56\(8) & ((\corr_long|gate5|output[8]~35_combout\) # (!\corr_long|Add0~15\))) # (!\corr_long|output_56\(8) & (\corr_long|gate5|output[8]~35_combout\ & !\corr_long|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(8),
	datab => \corr_long|gate5|output[8]~35_combout\,
	datad => VCC,
	cin => \corr_long|Add0~15\,
	combout => \corr_long|Add0~16_combout\,
	cout => \corr_long|Add0~17\);

-- Location: LCCOMB_X8_Y9_N30
\corr_long|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~18_combout\ = (\corr_long|output_56\(9) & ((\corr_long|gate5|output[9]~37_combout\ & (\corr_long|Add0~17\ & VCC)) # (!\corr_long|gate5|output[9]~37_combout\ & (!\corr_long|Add0~17\)))) # (!\corr_long|output_56\(9) & 
-- ((\corr_long|gate5|output[9]~37_combout\ & (!\corr_long|Add0~17\)) # (!\corr_long|gate5|output[9]~37_combout\ & ((\corr_long|Add0~17\) # (GND)))))
-- \corr_long|Add0~19\ = CARRY((\corr_long|output_56\(9) & (!\corr_long|gate5|output[9]~37_combout\ & !\corr_long|Add0~17\)) # (!\corr_long|output_56\(9) & ((!\corr_long|Add0~17\) # (!\corr_long|gate5|output[9]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(9),
	datab => \corr_long|gate5|output[9]~37_combout\,
	datad => VCC,
	cin => \corr_long|Add0~17\,
	combout => \corr_long|Add0~18_combout\,
	cout => \corr_long|Add0~19\);

-- Location: LCCOMB_X8_Y8_N0
\corr_long|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~20_combout\ = ((\corr_long|output_56\(10) $ (\corr_long|gate5|output[10]~39_combout\ $ (!\corr_long|Add0~19\)))) # (GND)
-- \corr_long|Add0~21\ = CARRY((\corr_long|output_56\(10) & ((\corr_long|gate5|output[10]~39_combout\) # (!\corr_long|Add0~19\))) # (!\corr_long|output_56\(10) & (\corr_long|gate5|output[10]~39_combout\ & !\corr_long|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(10),
	datab => \corr_long|gate5|output[10]~39_combout\,
	datad => VCC,
	cin => \corr_long|Add0~19\,
	combout => \corr_long|Add0~20_combout\,
	cout => \corr_long|Add0~21\);

-- Location: LCFF_X26_Y7_N7
\ADC_Manager1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[3]~38_combout\,
	sdata => \ADC_Manager1|Selector83~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(3));

-- Location: LCFF_X26_Y7_N13
\ADC_Manager1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[6]~44_combout\,
	sdata => \ADC_Manager1|Selector80~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(6));

-- Location: LCFF_X26_Y7_N25
\ADC_Manager1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[12]~56_combout\,
	sdata => \ADC_Manager1|Selector74~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(12));

-- Location: LCFF_X26_Y6_N11
\ADC_Manager1|counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[21]~74_combout\,
	sdata => \ADC_Manager1|Selector65~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(21));

-- Location: LCFF_X26_Y6_N13
\ADC_Manager1|counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[22]~76_combout\,
	sdata => \ADC_Manager1|Selector64~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(22));

-- Location: LCFF_X26_Y6_N31
\ADC_Manager1|counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[31]~94_combout\,
	sdata => \ADC_Manager1|Selector55~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(31));

-- Location: LCCOMB_X6_Y6_N10
\ADC_Manager1|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~10_combout\ = (\ADC_Manager1|bit_counter\(5) & (!\ADC_Manager1|Add3~9\)) # (!\ADC_Manager1|bit_counter\(5) & ((\ADC_Manager1|Add3~9\) # (GND)))
-- \ADC_Manager1|Add3~11\ = CARRY((!\ADC_Manager1|Add3~9\) # (!\ADC_Manager1|bit_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|Add3~9\,
	combout => \ADC_Manager1|Add3~10_combout\,
	cout => \ADC_Manager1|Add3~11\);

-- Location: LCCOMB_X6_Y6_N28
\ADC_Manager1|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~28_combout\ = (\ADC_Manager1|bit_counter\(14) & (\ADC_Manager1|Add3~27\ $ (GND))) # (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|Add3~27\ & VCC))
-- \ADC_Manager1|Add3~29\ = CARRY((\ADC_Manager1|bit_counter\(14) & !\ADC_Manager1|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|Add3~27\,
	combout => \ADC_Manager1|Add3~28_combout\,
	cout => \ADC_Manager1|Add3~29\);

-- Location: LCCOMB_X6_Y5_N2
\ADC_Manager1|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~34_combout\ = (\ADC_Manager1|bit_counter\(17) & (!\ADC_Manager1|Add3~33\)) # (!\ADC_Manager1|bit_counter\(17) & ((\ADC_Manager1|Add3~33\) # (GND)))
-- \ADC_Manager1|Add3~35\ = CARRY((!\ADC_Manager1|Add3~33\) # (!\ADC_Manager1|bit_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|Add3~33\,
	combout => \ADC_Manager1|Add3~34_combout\,
	cout => \ADC_Manager1|Add3~35\);

-- Location: LCCOMB_X6_Y5_N8
\ADC_Manager1|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~40_combout\ = (\ADC_Manager1|bit_counter\(20) & (\ADC_Manager1|Add3~39\ $ (GND))) # (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|Add3~39\ & VCC))
-- \ADC_Manager1|Add3~41\ = CARRY((\ADC_Manager1|bit_counter\(20) & !\ADC_Manager1|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|Add3~39\,
	combout => \ADC_Manager1|Add3~40_combout\,
	cout => \ADC_Manager1|Add3~41\);

-- Location: LCCOMB_X6_Y5_N12
\ADC_Manager1|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~44_combout\ = (\ADC_Manager1|bit_counter\(22) & (\ADC_Manager1|Add3~43\ $ (GND))) # (!\ADC_Manager1|bit_counter\(22) & (!\ADC_Manager1|Add3~43\ & VCC))
-- \ADC_Manager1|Add3~45\ = CARRY((\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|Add3~43\,
	combout => \ADC_Manager1|Add3~44_combout\,
	cout => \ADC_Manager1|Add3~45\);

-- Location: LCCOMB_X6_Y5_N14
\ADC_Manager1|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~46_combout\ = (\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|Add3~45\)) # (!\ADC_Manager1|bit_counter\(23) & ((\ADC_Manager1|Add3~45\) # (GND)))
-- \ADC_Manager1|Add3~47\ = CARRY((!\ADC_Manager1|Add3~45\) # (!\ADC_Manager1|bit_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|Add3~45\,
	combout => \ADC_Manager1|Add3~46_combout\,
	cout => \ADC_Manager1|Add3~47\);

-- Location: LCCOMB_X6_Y5_N16
\ADC_Manager1|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~48_combout\ = (\ADC_Manager1|bit_counter\(24) & (\ADC_Manager1|Add3~47\ $ (GND))) # (!\ADC_Manager1|bit_counter\(24) & (!\ADC_Manager1|Add3~47\ & VCC))
-- \ADC_Manager1|Add3~49\ = CARRY((\ADC_Manager1|bit_counter\(24) & !\ADC_Manager1|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|Add3~47\,
	combout => \ADC_Manager1|Add3~48_combout\,
	cout => \ADC_Manager1|Add3~49\);

-- Location: LCCOMB_X6_Y5_N24
\ADC_Manager1|Add3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~56_combout\ = (\ADC_Manager1|bit_counter\(28) & (\ADC_Manager1|Add3~55\ $ (GND))) # (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|Add3~55\ & VCC))
-- \ADC_Manager1|Add3~57\ = CARRY((\ADC_Manager1|bit_counter\(28) & !\ADC_Manager1|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|Add3~55\,
	combout => \ADC_Manager1|Add3~56_combout\,
	cout => \ADC_Manager1|Add3~57\);

-- Location: LCCOMB_X8_Y6_N14
\corr_long|output_56[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[1]~42_combout\ = (\corr_long|gate6|output[1]~21_combout\ & ((\corr_long|gate5|output[1]~21_combout\ & (\corr_long|output_56[0]~41\ & VCC)) # (!\corr_long|gate5|output[1]~21_combout\ & (!\corr_long|output_56[0]~41\)))) # 
-- (!\corr_long|gate6|output[1]~21_combout\ & ((\corr_long|gate5|output[1]~21_combout\ & (!\corr_long|output_56[0]~41\)) # (!\corr_long|gate5|output[1]~21_combout\ & ((\corr_long|output_56[0]~41\) # (GND)))))
-- \corr_long|output_56[1]~43\ = CARRY((\corr_long|gate6|output[1]~21_combout\ & (!\corr_long|gate5|output[1]~21_combout\ & !\corr_long|output_56[0]~41\)) # (!\corr_long|gate6|output[1]~21_combout\ & ((!\corr_long|output_56[0]~41\) # 
-- (!\corr_long|gate5|output[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]~21_combout\,
	datab => \corr_long|gate5|output[1]~21_combout\,
	datad => VCC,
	cin => \corr_long|output_56[0]~41\,
	combout => \corr_long|output_56[1]~42_combout\,
	cout => \corr_long|output_56[1]~43\);

-- Location: LCCOMB_X8_Y6_N16
\corr_long|output_56[2]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[2]~44_combout\ = ((\corr_long|gate6|output[2]~23_combout\ $ (\corr_long|gate5|output[2]~23_combout\ $ (!\corr_long|output_56[1]~43\)))) # (GND)
-- \corr_long|output_56[2]~45\ = CARRY((\corr_long|gate6|output[2]~23_combout\ & ((\corr_long|gate5|output[2]~23_combout\) # (!\corr_long|output_56[1]~43\))) # (!\corr_long|gate6|output[2]~23_combout\ & (\corr_long|gate5|output[2]~23_combout\ & 
-- !\corr_long|output_56[1]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]~23_combout\,
	datab => \corr_long|gate5|output[2]~23_combout\,
	datad => VCC,
	cin => \corr_long|output_56[1]~43\,
	combout => \corr_long|output_56[2]~44_combout\,
	cout => \corr_long|output_56[2]~45\);

-- Location: LCCOMB_X8_Y6_N22
\corr_long|output_56[5]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[5]~50_combout\ = (\corr_long|gate5|output[5]~29_combout\ & ((\corr_long|gate6|output[5]~29_combout\ & (\corr_long|output_56[4]~49\ & VCC)) # (!\corr_long|gate6|output[5]~29_combout\ & (!\corr_long|output_56[4]~49\)))) # 
-- (!\corr_long|gate5|output[5]~29_combout\ & ((\corr_long|gate6|output[5]~29_combout\ & (!\corr_long|output_56[4]~49\)) # (!\corr_long|gate6|output[5]~29_combout\ & ((\corr_long|output_56[4]~49\) # (GND)))))
-- \corr_long|output_56[5]~51\ = CARRY((\corr_long|gate5|output[5]~29_combout\ & (!\corr_long|gate6|output[5]~29_combout\ & !\corr_long|output_56[4]~49\)) # (!\corr_long|gate5|output[5]~29_combout\ & ((!\corr_long|output_56[4]~49\) # 
-- (!\corr_long|gate6|output[5]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]~29_combout\,
	datab => \corr_long|gate6|output[5]~29_combout\,
	datad => VCC,
	cin => \corr_long|output_56[4]~49\,
	combout => \corr_long|output_56[5]~50_combout\,
	cout => \corr_long|output_56[5]~51\);

-- Location: LCCOMB_X8_Y6_N24
\corr_long|output_56[6]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[6]~52_combout\ = ((\corr_long|gate6|output[6]~31_combout\ $ (\corr_long|gate5|output[6]~31_combout\ $ (!\corr_long|output_56[5]~51\)))) # (GND)
-- \corr_long|output_56[6]~53\ = CARRY((\corr_long|gate6|output[6]~31_combout\ & ((\corr_long|gate5|output[6]~31_combout\) # (!\corr_long|output_56[5]~51\))) # (!\corr_long|gate6|output[6]~31_combout\ & (\corr_long|gate5|output[6]~31_combout\ & 
-- !\corr_long|output_56[5]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]~31_combout\,
	datab => \corr_long|gate5|output[6]~31_combout\,
	datad => VCC,
	cin => \corr_long|output_56[5]~51\,
	combout => \corr_long|output_56[6]~52_combout\,
	cout => \corr_long|output_56[6]~53\);

-- Location: LCCOMB_X8_Y6_N26
\corr_long|output_56[7]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[7]~54_combout\ = (\corr_long|gate5|output[7]~33_combout\ & ((\corr_long|gate6|output[7]~33_combout\ & (\corr_long|output_56[6]~53\ & VCC)) # (!\corr_long|gate6|output[7]~33_combout\ & (!\corr_long|output_56[6]~53\)))) # 
-- (!\corr_long|gate5|output[7]~33_combout\ & ((\corr_long|gate6|output[7]~33_combout\ & (!\corr_long|output_56[6]~53\)) # (!\corr_long|gate6|output[7]~33_combout\ & ((\corr_long|output_56[6]~53\) # (GND)))))
-- \corr_long|output_56[7]~55\ = CARRY((\corr_long|gate5|output[7]~33_combout\ & (!\corr_long|gate6|output[7]~33_combout\ & !\corr_long|output_56[6]~53\)) # (!\corr_long|gate5|output[7]~33_combout\ & ((!\corr_long|output_56[6]~53\) # 
-- (!\corr_long|gate6|output[7]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]~33_combout\,
	datab => \corr_long|gate6|output[7]~33_combout\,
	datad => VCC,
	cin => \corr_long|output_56[6]~53\,
	combout => \corr_long|output_56[7]~54_combout\,
	cout => \corr_long|output_56[7]~55\);

-- Location: LCCOMB_X8_Y6_N28
\corr_long|output_56[8]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[8]~56_combout\ = ((\corr_long|gate5|output[8]~35_combout\ $ (\corr_long|gate6|output[8]~35_combout\ $ (!\corr_long|output_56[7]~55\)))) # (GND)
-- \corr_long|output_56[8]~57\ = CARRY((\corr_long|gate5|output[8]~35_combout\ & ((\corr_long|gate6|output[8]~35_combout\) # (!\corr_long|output_56[7]~55\))) # (!\corr_long|gate5|output[8]~35_combout\ & (\corr_long|gate6|output[8]~35_combout\ & 
-- !\corr_long|output_56[7]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]~35_combout\,
	datab => \corr_long|gate6|output[8]~35_combout\,
	datad => VCC,
	cin => \corr_long|output_56[7]~55\,
	combout => \corr_long|output_56[8]~56_combout\,
	cout => \corr_long|output_56[8]~57\);

-- Location: LCCOMB_X8_Y6_N30
\corr_long|output_56[9]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[9]~58_combout\ = (\corr_long|gate5|output[9]~37_combout\ & ((\corr_long|gate6|output[9]~37_combout\ & (\corr_long|output_56[8]~57\ & VCC)) # (!\corr_long|gate6|output[9]~37_combout\ & (!\corr_long|output_56[8]~57\)))) # 
-- (!\corr_long|gate5|output[9]~37_combout\ & ((\corr_long|gate6|output[9]~37_combout\ & (!\corr_long|output_56[8]~57\)) # (!\corr_long|gate6|output[9]~37_combout\ & ((\corr_long|output_56[8]~57\) # (GND)))))
-- \corr_long|output_56[9]~59\ = CARRY((\corr_long|gate5|output[9]~37_combout\ & (!\corr_long|gate6|output[9]~37_combout\ & !\corr_long|output_56[8]~57\)) # (!\corr_long|gate5|output[9]~37_combout\ & ((!\corr_long|output_56[8]~57\) # 
-- (!\corr_long|gate6|output[9]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]~37_combout\,
	datab => \corr_long|gate6|output[9]~37_combout\,
	datad => VCC,
	cin => \corr_long|output_56[8]~57\,
	combout => \corr_long|output_56[9]~58_combout\,
	cout => \corr_long|output_56[9]~59\);

-- Location: LCCOMB_X8_Y5_N0
\corr_long|output_56[10]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[10]~60_combout\ = ((\corr_long|gate6|output[10]~39_combout\ $ (\corr_long|gate5|output[10]~39_combout\ $ (!\corr_long|output_56[9]~59\)))) # (GND)
-- \corr_long|output_56[10]~61\ = CARRY((\corr_long|gate6|output[10]~39_combout\ & ((\corr_long|gate5|output[10]~39_combout\) # (!\corr_long|output_56[9]~59\))) # (!\corr_long|gate6|output[10]~39_combout\ & (\corr_long|gate5|output[10]~39_combout\ & 
-- !\corr_long|output_56[9]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]~39_combout\,
	datab => \corr_long|gate5|output[10]~39_combout\,
	datad => VCC,
	cin => \corr_long|output_56[9]~59\,
	combout => \corr_long|output_56[10]~60_combout\,
	cout => \corr_long|output_56[10]~61\);

-- Location: DSPOUT_X16_Y13_N2
\corr_long|gate5|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y13_N3
\corr_long|gate5|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N18
\corr_long|gate5|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~2_combout\ = (\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ & (\corr_long|gate5|Add7~1\ & VCC)) # 
-- (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ & (!\corr_long|gate5|Add7~1\)))) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ & 
-- (!\corr_long|gate5|Add7~1\)) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ & ((\corr_long|gate5|Add7~1\) # (GND)))))
-- \corr_long|gate5|Add7~3\ = CARRY((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\ & (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\ & !\corr_long|gate5|Add7~1\)) # 
-- (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\ & ((!\corr_long|gate5|Add7~1\) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\,
	datab => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~1\,
	combout => \corr_long|gate5|Add7~2_combout\,
	cout => \corr_long|gate5|Add7~3\);

-- Location: LCCOMB_X17_Y13_N22
\corr_long|gate5|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~6_combout\ = (\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ & (\corr_long|gate5|Add7~5\ & VCC)) # 
-- (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ & (!\corr_long|gate5|Add7~5\)))) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ & 
-- (!\corr_long|gate5|Add7~5\)) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ & ((\corr_long|gate5|Add7~5\) # (GND)))))
-- \corr_long|gate5|Add7~7\ = CARRY((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\ & (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\ & !\corr_long|gate5|Add7~5\)) # 
-- (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\ & ((!\corr_long|gate5|Add7~5\) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\,
	datab => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~5\,
	combout => \corr_long|gate5|Add7~6_combout\,
	cout => \corr_long|gate5|Add7~7\);

-- Location: LCCOMB_X17_Y13_N24
\corr_long|gate5|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~8_combout\ = ((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\ $ (\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\ $ (!\corr_long|gate5|Add7~7\)))) # (GND)
-- \corr_long|gate5|Add7~9\ = CARRY((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\ & ((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\) # (!\corr_long|gate5|Add7~7\))) # 
-- (!\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\ & (\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\ & !\corr_long|gate5|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\,
	datab => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~7\,
	combout => \corr_long|gate5|Add7~8_combout\,
	cout => \corr_long|gate5|Add7~9\);

-- Location: LCCOMB_X17_Y13_N28
\corr_long|gate5|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~12_combout\ = ((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\ $ (\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\ $ (!\corr_long|gate5|Add7~11\)))) # (GND)
-- \corr_long|gate5|Add7~13\ = CARRY((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\ & ((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\) # (!\corr_long|gate5|Add7~11\))) # 
-- (!\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\ & (\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\ & !\corr_long|gate5|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\,
	datab => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~11\,
	combout => \corr_long|gate5|Add7~12_combout\,
	cout => \corr_long|gate5|Add7~13\);

-- Location: DSPOUT_X16_Y8_N3
\corr_long|gate5|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y8_N2
\corr_long|gate5|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y9_N16
\corr_long|gate5|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~0_combout\ = (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\ & (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\ & 
-- (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\ & VCC))
-- \corr_long|gate5|Add5~1\ = CARRY((\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\ & \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\,
	datab => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\,
	datad => VCC,
	combout => \corr_long|gate5|Add5~0_combout\,
	cout => \corr_long|gate5|Add5~1\);

-- Location: LCCOMB_X15_Y9_N20
\corr_long|gate5|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~4_combout\ = ((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\ $ (\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\ $ (!\corr_long|gate5|Add5~3\)))) # (GND)
-- \corr_long|gate5|Add5~5\ = CARRY((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\ & ((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\) # (!\corr_long|gate5|Add5~3\))) # 
-- (!\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\ & (\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\ & !\corr_long|gate5|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\,
	datab => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~3\,
	combout => \corr_long|gate5|Add5~4_combout\,
	cout => \corr_long|gate5|Add5~5\);

-- Location: LCCOMB_X15_Y9_N26
\corr_long|gate5|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~10_combout\ = (\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ & (\corr_long|gate5|Add5~9\ & VCC)) # 
-- (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ & (!\corr_long|gate5|Add5~9\)))) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ & 
-- (!\corr_long|gate5|Add5~9\)) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ & ((\corr_long|gate5|Add5~9\) # (GND)))))
-- \corr_long|gate5|Add5~11\ = CARRY((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\ & (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\ & !\corr_long|gate5|Add5~9\)) # 
-- (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\ & ((!\corr_long|gate5|Add5~9\) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\,
	datab => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~9\,
	combout => \corr_long|gate5|Add5~10_combout\,
	cout => \corr_long|gate5|Add5~11\);

-- Location: LCCOMB_X15_Y9_N30
\corr_long|gate5|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~14_combout\ = (\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ & (\corr_long|gate5|Add5~13\ & VCC)) # 
-- (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ & (!\corr_long|gate5|Add5~13\)))) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ & 
-- (!\corr_long|gate5|Add5~13\)) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ & ((\corr_long|gate5|Add5~13\) # (GND)))))
-- \corr_long|gate5|Add5~15\ = CARRY((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\ & (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\ & !\corr_long|gate5|Add5~13\)) # 
-- (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\ & ((!\corr_long|gate5|Add5~13\) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\,
	datab => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~13\,
	combout => \corr_long|gate5|Add5~14_combout\,
	cout => \corr_long|gate5|Add5~15\);

-- Location: LCCOMB_X15_Y8_N0
\corr_long|gate5|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~16_combout\ = ((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\ $ (\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\ $ (!\corr_long|gate5|Add5~15\)))) # (GND)
-- \corr_long|gate5|Add5~17\ = CARRY((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\ & ((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\) # (!\corr_long|gate5|Add5~15\))) # 
-- (!\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\ & (\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\ & !\corr_long|gate5|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\,
	datab => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~15\,
	combout => \corr_long|gate5|Add5~16_combout\,
	cout => \corr_long|gate5|Add5~17\);

-- Location: LCCOMB_X15_Y8_N2
\corr_long|gate5|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~18_combout\ = (\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ & (\corr_long|gate5|Add5~17\ & VCC)) # 
-- (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ & (!\corr_long|gate5|Add5~17\)))) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ & 
-- (!\corr_long|gate5|Add5~17\)) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ & ((\corr_long|gate5|Add5~17\) # (GND)))))
-- \corr_long|gate5|Add5~19\ = CARRY((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\ & (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\ & !\corr_long|gate5|Add5~17\)) # 
-- (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\ & ((!\corr_long|gate5|Add5~17\) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\,
	datab => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~17\,
	combout => \corr_long|gate5|Add5~18_combout\,
	cout => \corr_long|gate5|Add5~19\);

-- Location: LCCOMB_X15_Y8_N4
\corr_long|gate5|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~20_combout\ = ((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\ $ (\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\ $ (!\corr_long|gate5|Add5~19\)))) # (GND)
-- \corr_long|gate5|Add5~21\ = CARRY((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\ & ((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\) # (!\corr_long|gate5|Add5~19\))) # 
-- (!\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\ & (\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\ & !\corr_long|gate5|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\,
	datab => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~19\,
	combout => \corr_long|gate5|Add5~20_combout\,
	cout => \corr_long|gate5|Add5~21\);

-- Location: LCCOMB_X15_Y8_N6
\corr_long|gate5|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~22_combout\ = (\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ & (\corr_long|gate5|Add5~21\ & VCC)) # 
-- (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ & (!\corr_long|gate5|Add5~21\)))) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ & 
-- (!\corr_long|gate5|Add5~21\)) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ & ((\corr_long|gate5|Add5~21\) # (GND)))))
-- \corr_long|gate5|Add5~23\ = CARRY((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\ & (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\ & !\corr_long|gate5|Add5~21\)) # 
-- (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\ & ((!\corr_long|gate5|Add5~21\) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\,
	datab => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~21\,
	combout => \corr_long|gate5|Add5~22_combout\,
	cout => \corr_long|gate5|Add5~23\);

-- Location: LCCOMB_X14_Y9_N16
\corr_long|gate5|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~2_combout\ = (\corr_long|gate5|Add7~2_combout\ & ((\corr_long|gate5|Add5~2_combout\ & (\corr_long|gate5|Add6~1\ & VCC)) # (!\corr_long|gate5|Add5~2_combout\ & (!\corr_long|gate5|Add6~1\)))) # (!\corr_long|gate5|Add7~2_combout\ & 
-- ((\corr_long|gate5|Add5~2_combout\ & (!\corr_long|gate5|Add6~1\)) # (!\corr_long|gate5|Add5~2_combout\ & ((\corr_long|gate5|Add6~1\) # (GND)))))
-- \corr_long|gate5|Add6~3\ = CARRY((\corr_long|gate5|Add7~2_combout\ & (!\corr_long|gate5|Add5~2_combout\ & !\corr_long|gate5|Add6~1\)) # (!\corr_long|gate5|Add7~2_combout\ & ((!\corr_long|gate5|Add6~1\) # (!\corr_long|gate5|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~2_combout\,
	datab => \corr_long|gate5|Add5~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~1\,
	combout => \corr_long|gate5|Add6~2_combout\,
	cout => \corr_long|gate5|Add6~3\);

-- Location: LCCOMB_X14_Y9_N26
\corr_long|gate5|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~12_combout\ = ((\corr_long|gate5|Add7~12_combout\ $ (\corr_long|gate5|Add5~12_combout\ $ (!\corr_long|gate5|Add6~11\)))) # (GND)
-- \corr_long|gate5|Add6~13\ = CARRY((\corr_long|gate5|Add7~12_combout\ & ((\corr_long|gate5|Add5~12_combout\) # (!\corr_long|gate5|Add6~11\))) # (!\corr_long|gate5|Add7~12_combout\ & (\corr_long|gate5|Add5~12_combout\ & !\corr_long|gate5|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~12_combout\,
	datab => \corr_long|gate5|Add5~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~11\,
	combout => \corr_long|gate5|Add6~12_combout\,
	cout => \corr_long|gate5|Add6~13\);

-- Location: LCCOMB_X14_Y8_N2
\corr_long|gate5|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~20_combout\ = ((\corr_long|gate5|Add5~20_combout\ $ (\corr_long|gate5|Add7~20_combout\ $ (!\corr_long|gate5|Add6~19\)))) # (GND)
-- \corr_long|gate5|Add6~21\ = CARRY((\corr_long|gate5|Add5~20_combout\ & ((\corr_long|gate5|Add7~20_combout\) # (!\corr_long|gate5|Add6~19\))) # (!\corr_long|gate5|Add5~20_combout\ & (\corr_long|gate5|Add7~20_combout\ & !\corr_long|gate5|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~20_combout\,
	datab => \corr_long|gate5|Add7~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~19\,
	combout => \corr_long|gate5|Add6~20_combout\,
	cout => \corr_long|gate5|Add6~21\);

-- Location: LCCOMB_X14_Y8_N4
\corr_long|gate5|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~22_combout\ = (\corr_long|gate5|Add5~22_combout\ & ((\corr_long|gate5|Add7~22_combout\ & (\corr_long|gate5|Add6~21\ & VCC)) # (!\corr_long|gate5|Add7~22_combout\ & (!\corr_long|gate5|Add6~21\)))) # (!\corr_long|gate5|Add5~22_combout\ 
-- & ((\corr_long|gate5|Add7~22_combout\ & (!\corr_long|gate5|Add6~21\)) # (!\corr_long|gate5|Add7~22_combout\ & ((\corr_long|gate5|Add6~21\) # (GND)))))
-- \corr_long|gate5|Add6~23\ = CARRY((\corr_long|gate5|Add5~22_combout\ & (!\corr_long|gate5|Add7~22_combout\ & !\corr_long|gate5|Add6~21\)) # (!\corr_long|gate5|Add5~22_combout\ & ((!\corr_long|gate5|Add6~21\) # (!\corr_long|gate5|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~22_combout\,
	datab => \corr_long|gate5|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~21\,
	combout => \corr_long|gate5|Add6~22_combout\,
	cout => \corr_long|gate5|Add6~23\);

-- Location: DSPOUT_X16_Y9_N3
\corr_long|gate5|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y9_N2
\corr_long|gate5|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N16
\corr_long|gate5|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~0_combout\ = (\corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\ & (\corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\ & 
-- (\corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\ & VCC))
-- \corr_long|gate5|Add9~1\ = CARRY((\corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\ & \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\,
	datab => \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\,
	datad => VCC,
	combout => \corr_long|gate5|Add9~0_combout\,
	cout => \corr_long|gate5|Add9~1\);

-- Location: LCCOMB_X17_Y9_N20
\corr_long|gate5|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~4_combout\ = ((\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\ $ (\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\ $ (!\corr_long|gate5|Add9~3\)))) # (GND)
-- \corr_long|gate5|Add9~5\ = CARRY((\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\ & ((\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\) # (!\corr_long|gate5|Add9~3\))) # (!\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\ & 
-- (\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\ & !\corr_long|gate5|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\,
	datab => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~3\,
	combout => \corr_long|gate5|Add9~4_combout\,
	cout => \corr_long|gate5|Add9~5\);

-- Location: LCCOMB_X17_Y9_N22
\corr_long|gate5|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~6_combout\ = (\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ & (\corr_long|gate5|Add9~5\ & VCC)) # (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ & 
-- (!\corr_long|gate5|Add9~5\)))) # (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ & (!\corr_long|gate5|Add9~5\)) # (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ & 
-- ((\corr_long|gate5|Add9~5\) # (GND)))))
-- \corr_long|gate5|Add9~7\ = CARRY((\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\ & (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\ & !\corr_long|gate5|Add9~5\)) # (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\ & 
-- ((!\corr_long|gate5|Add9~5\) # (!\corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\,
	datab => \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~5\,
	combout => \corr_long|gate5|Add9~6_combout\,
	cout => \corr_long|gate5|Add9~7\);

-- Location: LCCOMB_X17_Y9_N24
\corr_long|gate5|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~8_combout\ = ((\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\ $ (\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\ $ (!\corr_long|gate5|Add9~7\)))) # (GND)
-- \corr_long|gate5|Add9~9\ = CARRY((\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\ & ((\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\) # (!\corr_long|gate5|Add9~7\))) # (!\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\ & 
-- (\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\ & !\corr_long|gate5|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\,
	datab => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~7\,
	combout => \corr_long|gate5|Add9~8_combout\,
	cout => \corr_long|gate5|Add9~9\);

-- Location: LCCOMB_X17_Y9_N26
\corr_long|gate5|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~10_combout\ = (\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ & (\corr_long|gate5|Add9~9\ & VCC)) # (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ & 
-- (!\corr_long|gate5|Add9~9\)))) # (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ & (!\corr_long|gate5|Add9~9\)) # (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ & 
-- ((\corr_long|gate5|Add9~9\) # (GND)))))
-- \corr_long|gate5|Add9~11\ = CARRY((\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\ & (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\ & !\corr_long|gate5|Add9~9\)) # (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\ & 
-- ((!\corr_long|gate5|Add9~9\) # (!\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\,
	datab => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~9\,
	combout => \corr_long|gate5|Add9~10_combout\,
	cout => \corr_long|gate5|Add9~11\);

-- Location: LCCOMB_X17_Y9_N30
\corr_long|gate5|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~14_combout\ = (\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ & (\corr_long|gate5|Add9~13\ & VCC)) # (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ & 
-- (!\corr_long|gate5|Add9~13\)))) # (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ & (!\corr_long|gate5|Add9~13\)) # (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ & 
-- ((\corr_long|gate5|Add9~13\) # (GND)))))
-- \corr_long|gate5|Add9~15\ = CARRY((\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\ & (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\ & !\corr_long|gate5|Add9~13\)) # (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\ & 
-- ((!\corr_long|gate5|Add9~13\) # (!\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\,
	datab => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~13\,
	combout => \corr_long|gate5|Add9~14_combout\,
	cout => \corr_long|gate5|Add9~15\);

-- Location: LCCOMB_X17_Y8_N0
\corr_long|gate5|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~16_combout\ = ((\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\ $ (\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\ $ (!\corr_long|gate5|Add9~15\)))) # (GND)
-- \corr_long|gate5|Add9~17\ = CARRY((\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\ & ((\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\) # (!\corr_long|gate5|Add9~15\))) # (!\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\ & 
-- (\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\ & !\corr_long|gate5|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\,
	datab => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~15\,
	combout => \corr_long|gate5|Add9~16_combout\,
	cout => \corr_long|gate5|Add9~17\);

-- Location: LCCOMB_X17_Y8_N2
\corr_long|gate5|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~18_combout\ = (\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ & (\corr_long|gate5|Add9~17\ & VCC)) # (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ & 
-- (!\corr_long|gate5|Add9~17\)))) # (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ & (!\corr_long|gate5|Add9~17\)) # (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ & 
-- ((\corr_long|gate5|Add9~17\) # (GND)))))
-- \corr_long|gate5|Add9~19\ = CARRY((\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\ & (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\ & !\corr_long|gate5|Add9~17\)) # (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\ & 
-- ((!\corr_long|gate5|Add9~17\) # (!\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\,
	datab => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~17\,
	combout => \corr_long|gate5|Add9~18_combout\,
	cout => \corr_long|gate5|Add9~19\);

-- Location: LCCOMB_X13_Y9_N14
\corr_long|gate5|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~0_combout\ = (\corr_long|gate5|Add9~0_combout\ & (\corr_long|gate5|Add6~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add9~0_combout\ & (\corr_long|gate5|Add6~0_combout\ & VCC))
-- \corr_long|gate5|Add8~1\ = CARRY((\corr_long|gate5|Add9~0_combout\ & \corr_long|gate5|Add6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~0_combout\,
	datab => \corr_long|gate5|Add6~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add8~0_combout\,
	cout => \corr_long|gate5|Add8~1\);

-- Location: LCCOMB_X13_Y9_N16
\corr_long|gate5|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~2_combout\ = (\corr_long|gate5|Add6~2_combout\ & ((\corr_long|gate5|Add9~2_combout\ & (\corr_long|gate5|Add8~1\ & VCC)) # (!\corr_long|gate5|Add9~2_combout\ & (!\corr_long|gate5|Add8~1\)))) # (!\corr_long|gate5|Add6~2_combout\ & 
-- ((\corr_long|gate5|Add9~2_combout\ & (!\corr_long|gate5|Add8~1\)) # (!\corr_long|gate5|Add9~2_combout\ & ((\corr_long|gate5|Add8~1\) # (GND)))))
-- \corr_long|gate5|Add8~3\ = CARRY((\corr_long|gate5|Add6~2_combout\ & (!\corr_long|gate5|Add9~2_combout\ & !\corr_long|gate5|Add8~1\)) # (!\corr_long|gate5|Add6~2_combout\ & ((!\corr_long|gate5|Add8~1\) # (!\corr_long|gate5|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~2_combout\,
	datab => \corr_long|gate5|Add9~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~1\,
	combout => \corr_long|gate5|Add8~2_combout\,
	cout => \corr_long|gate5|Add8~3\);

-- Location: LCCOMB_X13_Y9_N20
\corr_long|gate5|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~6_combout\ = (\corr_long|gate5|Add9~6_combout\ & ((\corr_long|gate5|Add6~6_combout\ & (\corr_long|gate5|Add8~5\ & VCC)) # (!\corr_long|gate5|Add6~6_combout\ & (!\corr_long|gate5|Add8~5\)))) # (!\corr_long|gate5|Add9~6_combout\ & 
-- ((\corr_long|gate5|Add6~6_combout\ & (!\corr_long|gate5|Add8~5\)) # (!\corr_long|gate5|Add6~6_combout\ & ((\corr_long|gate5|Add8~5\) # (GND)))))
-- \corr_long|gate5|Add8~7\ = CARRY((\corr_long|gate5|Add9~6_combout\ & (!\corr_long|gate5|Add6~6_combout\ & !\corr_long|gate5|Add8~5\)) # (!\corr_long|gate5|Add9~6_combout\ & ((!\corr_long|gate5|Add8~5\) # (!\corr_long|gate5|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~6_combout\,
	datab => \corr_long|gate5|Add6~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~5\,
	combout => \corr_long|gate5|Add8~6_combout\,
	cout => \corr_long|gate5|Add8~7\);

-- Location: LCCOMB_X13_Y9_N26
\corr_long|gate5|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~12_combout\ = ((\corr_long|gate5|Add6~12_combout\ $ (\corr_long|gate5|Add9~12_combout\ $ (!\corr_long|gate5|Add8~11\)))) # (GND)
-- \corr_long|gate5|Add8~13\ = CARRY((\corr_long|gate5|Add6~12_combout\ & ((\corr_long|gate5|Add9~12_combout\) # (!\corr_long|gate5|Add8~11\))) # (!\corr_long|gate5|Add6~12_combout\ & (\corr_long|gate5|Add9~12_combout\ & !\corr_long|gate5|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~12_combout\,
	datab => \corr_long|gate5|Add9~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~11\,
	combout => \corr_long|gate5|Add8~12_combout\,
	cout => \corr_long|gate5|Add8~13\);

-- Location: LCCOMB_X13_Y8_N2
\corr_long|gate5|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~20_combout\ = ((\corr_long|gate5|Add6~20_combout\ $ (\corr_long|gate5|Add9~20_combout\ $ (!\corr_long|gate5|Add8~19\)))) # (GND)
-- \corr_long|gate5|Add8~21\ = CARRY((\corr_long|gate5|Add6~20_combout\ & ((\corr_long|gate5|Add9~20_combout\) # (!\corr_long|gate5|Add8~19\))) # (!\corr_long|gate5|Add6~20_combout\ & (\corr_long|gate5|Add9~20_combout\ & !\corr_long|gate5|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~20_combout\,
	datab => \corr_long|gate5|Add9~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~19\,
	combout => \corr_long|gate5|Add8~20_combout\,
	cout => \corr_long|gate5|Add8~21\);

-- Location: LCCOMB_X13_Y8_N4
\corr_long|gate5|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~22_combout\ = (\corr_long|gate5|Add6~22_combout\ & ((\corr_long|gate5|Add9~22_combout\ & (\corr_long|gate5|Add8~21\ & VCC)) # (!\corr_long|gate5|Add9~22_combout\ & (!\corr_long|gate5|Add8~21\)))) # (!\corr_long|gate5|Add6~22_combout\ 
-- & ((\corr_long|gate5|Add9~22_combout\ & (!\corr_long|gate5|Add8~21\)) # (!\corr_long|gate5|Add9~22_combout\ & ((\corr_long|gate5|Add8~21\) # (GND)))))
-- \corr_long|gate5|Add8~23\ = CARRY((\corr_long|gate5|Add6~22_combout\ & (!\corr_long|gate5|Add9~22_combout\ & !\corr_long|gate5|Add8~21\)) # (!\corr_long|gate5|Add6~22_combout\ & ((!\corr_long|gate5|Add8~21\) # (!\corr_long|gate5|Add9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~22_combout\,
	datab => \corr_long|gate5|Add9~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~21\,
	combout => \corr_long|gate5|Add8~22_combout\,
	cout => \corr_long|gate5|Add8~23\);

-- Location: DSPOUT_X16_Y10_N2
\corr_long|gate5|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y11_N3
\corr_long|gate5|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y11_N16
\corr_long|gate5|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~0_combout\ = (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\ & (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\ & 
-- (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\ & VCC))
-- \corr_long|gate5|Add0~1\ = CARRY((\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\ & \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\,
	datab => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\,
	datad => VCC,
	combout => \corr_long|gate5|Add0~0_combout\,
	cout => \corr_long|gate5|Add0~1\);

-- Location: LCCOMB_X15_Y11_N18
\corr_long|gate5|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~2_combout\ = (\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ & (\corr_long|gate5|Add0~1\ & VCC)) # 
-- (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ & (!\corr_long|gate5|Add0~1\)))) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ & 
-- (!\corr_long|gate5|Add0~1\)) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ & ((\corr_long|gate5|Add0~1\) # (GND)))))
-- \corr_long|gate5|Add0~3\ = CARRY((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\ & (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\ & !\corr_long|gate5|Add0~1\)) # 
-- (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\ & ((!\corr_long|gate5|Add0~1\) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\,
	datab => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~1\,
	combout => \corr_long|gate5|Add0~2_combout\,
	cout => \corr_long|gate5|Add0~3\);

-- Location: LCCOMB_X15_Y11_N22
\corr_long|gate5|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~6_combout\ = (\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ & (\corr_long|gate5|Add0~5\ & VCC)) # 
-- (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ & (!\corr_long|gate5|Add0~5\)))) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ & 
-- (!\corr_long|gate5|Add0~5\)) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ & ((\corr_long|gate5|Add0~5\) # (GND)))))
-- \corr_long|gate5|Add0~7\ = CARRY((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\ & (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\ & !\corr_long|gate5|Add0~5\)) # 
-- (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\ & ((!\corr_long|gate5|Add0~5\) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\,
	datab => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~5\,
	combout => \corr_long|gate5|Add0~6_combout\,
	cout => \corr_long|gate5|Add0~7\);

-- Location: LCCOMB_X15_Y11_N26
\corr_long|gate5|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~10_combout\ = (\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ & (\corr_long|gate5|Add0~9\ & VCC)) # 
-- (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ & (!\corr_long|gate5|Add0~9\)))) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ & 
-- (!\corr_long|gate5|Add0~9\)) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ & ((\corr_long|gate5|Add0~9\) # (GND)))))
-- \corr_long|gate5|Add0~11\ = CARRY((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\ & (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\ & !\corr_long|gate5|Add0~9\)) # 
-- (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\ & ((!\corr_long|gate5|Add0~9\) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\,
	datab => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~9\,
	combout => \corr_long|gate5|Add0~10_combout\,
	cout => \corr_long|gate5|Add0~11\);

-- Location: LCCOMB_X15_Y11_N30
\corr_long|gate5|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~14_combout\ = (\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ & (\corr_long|gate5|Add0~13\ & VCC)) # 
-- (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ & (!\corr_long|gate5|Add0~13\)))) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ & 
-- (!\corr_long|gate5|Add0~13\)) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ & ((\corr_long|gate5|Add0~13\) # (GND)))))
-- \corr_long|gate5|Add0~15\ = CARRY((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\ & (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\ & !\corr_long|gate5|Add0~13\)) # 
-- (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\ & ((!\corr_long|gate5|Add0~13\) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\,
	datab => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~13\,
	combout => \corr_long|gate5|Add0~14_combout\,
	cout => \corr_long|gate5|Add0~15\);

-- Location: LCCOMB_X15_Y10_N4
\corr_long|gate5|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~20_combout\ = ((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\ $ (\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\ $ (!\corr_long|gate5|Add0~19\)))) # (GND)
-- \corr_long|gate5|Add0~21\ = CARRY((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\ & ((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\) # (!\corr_long|gate5|Add0~19\))) # 
-- (!\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\ & (\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\ & !\corr_long|gate5|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\,
	datab => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~19\,
	combout => \corr_long|gate5|Add0~20_combout\,
	cout => \corr_long|gate5|Add0~21\);

-- Location: LCCOMB_X15_Y10_N6
\corr_long|gate5|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~22_combout\ = (\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ & (\corr_long|gate5|Add0~21\ & VCC)) # 
-- (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ & (!\corr_long|gate5|Add0~21\)))) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ & 
-- (!\corr_long|gate5|Add0~21\)) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ & ((\corr_long|gate5|Add0~21\) # (GND)))))
-- \corr_long|gate5|Add0~23\ = CARRY((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\ & (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\ & !\corr_long|gate5|Add0~21\)) # 
-- (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\ & ((!\corr_long|gate5|Add0~21\) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\,
	datab => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~21\,
	combout => \corr_long|gate5|Add0~22_combout\,
	cout => \corr_long|gate5|Add0~23\);

-- Location: DSPOUT_X16_Y12_N2
\corr_long|gate5|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y12_N3
\corr_long|gate5|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y13_N20
\corr_long|gate5|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~4_combout\ = ((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\ $ (\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\ $ (!\corr_long|gate5|Add1~3\)))) # (GND)
-- \corr_long|gate5|Add1~5\ = CARRY((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\ & ((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\) # (!\corr_long|gate5|Add1~3\))) # 
-- (!\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\ & (\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\ & !\corr_long|gate5|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\,
	datab => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~3\,
	combout => \corr_long|gate5|Add1~4_combout\,
	cout => \corr_long|gate5|Add1~5\);

-- Location: LCCOMB_X15_Y13_N24
\corr_long|gate5|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~8_combout\ = ((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\ $ (\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\ $ (!\corr_long|gate5|Add1~7\)))) # (GND)
-- \corr_long|gate5|Add1~9\ = CARRY((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\ & ((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\) # (!\corr_long|gate5|Add1~7\))) # 
-- (!\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\ & (\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\ & !\corr_long|gate5|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\,
	datab => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~7\,
	combout => \corr_long|gate5|Add1~8_combout\,
	cout => \corr_long|gate5|Add1~9\);

-- Location: LCCOMB_X15_Y13_N28
\corr_long|gate5|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~12_combout\ = ((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\ $ (\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\ $ (!\corr_long|gate5|Add1~11\)))) # (GND)
-- \corr_long|gate5|Add1~13\ = CARRY((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\ & ((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\) # (!\corr_long|gate5|Add1~11\))) # 
-- (!\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\ & (\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\ & !\corr_long|gate5|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\,
	datab => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~11\,
	combout => \corr_long|gate5|Add1~12_combout\,
	cout => \corr_long|gate5|Add1~13\);

-- Location: LCCOMB_X15_Y12_N0
\corr_long|gate5|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~16_combout\ = ((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\ $ (\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\ $ (!\corr_long|gate5|Add1~15\)))) # (GND)
-- \corr_long|gate5|Add1~17\ = CARRY((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\ & ((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\) # (!\corr_long|gate5|Add1~15\))) # 
-- (!\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\ & (\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\ & !\corr_long|gate5|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\,
	datab => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~15\,
	combout => \corr_long|gate5|Add1~16_combout\,
	cout => \corr_long|gate5|Add1~17\);

-- Location: LCCOMB_X15_Y12_N2
\corr_long|gate5|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~18_combout\ = (\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ & (\corr_long|gate5|Add1~17\ & VCC)) # 
-- (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ & (!\corr_long|gate5|Add1~17\)))) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ & 
-- (!\corr_long|gate5|Add1~17\)) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ & ((\corr_long|gate5|Add1~17\) # (GND)))))
-- \corr_long|gate5|Add1~19\ = CARRY((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\ & (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\ & !\corr_long|gate5|Add1~17\)) # 
-- (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\ & ((!\corr_long|gate5|Add1~17\) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\,
	datab => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~17\,
	combout => \corr_long|gate5|Add1~18_combout\,
	cout => \corr_long|gate5|Add1~19\);

-- Location: LCCOMB_X14_Y11_N16
\corr_long|gate5|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~2_combout\ = (\corr_long|gate5|Add0~2_combout\ & ((\corr_long|gate5|Add1~2_combout\ & (\corr_long|gate5|Add2~1\ & VCC)) # (!\corr_long|gate5|Add1~2_combout\ & (!\corr_long|gate5|Add2~1\)))) # (!\corr_long|gate5|Add0~2_combout\ & 
-- ((\corr_long|gate5|Add1~2_combout\ & (!\corr_long|gate5|Add2~1\)) # (!\corr_long|gate5|Add1~2_combout\ & ((\corr_long|gate5|Add2~1\) # (GND)))))
-- \corr_long|gate5|Add2~3\ = CARRY((\corr_long|gate5|Add0~2_combout\ & (!\corr_long|gate5|Add1~2_combout\ & !\corr_long|gate5|Add2~1\)) # (!\corr_long|gate5|Add0~2_combout\ & ((!\corr_long|gate5|Add2~1\) # (!\corr_long|gate5|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~2_combout\,
	datab => \corr_long|gate5|Add1~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~1\,
	combout => \corr_long|gate5|Add2~2_combout\,
	cout => \corr_long|gate5|Add2~3\);

-- Location: LCCOMB_X14_Y11_N22
\corr_long|gate5|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~8_combout\ = ((\corr_long|gate5|Add1~8_combout\ $ (\corr_long|gate5|Add0~8_combout\ $ (!\corr_long|gate5|Add2~7\)))) # (GND)
-- \corr_long|gate5|Add2~9\ = CARRY((\corr_long|gate5|Add1~8_combout\ & ((\corr_long|gate5|Add0~8_combout\) # (!\corr_long|gate5|Add2~7\))) # (!\corr_long|gate5|Add1~8_combout\ & (\corr_long|gate5|Add0~8_combout\ & !\corr_long|gate5|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~8_combout\,
	datab => \corr_long|gate5|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~7\,
	combout => \corr_long|gate5|Add2~8_combout\,
	cout => \corr_long|gate5|Add2~9\);

-- Location: LCCOMB_X14_Y11_N26
\corr_long|gate5|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~12_combout\ = ((\corr_long|gate5|Add1~12_combout\ $ (\corr_long|gate5|Add0~12_combout\ $ (!\corr_long|gate5|Add2~11\)))) # (GND)
-- \corr_long|gate5|Add2~13\ = CARRY((\corr_long|gate5|Add1~12_combout\ & ((\corr_long|gate5|Add0~12_combout\) # (!\corr_long|gate5|Add2~11\))) # (!\corr_long|gate5|Add1~12_combout\ & (\corr_long|gate5|Add0~12_combout\ & !\corr_long|gate5|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~12_combout\,
	datab => \corr_long|gate5|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~11\,
	combout => \corr_long|gate5|Add2~12_combout\,
	cout => \corr_long|gate5|Add2~13\);

-- Location: LCCOMB_X14_Y10_N2
\corr_long|gate5|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~20_combout\ = ((\corr_long|gate5|Add0~20_combout\ $ (\corr_long|gate5|Add1~20_combout\ $ (!\corr_long|gate5|Add2~19\)))) # (GND)
-- \corr_long|gate5|Add2~21\ = CARRY((\corr_long|gate5|Add0~20_combout\ & ((\corr_long|gate5|Add1~20_combout\) # (!\corr_long|gate5|Add2~19\))) # (!\corr_long|gate5|Add0~20_combout\ & (\corr_long|gate5|Add1~20_combout\ & !\corr_long|gate5|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~20_combout\,
	datab => \corr_long|gate5|Add1~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~19\,
	combout => \corr_long|gate5|Add2~20_combout\,
	cout => \corr_long|gate5|Add2~21\);

-- Location: LCCOMB_X14_Y10_N4
\corr_long|gate5|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~22_combout\ = (\corr_long|gate5|Add0~22_combout\ & ((\corr_long|gate5|Add1~22_combout\ & (\corr_long|gate5|Add2~21\ & VCC)) # (!\corr_long|gate5|Add1~22_combout\ & (!\corr_long|gate5|Add2~21\)))) # (!\corr_long|gate5|Add0~22_combout\ 
-- & ((\corr_long|gate5|Add1~22_combout\ & (!\corr_long|gate5|Add2~21\)) # (!\corr_long|gate5|Add1~22_combout\ & ((\corr_long|gate5|Add2~21\) # (GND)))))
-- \corr_long|gate5|Add2~23\ = CARRY((\corr_long|gate5|Add0~22_combout\ & (!\corr_long|gate5|Add1~22_combout\ & !\corr_long|gate5|Add2~21\)) # (!\corr_long|gate5|Add0~22_combout\ & ((!\corr_long|gate5|Add2~21\) # (!\corr_long|gate5|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~22_combout\,
	datab => \corr_long|gate5|Add1~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~21\,
	combout => \corr_long|gate5|Add2~22_combout\,
	cout => \corr_long|gate5|Add2~23\);

-- Location: DSPOUT_X16_Y10_N3
\corr_long|gate5|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y11_N2
\corr_long|gate5|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y11_N16
\corr_long|gate5|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~0_combout\ = (\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\ & (\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\ & 
-- (\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\ & VCC))
-- \corr_long|gate5|Add3~1\ = CARRY((\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\ & \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\,
	datab => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\,
	datad => VCC,
	combout => \corr_long|gate5|Add3~0_combout\,
	cout => \corr_long|gate5|Add3~1\);

-- Location: LCCOMB_X17_Y11_N20
\corr_long|gate5|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~4_combout\ = ((\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\ $ (\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\ $ (!\corr_long|gate5|Add3~3\)))) # (GND)
-- \corr_long|gate5|Add3~5\ = CARRY((\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\ & ((\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\) # (!\corr_long|gate5|Add3~3\))) # (!\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\ & 
-- (\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\ & !\corr_long|gate5|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\,
	datab => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~3\,
	combout => \corr_long|gate5|Add3~4_combout\,
	cout => \corr_long|gate5|Add3~5\);

-- Location: LCCOMB_X17_Y11_N22
\corr_long|gate5|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~6_combout\ = (\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ & (\corr_long|gate5|Add3~5\ & VCC)) # (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ & 
-- (!\corr_long|gate5|Add3~5\)))) # (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ & (!\corr_long|gate5|Add3~5\)) # (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ & 
-- ((\corr_long|gate5|Add3~5\) # (GND)))))
-- \corr_long|gate5|Add3~7\ = CARRY((\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\ & (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\ & !\corr_long|gate5|Add3~5\)) # (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\ & 
-- ((!\corr_long|gate5|Add3~5\) # (!\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\,
	datab => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~5\,
	combout => \corr_long|gate5|Add3~6_combout\,
	cout => \corr_long|gate5|Add3~7\);

-- Location: LCCOMB_X17_Y11_N26
\corr_long|gate5|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~10_combout\ = (\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ & (\corr_long|gate5|Add3~9\ & VCC)) # (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ & 
-- (!\corr_long|gate5|Add3~9\)))) # (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ & (!\corr_long|gate5|Add3~9\)) # (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ & 
-- ((\corr_long|gate5|Add3~9\) # (GND)))))
-- \corr_long|gate5|Add3~11\ = CARRY((\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\ & (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\ & !\corr_long|gate5|Add3~9\)) # (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\ & 
-- ((!\corr_long|gate5|Add3~9\) # (!\corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\,
	datab => \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~9\,
	combout => \corr_long|gate5|Add3~10_combout\,
	cout => \corr_long|gate5|Add3~11\);

-- Location: LCCOMB_X17_Y11_N30
\corr_long|gate5|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~14_combout\ = (\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ & (\corr_long|gate5|Add3~13\ & VCC)) # (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ & 
-- (!\corr_long|gate5|Add3~13\)))) # (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ & (!\corr_long|gate5|Add3~13\)) # (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ & 
-- ((\corr_long|gate5|Add3~13\) # (GND)))))
-- \corr_long|gate5|Add3~15\ = CARRY((\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\ & (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\ & !\corr_long|gate5|Add3~13\)) # (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\ & 
-- ((!\corr_long|gate5|Add3~13\) # (!\corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\,
	datab => \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~13\,
	combout => \corr_long|gate5|Add3~14_combout\,
	cout => \corr_long|gate5|Add3~15\);

-- Location: LCCOMB_X17_Y10_N0
\corr_long|gate5|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~16_combout\ = ((\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\ $ (\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\ $ (!\corr_long|gate5|Add3~15\)))) # (GND)
-- \corr_long|gate5|Add3~17\ = CARRY((\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\ & ((\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\) # (!\corr_long|gate5|Add3~15\))) # (!\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\ & 
-- (\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\ & !\corr_long|gate5|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\,
	datab => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~15\,
	combout => \corr_long|gate5|Add3~16_combout\,
	cout => \corr_long|gate5|Add3~17\);

-- Location: LCCOMB_X17_Y10_N2
\corr_long|gate5|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~18_combout\ = (\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ & (\corr_long|gate5|Add3~17\ & VCC)) # (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ & 
-- (!\corr_long|gate5|Add3~17\)))) # (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ & (!\corr_long|gate5|Add3~17\)) # (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ & 
-- ((\corr_long|gate5|Add3~17\) # (GND)))))
-- \corr_long|gate5|Add3~19\ = CARRY((\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\ & (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\ & !\corr_long|gate5|Add3~17\)) # (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\ & 
-- ((!\corr_long|gate5|Add3~17\) # (!\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\,
	datab => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~17\,
	combout => \corr_long|gate5|Add3~18_combout\,
	cout => \corr_long|gate5|Add3~19\);

-- Location: LCCOMB_X13_Y11_N18
\corr_long|gate5|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~4_combout\ = ((\corr_long|gate5|Add3~4_combout\ $ (\corr_long|gate5|Add2~4_combout\ $ (!\corr_long|gate5|Add4~3\)))) # (GND)
-- \corr_long|gate5|Add4~5\ = CARRY((\corr_long|gate5|Add3~4_combout\ & ((\corr_long|gate5|Add2~4_combout\) # (!\corr_long|gate5|Add4~3\))) # (!\corr_long|gate5|Add3~4_combout\ & (\corr_long|gate5|Add2~4_combout\ & !\corr_long|gate5|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~4_combout\,
	datab => \corr_long|gate5|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~3\,
	combout => \corr_long|gate5|Add4~4_combout\,
	cout => \corr_long|gate5|Add4~5\);

-- Location: LCCOMB_X13_Y11_N22
\corr_long|gate5|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~8_combout\ = ((\corr_long|gate5|Add2~8_combout\ $ (\corr_long|gate5|Add3~8_combout\ $ (!\corr_long|gate5|Add4~7\)))) # (GND)
-- \corr_long|gate5|Add4~9\ = CARRY((\corr_long|gate5|Add2~8_combout\ & ((\corr_long|gate5|Add3~8_combout\) # (!\corr_long|gate5|Add4~7\))) # (!\corr_long|gate5|Add2~8_combout\ & (\corr_long|gate5|Add3~8_combout\ & !\corr_long|gate5|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~8_combout\,
	datab => \corr_long|gate5|Add3~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~7\,
	combout => \corr_long|gate5|Add4~8_combout\,
	cout => \corr_long|gate5|Add4~9\);

-- Location: LCCOMB_X13_Y11_N24
\corr_long|gate5|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~10_combout\ = (\corr_long|gate5|Add3~10_combout\ & ((\corr_long|gate5|Add2~10_combout\ & (\corr_long|gate5|Add4~9\ & VCC)) # (!\corr_long|gate5|Add2~10_combout\ & (!\corr_long|gate5|Add4~9\)))) # (!\corr_long|gate5|Add3~10_combout\ & 
-- ((\corr_long|gate5|Add2~10_combout\ & (!\corr_long|gate5|Add4~9\)) # (!\corr_long|gate5|Add2~10_combout\ & ((\corr_long|gate5|Add4~9\) # (GND)))))
-- \corr_long|gate5|Add4~11\ = CARRY((\corr_long|gate5|Add3~10_combout\ & (!\corr_long|gate5|Add2~10_combout\ & !\corr_long|gate5|Add4~9\)) # (!\corr_long|gate5|Add3~10_combout\ & ((!\corr_long|gate5|Add4~9\) # (!\corr_long|gate5|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~10_combout\,
	datab => \corr_long|gate5|Add2~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~9\,
	combout => \corr_long|gate5|Add4~10_combout\,
	cout => \corr_long|gate5|Add4~11\);

-- Location: LCCOMB_X13_Y11_N28
\corr_long|gate5|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~14_combout\ = (\corr_long|gate5|Add3~14_combout\ & ((\corr_long|gate5|Add2~14_combout\ & (\corr_long|gate5|Add4~13\ & VCC)) # (!\corr_long|gate5|Add2~14_combout\ & (!\corr_long|gate5|Add4~13\)))) # (!\corr_long|gate5|Add3~14_combout\ 
-- & ((\corr_long|gate5|Add2~14_combout\ & (!\corr_long|gate5|Add4~13\)) # (!\corr_long|gate5|Add2~14_combout\ & ((\corr_long|gate5|Add4~13\) # (GND)))))
-- \corr_long|gate5|Add4~15\ = CARRY((\corr_long|gate5|Add3~14_combout\ & (!\corr_long|gate5|Add2~14_combout\ & !\corr_long|gate5|Add4~13\)) # (!\corr_long|gate5|Add3~14_combout\ & ((!\corr_long|gate5|Add4~13\) # (!\corr_long|gate5|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~14_combout\,
	datab => \corr_long|gate5|Add2~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~13\,
	combout => \corr_long|gate5|Add4~14_combout\,
	cout => \corr_long|gate5|Add4~15\);

-- Location: LCCOMB_X13_Y11_N30
\corr_long|gate5|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~16_combout\ = ((\corr_long|gate5|Add3~16_combout\ $ (\corr_long|gate5|Add2~16_combout\ $ (!\corr_long|gate5|Add4~15\)))) # (GND)
-- \corr_long|gate5|Add4~17\ = CARRY((\corr_long|gate5|Add3~16_combout\ & ((\corr_long|gate5|Add2~16_combout\) # (!\corr_long|gate5|Add4~15\))) # (!\corr_long|gate5|Add3~16_combout\ & (\corr_long|gate5|Add2~16_combout\ & !\corr_long|gate5|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~16_combout\,
	datab => \corr_long|gate5|Add2~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~15\,
	combout => \corr_long|gate5|Add4~16_combout\,
	cout => \corr_long|gate5|Add4~17\);

-- Location: LCCOMB_X13_Y10_N0
\corr_long|gate5|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~18_combout\ = (\corr_long|gate5|Add3~18_combout\ & ((\corr_long|gate5|Add2~18_combout\ & (\corr_long|gate5|Add4~17\ & VCC)) # (!\corr_long|gate5|Add2~18_combout\ & (!\corr_long|gate5|Add4~17\)))) # (!\corr_long|gate5|Add3~18_combout\ 
-- & ((\corr_long|gate5|Add2~18_combout\ & (!\corr_long|gate5|Add4~17\)) # (!\corr_long|gate5|Add2~18_combout\ & ((\corr_long|gate5|Add4~17\) # (GND)))))
-- \corr_long|gate5|Add4~19\ = CARRY((\corr_long|gate5|Add3~18_combout\ & (!\corr_long|gate5|Add2~18_combout\ & !\corr_long|gate5|Add4~17\)) # (!\corr_long|gate5|Add3~18_combout\ & ((!\corr_long|gate5|Add4~17\) # (!\corr_long|gate5|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~18_combout\,
	datab => \corr_long|gate5|Add2~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~17\,
	combout => \corr_long|gate5|Add4~18_combout\,
	cout => \corr_long|gate5|Add4~19\);

-- Location: LCCOMB_X12_Y9_N14
\corr_long|gate5|output[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[0]~19_combout\ = (\corr_long|gate5|Add8~0_combout\ & (\corr_long|gate5|Add4~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add8~0_combout\ & (\corr_long|gate5|Add4~0_combout\ & VCC))
-- \corr_long|gate5|output[0]~20\ = CARRY((\corr_long|gate5|Add8~0_combout\ & \corr_long|gate5|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~0_combout\,
	datab => \corr_long|gate5|Add4~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|output[0]~19_combout\,
	cout => \corr_long|gate5|output[0]~20\);

-- Location: LCCOMB_X12_Y9_N22
\corr_long|gate5|output[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[4]~27_combout\ = ((\corr_long|gate5|Add4~8_combout\ $ (\corr_long|gate5|Add8~8_combout\ $ (!\corr_long|gate5|output[3]~26\)))) # (GND)
-- \corr_long|gate5|output[4]~28\ = CARRY((\corr_long|gate5|Add4~8_combout\ & ((\corr_long|gate5|Add8~8_combout\) # (!\corr_long|gate5|output[3]~26\))) # (!\corr_long|gate5|Add4~8_combout\ & (\corr_long|gate5|Add8~8_combout\ & 
-- !\corr_long|gate5|output[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~8_combout\,
	datab => \corr_long|gate5|Add8~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[3]~26\,
	combout => \corr_long|gate5|output[4]~27_combout\,
	cout => \corr_long|gate5|output[4]~28\);

-- Location: DSPOUT_X16_Y2_N3
\corr_long|gate6|Mult11|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult11|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y2_N2
\corr_long|gate6|Mult10|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult10|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y2_N16
\corr_long|gate6|Add9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~0_combout\ = (\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\ & (\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\ & 
-- (\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\ & VCC))
-- \corr_long|gate6|Add9~1\ = CARRY((\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\ & \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\,
	datab => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\,
	datad => VCC,
	combout => \corr_long|gate6|Add9~0_combout\,
	cout => \corr_long|gate6|Add9~1\);

-- Location: LCCOMB_X15_Y2_N20
\corr_long|gate6|Add9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~4_combout\ = ((\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\ $ (\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\ $ (!\corr_long|gate6|Add9~3\)))) # (GND)
-- \corr_long|gate6|Add9~5\ = CARRY((\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\ & ((\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\) # (!\corr_long|gate6|Add9~3\))) # 
-- (!\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\ & (\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\ & !\corr_long|gate6|Add9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\,
	datab => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~3\,
	combout => \corr_long|gate6|Add9~4_combout\,
	cout => \corr_long|gate6|Add9~5\);

-- Location: LCCOMB_X15_Y2_N24
\corr_long|gate6|Add9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~8_combout\ = ((\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\ $ (\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\ $ (!\corr_long|gate6|Add9~7\)))) # (GND)
-- \corr_long|gate6|Add9~9\ = CARRY((\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\ & ((\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\) # (!\corr_long|gate6|Add9~7\))) # 
-- (!\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\ & (\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\ & !\corr_long|gate6|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\,
	datab => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~7\,
	combout => \corr_long|gate6|Add9~8_combout\,
	cout => \corr_long|gate6|Add9~9\);

-- Location: LCCOMB_X15_Y2_N28
\corr_long|gate6|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~12_combout\ = ((\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\ $ (\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\ $ (!\corr_long|gate6|Add9~11\)))) # (GND)
-- \corr_long|gate6|Add9~13\ = CARRY((\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\ & ((\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\) # (!\corr_long|gate6|Add9~11\))) # 
-- (!\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\ & (\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\ & !\corr_long|gate6|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\,
	datab => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~11\,
	combout => \corr_long|gate6|Add9~12_combout\,
	cout => \corr_long|gate6|Add9~13\);

-- Location: LCCOMB_X15_Y2_N30
\corr_long|gate6|Add9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~14_combout\ = (\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ & (\corr_long|gate6|Add9~13\ & VCC)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ & (!\corr_long|gate6|Add9~13\)))) # (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ & 
-- (!\corr_long|gate6|Add9~13\)) # (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ & ((\corr_long|gate6|Add9~13\) # (GND)))))
-- \corr_long|gate6|Add9~15\ = CARRY((\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\ & (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\ & !\corr_long|gate6|Add9~13\)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\ & ((!\corr_long|gate6|Add9~13\) # (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\,
	datab => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~13\,
	combout => \corr_long|gate6|Add9~14_combout\,
	cout => \corr_long|gate6|Add9~15\);

-- Location: LCCOMB_X15_Y1_N0
\corr_long|gate6|Add9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~16_combout\ = ((\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\ $ (\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\ $ (!\corr_long|gate6|Add9~15\)))) # (GND)
-- \corr_long|gate6|Add9~17\ = CARRY((\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\ & ((\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\) # (!\corr_long|gate6|Add9~15\))) # 
-- (!\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\ & (\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\ & !\corr_long|gate6|Add9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\,
	datab => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~15\,
	combout => \corr_long|gate6|Add9~16_combout\,
	cout => \corr_long|gate6|Add9~17\);

-- Location: LCCOMB_X15_Y1_N2
\corr_long|gate6|Add9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~18_combout\ = (\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ & (\corr_long|gate6|Add9~17\ & VCC)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ & (!\corr_long|gate6|Add9~17\)))) # (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ & 
-- (!\corr_long|gate6|Add9~17\)) # (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ & ((\corr_long|gate6|Add9~17\) # (GND)))))
-- \corr_long|gate6|Add9~19\ = CARRY((\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\ & (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\ & !\corr_long|gate6|Add9~17\)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\ & ((!\corr_long|gate6|Add9~17\) # (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\,
	datab => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~17\,
	combout => \corr_long|gate6|Add9~18_combout\,
	cout => \corr_long|gate6|Add9~19\);

-- Location: LCCOMB_X15_Y1_N4
\corr_long|gate6|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~20_combout\ = ((\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\ $ (\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\ $ (!\corr_long|gate6|Add9~19\)))) # (GND)
-- \corr_long|gate6|Add9~21\ = CARRY((\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\ & ((\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\) # (!\corr_long|gate6|Add9~19\))) # 
-- (!\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\ & (\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\ & !\corr_long|gate6|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\,
	datab => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~19\,
	combout => \corr_long|gate6|Add9~20_combout\,
	cout => \corr_long|gate6|Add9~21\);

-- Location: LCCOMB_X15_Y1_N6
\corr_long|gate6|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~22_combout\ = (\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ & (\corr_long|gate6|Add9~21\ & VCC)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ & (!\corr_long|gate6|Add9~21\)))) # (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ & 
-- (!\corr_long|gate6|Add9~21\)) # (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ & ((\corr_long|gate6|Add9~21\) # (GND)))))
-- \corr_long|gate6|Add9~23\ = CARRY((\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\ & (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\ & !\corr_long|gate6|Add9~21\)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\ & ((!\corr_long|gate6|Add9~21\) # (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\,
	datab => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~21\,
	combout => \corr_long|gate6|Add9~22_combout\,
	cout => \corr_long|gate6|Add9~23\);

-- Location: DSPOUT_X16_Y1_N2
\corr_long|gate6|Mult12|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult12|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X14_Y2_N14
\corr_long|gate6|Add10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~0_combout\ = (\corr_long|gate6|Add9~0_combout\ & (\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\ $ (VCC))) # (!\corr_long|gate6|Add9~0_combout\ & (\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\ & VCC))
-- \corr_long|gate6|Add10~1\ = CARRY((\corr_long|gate6|Add9~0_combout\ & \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~0_combout\,
	datab => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\,
	datad => VCC,
	combout => \corr_long|gate6|Add10~0_combout\,
	cout => \corr_long|gate6|Add10~1\);

-- Location: LCCOMB_X14_Y2_N18
\corr_long|gate6|Add10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~4_combout\ = ((\corr_long|gate6|Add9~4_combout\ $ (\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\ $ (!\corr_long|gate6|Add10~3\)))) # (GND)
-- \corr_long|gate6|Add10~5\ = CARRY((\corr_long|gate6|Add9~4_combout\ & ((\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\) # (!\corr_long|gate6|Add10~3\))) # (!\corr_long|gate6|Add9~4_combout\ & (\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\ & 
-- !\corr_long|gate6|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~4_combout\,
	datab => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~3\,
	combout => \corr_long|gate6|Add10~4_combout\,
	cout => \corr_long|gate6|Add10~5\);

-- Location: LCCOMB_X14_Y2_N20
\corr_long|gate6|Add10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~6_combout\ = (\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\ & ((\corr_long|gate6|Add9~6_combout\ & (\corr_long|gate6|Add10~5\ & VCC)) # (!\corr_long|gate6|Add9~6_combout\ & (!\corr_long|gate6|Add10~5\)))) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\ & ((\corr_long|gate6|Add9~6_combout\ & (!\corr_long|gate6|Add10~5\)) # (!\corr_long|gate6|Add9~6_combout\ & ((\corr_long|gate6|Add10~5\) # (GND)))))
-- \corr_long|gate6|Add10~7\ = CARRY((\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\ & (!\corr_long|gate6|Add9~6_combout\ & !\corr_long|gate6|Add10~5\)) # (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\ & ((!\corr_long|gate6|Add10~5\) # 
-- (!\corr_long|gate6|Add9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\,
	datab => \corr_long|gate6|Add9~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~5\,
	combout => \corr_long|gate6|Add10~6_combout\,
	cout => \corr_long|gate6|Add10~7\);

-- Location: LCCOMB_X14_Y2_N22
\corr_long|gate6|Add10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~8_combout\ = ((\corr_long|gate6|Add9~8_combout\ $ (\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\ $ (!\corr_long|gate6|Add10~7\)))) # (GND)
-- \corr_long|gate6|Add10~9\ = CARRY((\corr_long|gate6|Add9~8_combout\ & ((\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\) # (!\corr_long|gate6|Add10~7\))) # (!\corr_long|gate6|Add9~8_combout\ & (\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\ & 
-- !\corr_long|gate6|Add10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~8_combout\,
	datab => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~7\,
	combout => \corr_long|gate6|Add10~8_combout\,
	cout => \corr_long|gate6|Add10~9\);

-- Location: LCCOMB_X14_Y2_N24
\corr_long|gate6|Add10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~10_combout\ = (\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\ & ((\corr_long|gate6|Add9~10_combout\ & (\corr_long|gate6|Add10~9\ & VCC)) # (!\corr_long|gate6|Add9~10_combout\ & (!\corr_long|gate6|Add10~9\)))) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\ & ((\corr_long|gate6|Add9~10_combout\ & (!\corr_long|gate6|Add10~9\)) # (!\corr_long|gate6|Add9~10_combout\ & ((\corr_long|gate6|Add10~9\) # (GND)))))
-- \corr_long|gate6|Add10~11\ = CARRY((\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\ & (!\corr_long|gate6|Add9~10_combout\ & !\corr_long|gate6|Add10~9\)) # (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\ & ((!\corr_long|gate6|Add10~9\) # 
-- (!\corr_long|gate6|Add9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\,
	datab => \corr_long|gate6|Add9~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~9\,
	combout => \corr_long|gate6|Add10~10_combout\,
	cout => \corr_long|gate6|Add10~11\);

-- Location: LCCOMB_X14_Y2_N28
\corr_long|gate6|Add10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~14_combout\ = (\corr_long|gate6|Add9~14_combout\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ & (\corr_long|gate6|Add10~13\ & VCC)) # (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ & 
-- (!\corr_long|gate6|Add10~13\)))) # (!\corr_long|gate6|Add9~14_combout\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ & (!\corr_long|gate6|Add10~13\)) # (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ & ((\corr_long|gate6|Add10~13\) # 
-- (GND)))))
-- \corr_long|gate6|Add10~15\ = CARRY((\corr_long|gate6|Add9~14_combout\ & (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\ & !\corr_long|gate6|Add10~13\)) # (!\corr_long|gate6|Add9~14_combout\ & ((!\corr_long|gate6|Add10~13\) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~14_combout\,
	datab => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~13\,
	combout => \corr_long|gate6|Add10~14_combout\,
	cout => \corr_long|gate6|Add10~15\);

-- Location: LCCOMB_X14_Y2_N30
\corr_long|gate6|Add10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~16_combout\ = ((\corr_long|gate6|Add9~16_combout\ $ (\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\ $ (!\corr_long|gate6|Add10~15\)))) # (GND)
-- \corr_long|gate6|Add10~17\ = CARRY((\corr_long|gate6|Add9~16_combout\ & ((\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\) # (!\corr_long|gate6|Add10~15\))) # (!\corr_long|gate6|Add9~16_combout\ & 
-- (\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\ & !\corr_long|gate6|Add10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~16_combout\,
	datab => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~15\,
	combout => \corr_long|gate6|Add10~16_combout\,
	cout => \corr_long|gate6|Add10~17\);

-- Location: LCCOMB_X14_Y1_N0
\corr_long|gate6|Add10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~18_combout\ = (\corr_long|gate6|Add9~18_combout\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ & (\corr_long|gate6|Add10~17\ & VCC)) # (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ & 
-- (!\corr_long|gate6|Add10~17\)))) # (!\corr_long|gate6|Add9~18_combout\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ & (!\corr_long|gate6|Add10~17\)) # (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ & ((\corr_long|gate6|Add10~17\) # 
-- (GND)))))
-- \corr_long|gate6|Add10~19\ = CARRY((\corr_long|gate6|Add9~18_combout\ & (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\ & !\corr_long|gate6|Add10~17\)) # (!\corr_long|gate6|Add9~18_combout\ & ((!\corr_long|gate6|Add10~17\) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~18_combout\,
	datab => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~17\,
	combout => \corr_long|gate6|Add10~18_combout\,
	cout => \corr_long|gate6|Add10~19\);

-- Location: DSPOUT_X16_Y7_N2
\corr_long|gate6|Mult9|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult9|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y7_N3
\corr_long|gate6|Mult8|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult8|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N16
\corr_long|gate6|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~0_combout\ = (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\ & (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\ & 
-- (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\ & VCC))
-- \corr_long|gate6|Add7~1\ = CARRY((\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\ & \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\,
	datab => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\,
	datad => VCC,
	combout => \corr_long|gate6|Add7~0_combout\,
	cout => \corr_long|gate6|Add7~1\);

-- Location: LCCOMB_X15_Y7_N18
\corr_long|gate6|Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~2_combout\ = (\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ & (\corr_long|gate6|Add7~1\ & VCC)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ & (!\corr_long|gate6|Add7~1\)))) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ & 
-- (!\corr_long|gate6|Add7~1\)) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ & ((\corr_long|gate6|Add7~1\) # (GND)))))
-- \corr_long|gate6|Add7~3\ = CARRY((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\ & (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\ & !\corr_long|gate6|Add7~1\)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\ & ((!\corr_long|gate6|Add7~1\) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\,
	datab => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~1\,
	combout => \corr_long|gate6|Add7~2_combout\,
	cout => \corr_long|gate6|Add7~3\);

-- Location: LCCOMB_X15_Y7_N24
\corr_long|gate6|Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~8_combout\ = ((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\ $ (\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\ $ (!\corr_long|gate6|Add7~7\)))) # (GND)
-- \corr_long|gate6|Add7~9\ = CARRY((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\ & ((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\) # (!\corr_long|gate6|Add7~7\))) # 
-- (!\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\ & (\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\ & !\corr_long|gate6|Add7~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\,
	datab => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~7\,
	combout => \corr_long|gate6|Add7~8_combout\,
	cout => \corr_long|gate6|Add7~9\);

-- Location: LCCOMB_X15_Y7_N26
\corr_long|gate6|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~10_combout\ = (\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ & (\corr_long|gate6|Add7~9\ & VCC)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ & (!\corr_long|gate6|Add7~9\)))) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ & 
-- (!\corr_long|gate6|Add7~9\)) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ & ((\corr_long|gate6|Add7~9\) # (GND)))))
-- \corr_long|gate6|Add7~11\ = CARRY((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\ & (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\ & !\corr_long|gate6|Add7~9\)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\ & ((!\corr_long|gate6|Add7~9\) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\,
	datab => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~9\,
	combout => \corr_long|gate6|Add7~10_combout\,
	cout => \corr_long|gate6|Add7~11\);

-- Location: LCCOMB_X15_Y7_N28
\corr_long|gate6|Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~12_combout\ = ((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\ $ (\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\ $ (!\corr_long|gate6|Add7~11\)))) # (GND)
-- \corr_long|gate6|Add7~13\ = CARRY((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\ & ((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\) # (!\corr_long|gate6|Add7~11\))) # 
-- (!\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\ & (\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\ & !\corr_long|gate6|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\,
	datab => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~11\,
	combout => \corr_long|gate6|Add7~12_combout\,
	cout => \corr_long|gate6|Add7~13\);

-- Location: LCCOMB_X15_Y6_N0
\corr_long|gate6|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~16_combout\ = ((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\ $ (\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\ $ (!\corr_long|gate6|Add7~15\)))) # (GND)
-- \corr_long|gate6|Add7~17\ = CARRY((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\ & ((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\) # (!\corr_long|gate6|Add7~15\))) # 
-- (!\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\ & (\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\ & !\corr_long|gate6|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\,
	datab => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~15\,
	combout => \corr_long|gate6|Add7~16_combout\,
	cout => \corr_long|gate6|Add7~17\);

-- Location: LCCOMB_X15_Y6_N2
\corr_long|gate6|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~18_combout\ = (\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ & (\corr_long|gate6|Add7~17\ & VCC)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ & (!\corr_long|gate6|Add7~17\)))) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ & 
-- (!\corr_long|gate6|Add7~17\)) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ & ((\corr_long|gate6|Add7~17\) # (GND)))))
-- \corr_long|gate6|Add7~19\ = CARRY((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\ & (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\ & !\corr_long|gate6|Add7~17\)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\ & ((!\corr_long|gate6|Add7~17\) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\,
	datab => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~17\,
	combout => \corr_long|gate6|Add7~18_combout\,
	cout => \corr_long|gate6|Add7~19\);

-- Location: DSPOUT_X16_Y5_N3
\corr_long|gate6|Mult7|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult7|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y4_N2
\corr_long|gate6|Mult6|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult6|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y5_N20
\corr_long|gate6|Add5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~4_combout\ = ((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\ $ (\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\ $ (!\corr_long|gate6|Add5~3\)))) # (GND)
-- \corr_long|gate6|Add5~5\ = CARRY((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\ & ((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\) # (!\corr_long|gate6|Add5~3\))) # 
-- (!\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\ & (\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\ & !\corr_long|gate6|Add5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\,
	datab => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~3\,
	combout => \corr_long|gate6|Add5~4_combout\,
	cout => \corr_long|gate6|Add5~5\);

-- Location: LCCOMB_X15_Y5_N22
\corr_long|gate6|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~6_combout\ = (\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ & (\corr_long|gate6|Add5~5\ & VCC)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ & (!\corr_long|gate6|Add5~5\)))) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ & 
-- (!\corr_long|gate6|Add5~5\)) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ & ((\corr_long|gate6|Add5~5\) # (GND)))))
-- \corr_long|gate6|Add5~7\ = CARRY((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\ & (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\ & !\corr_long|gate6|Add5~5\)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\ & ((!\corr_long|gate6|Add5~5\) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\,
	datab => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~5\,
	combout => \corr_long|gate6|Add5~6_combout\,
	cout => \corr_long|gate6|Add5~7\);

-- Location: LCCOMB_X15_Y5_N30
\corr_long|gate6|Add5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~14_combout\ = (\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ & (\corr_long|gate6|Add5~13\ & VCC)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ & (!\corr_long|gate6|Add5~13\)))) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ & 
-- (!\corr_long|gate6|Add5~13\)) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ & ((\corr_long|gate6|Add5~13\) # (GND)))))
-- \corr_long|gate6|Add5~15\ = CARRY((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\ & (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\ & !\corr_long|gate6|Add5~13\)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\ & ((!\corr_long|gate6|Add5~13\) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\,
	datab => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~13\,
	combout => \corr_long|gate6|Add5~14_combout\,
	cout => \corr_long|gate6|Add5~15\);

-- Location: LCCOMB_X15_Y4_N4
\corr_long|gate6|Add5~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~20_combout\ = ((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\ $ (\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\ $ (!\corr_long|gate6|Add5~19\)))) # (GND)
-- \corr_long|gate6|Add5~21\ = CARRY((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\ & ((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\) # (!\corr_long|gate6|Add5~19\))) # 
-- (!\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\ & (\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\ & !\corr_long|gate6|Add5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\,
	datab => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~19\,
	combout => \corr_long|gate6|Add5~20_combout\,
	cout => \corr_long|gate6|Add5~21\);

-- Location: LCCOMB_X15_Y4_N6
\corr_long|gate6|Add5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~22_combout\ = (\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ & (\corr_long|gate6|Add5~21\ & VCC)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ & (!\corr_long|gate6|Add5~21\)))) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ & 
-- (!\corr_long|gate6|Add5~21\)) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ & ((\corr_long|gate6|Add5~21\) # (GND)))))
-- \corr_long|gate6|Add5~23\ = CARRY((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\ & (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\ & !\corr_long|gate6|Add5~21\)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\ & ((!\corr_long|gate6|Add5~21\) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\,
	datab => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~21\,
	combout => \corr_long|gate6|Add5~22_combout\,
	cout => \corr_long|gate6|Add5~23\);

-- Location: LCCOMB_X14_Y6_N16
\corr_long|gate6|Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~2_combout\ = (\corr_long|gate6|Add7~2_combout\ & ((\corr_long|gate6|Add5~2_combout\ & (\corr_long|gate6|Add6~1\ & VCC)) # (!\corr_long|gate6|Add5~2_combout\ & (!\corr_long|gate6|Add6~1\)))) # (!\corr_long|gate6|Add7~2_combout\ & 
-- ((\corr_long|gate6|Add5~2_combout\ & (!\corr_long|gate6|Add6~1\)) # (!\corr_long|gate6|Add5~2_combout\ & ((\corr_long|gate6|Add6~1\) # (GND)))))
-- \corr_long|gate6|Add6~3\ = CARRY((\corr_long|gate6|Add7~2_combout\ & (!\corr_long|gate6|Add5~2_combout\ & !\corr_long|gate6|Add6~1\)) # (!\corr_long|gate6|Add7~2_combout\ & ((!\corr_long|gate6|Add6~1\) # (!\corr_long|gate6|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~2_combout\,
	datab => \corr_long|gate6|Add5~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~1\,
	combout => \corr_long|gate6|Add6~2_combout\,
	cout => \corr_long|gate6|Add6~3\);

-- Location: LCCOMB_X14_Y6_N26
\corr_long|gate6|Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~12_combout\ = ((\corr_long|gate6|Add7~12_combout\ $ (\corr_long|gate6|Add5~12_combout\ $ (!\corr_long|gate6|Add6~11\)))) # (GND)
-- \corr_long|gate6|Add6~13\ = CARRY((\corr_long|gate6|Add7~12_combout\ & ((\corr_long|gate6|Add5~12_combout\) # (!\corr_long|gate6|Add6~11\))) # (!\corr_long|gate6|Add7~12_combout\ & (\corr_long|gate6|Add5~12_combout\ & !\corr_long|gate6|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~12_combout\,
	datab => \corr_long|gate6|Add5~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~11\,
	combout => \corr_long|gate6|Add6~12_combout\,
	cout => \corr_long|gate6|Add6~13\);

-- Location: LCCOMB_X14_Y5_N2
\corr_long|gate6|Add6~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~20_combout\ = ((\corr_long|gate6|Add5~20_combout\ $ (\corr_long|gate6|Add7~20_combout\ $ (!\corr_long|gate6|Add6~19\)))) # (GND)
-- \corr_long|gate6|Add6~21\ = CARRY((\corr_long|gate6|Add5~20_combout\ & ((\corr_long|gate6|Add7~20_combout\) # (!\corr_long|gate6|Add6~19\))) # (!\corr_long|gate6|Add5~20_combout\ & (\corr_long|gate6|Add7~20_combout\ & !\corr_long|gate6|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~20_combout\,
	datab => \corr_long|gate6|Add7~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~19\,
	combout => \corr_long|gate6|Add6~20_combout\,
	cout => \corr_long|gate6|Add6~21\);

-- Location: LCCOMB_X14_Y5_N4
\corr_long|gate6|Add6~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~22_combout\ = (\corr_long|gate6|Add5~22_combout\ & ((\corr_long|gate6|Add7~22_combout\ & (\corr_long|gate6|Add6~21\ & VCC)) # (!\corr_long|gate6|Add7~22_combout\ & (!\corr_long|gate6|Add6~21\)))) # (!\corr_long|gate6|Add5~22_combout\ 
-- & ((\corr_long|gate6|Add7~22_combout\ & (!\corr_long|gate6|Add6~21\)) # (!\corr_long|gate6|Add7~22_combout\ & ((\corr_long|gate6|Add6~21\) # (GND)))))
-- \corr_long|gate6|Add6~23\ = CARRY((\corr_long|gate6|Add5~22_combout\ & (!\corr_long|gate6|Add7~22_combout\ & !\corr_long|gate6|Add6~21\)) # (!\corr_long|gate6|Add5~22_combout\ & ((!\corr_long|gate6|Add6~21\) # (!\corr_long|gate6|Add7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~22_combout\,
	datab => \corr_long|gate6|Add7~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~21\,
	combout => \corr_long|gate6|Add6~22_combout\,
	cout => \corr_long|gate6|Add6~23\);

-- Location: LCCOMB_X13_Y6_N14
\corr_long|gate6|Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~0_combout\ = (\corr_long|gate6|Add10~0_combout\ & (\corr_long|gate6|Add6~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add10~0_combout\ & (\corr_long|gate6|Add6~0_combout\ & VCC))
-- \corr_long|gate6|Add8~1\ = CARRY((\corr_long|gate6|Add10~0_combout\ & \corr_long|gate6|Add6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~0_combout\,
	datab => \corr_long|gate6|Add6~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add8~0_combout\,
	cout => \corr_long|gate6|Add8~1\);

-- Location: LCCOMB_X13_Y6_N18
\corr_long|gate6|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~4_combout\ = ((\corr_long|gate6|Add10~4_combout\ $ (\corr_long|gate6|Add6~4_combout\ $ (!\corr_long|gate6|Add8~3\)))) # (GND)
-- \corr_long|gate6|Add8~5\ = CARRY((\corr_long|gate6|Add10~4_combout\ & ((\corr_long|gate6|Add6~4_combout\) # (!\corr_long|gate6|Add8~3\))) # (!\corr_long|gate6|Add10~4_combout\ & (\corr_long|gate6|Add6~4_combout\ & !\corr_long|gate6|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~4_combout\,
	datab => \corr_long|gate6|Add6~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~3\,
	combout => \corr_long|gate6|Add8~4_combout\,
	cout => \corr_long|gate6|Add8~5\);

-- Location: LCCOMB_X13_Y6_N22
\corr_long|gate6|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~8_combout\ = ((\corr_long|gate6|Add10~8_combout\ $ (\corr_long|gate6|Add6~8_combout\ $ (!\corr_long|gate6|Add8~7\)))) # (GND)
-- \corr_long|gate6|Add8~9\ = CARRY((\corr_long|gate6|Add10~8_combout\ & ((\corr_long|gate6|Add6~8_combout\) # (!\corr_long|gate6|Add8~7\))) # (!\corr_long|gate6|Add10~8_combout\ & (\corr_long|gate6|Add6~8_combout\ & !\corr_long|gate6|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~8_combout\,
	datab => \corr_long|gate6|Add6~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~7\,
	combout => \corr_long|gate6|Add8~8_combout\,
	cout => \corr_long|gate6|Add8~9\);

-- Location: LCCOMB_X13_Y6_N24
\corr_long|gate6|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~10_combout\ = (\corr_long|gate6|Add10~10_combout\ & ((\corr_long|gate6|Add6~10_combout\ & (\corr_long|gate6|Add8~9\ & VCC)) # (!\corr_long|gate6|Add6~10_combout\ & (!\corr_long|gate6|Add8~9\)))) # (!\corr_long|gate6|Add10~10_combout\ 
-- & ((\corr_long|gate6|Add6~10_combout\ & (!\corr_long|gate6|Add8~9\)) # (!\corr_long|gate6|Add6~10_combout\ & ((\corr_long|gate6|Add8~9\) # (GND)))))
-- \corr_long|gate6|Add8~11\ = CARRY((\corr_long|gate6|Add10~10_combout\ & (!\corr_long|gate6|Add6~10_combout\ & !\corr_long|gate6|Add8~9\)) # (!\corr_long|gate6|Add10~10_combout\ & ((!\corr_long|gate6|Add8~9\) # (!\corr_long|gate6|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~10_combout\,
	datab => \corr_long|gate6|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~9\,
	combout => \corr_long|gate6|Add8~10_combout\,
	cout => \corr_long|gate6|Add8~11\);

-- Location: LCCOMB_X13_Y6_N28
\corr_long|gate6|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~14_combout\ = (\corr_long|gate6|Add10~14_combout\ & ((\corr_long|gate6|Add6~14_combout\ & (\corr_long|gate6|Add8~13\ & VCC)) # (!\corr_long|gate6|Add6~14_combout\ & (!\corr_long|gate6|Add8~13\)))) # 
-- (!\corr_long|gate6|Add10~14_combout\ & ((\corr_long|gate6|Add6~14_combout\ & (!\corr_long|gate6|Add8~13\)) # (!\corr_long|gate6|Add6~14_combout\ & ((\corr_long|gate6|Add8~13\) # (GND)))))
-- \corr_long|gate6|Add8~15\ = CARRY((\corr_long|gate6|Add10~14_combout\ & (!\corr_long|gate6|Add6~14_combout\ & !\corr_long|gate6|Add8~13\)) # (!\corr_long|gate6|Add10~14_combout\ & ((!\corr_long|gate6|Add8~13\) # (!\corr_long|gate6|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~14_combout\,
	datab => \corr_long|gate6|Add6~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~13\,
	combout => \corr_long|gate6|Add8~14_combout\,
	cout => \corr_long|gate6|Add8~15\);

-- Location: LCCOMB_X13_Y6_N30
\corr_long|gate6|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~16_combout\ = ((\corr_long|gate6|Add10~16_combout\ $ (\corr_long|gate6|Add6~16_combout\ $ (!\corr_long|gate6|Add8~15\)))) # (GND)
-- \corr_long|gate6|Add8~17\ = CARRY((\corr_long|gate6|Add10~16_combout\ & ((\corr_long|gate6|Add6~16_combout\) # (!\corr_long|gate6|Add8~15\))) # (!\corr_long|gate6|Add10~16_combout\ & (\corr_long|gate6|Add6~16_combout\ & !\corr_long|gate6|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~16_combout\,
	datab => \corr_long|gate6|Add6~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~15\,
	combout => \corr_long|gate6|Add8~16_combout\,
	cout => \corr_long|gate6|Add8~17\);

-- Location: LCCOMB_X13_Y5_N0
\corr_long|gate6|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~18_combout\ = (\corr_long|gate6|Add10~18_combout\ & ((\corr_long|gate6|Add6~18_combout\ & (\corr_long|gate6|Add8~17\ & VCC)) # (!\corr_long|gate6|Add6~18_combout\ & (!\corr_long|gate6|Add8~17\)))) # 
-- (!\corr_long|gate6|Add10~18_combout\ & ((\corr_long|gate6|Add6~18_combout\ & (!\corr_long|gate6|Add8~17\)) # (!\corr_long|gate6|Add6~18_combout\ & ((\corr_long|gate6|Add8~17\) # (GND)))))
-- \corr_long|gate6|Add8~19\ = CARRY((\corr_long|gate6|Add10~18_combout\ & (!\corr_long|gate6|Add6~18_combout\ & !\corr_long|gate6|Add8~17\)) # (!\corr_long|gate6|Add10~18_combout\ & ((!\corr_long|gate6|Add8~17\) # (!\corr_long|gate6|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~18_combout\,
	datab => \corr_long|gate6|Add6~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~17\,
	combout => \corr_long|gate6|Add8~18_combout\,
	cout => \corr_long|gate6|Add8~19\);

-- Location: DSPOUT_X16_Y3_N2
\corr_long|gate6|Mult1|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y3_N3
\corr_long|gate6|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y3_N20
\corr_long|gate6|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~4_combout\ = ((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\ $ (\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\ $ (!\corr_long|gate6|Add0~3\)))) # (GND)
-- \corr_long|gate6|Add0~5\ = CARRY((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\ & ((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\) # (!\corr_long|gate6|Add0~3\))) # 
-- (!\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\ & (\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\ & !\corr_long|gate6|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\,
	datab => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~3\,
	combout => \corr_long|gate6|Add0~4_combout\,
	cout => \corr_long|gate6|Add0~5\);

-- Location: LCCOMB_X17_Y3_N30
\corr_long|gate6|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~14_combout\ = (\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ & (\corr_long|gate6|Add0~13\ & VCC)) # 
-- (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ & (!\corr_long|gate6|Add0~13\)))) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ & 
-- (!\corr_long|gate6|Add0~13\)) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ & ((\corr_long|gate6|Add0~13\) # (GND)))))
-- \corr_long|gate6|Add0~15\ = CARRY((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\ & (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\ & !\corr_long|gate6|Add0~13\)) # 
-- (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\ & ((!\corr_long|gate6|Add0~13\) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\,
	datab => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~13\,
	combout => \corr_long|gate6|Add0~14_combout\,
	cout => \corr_long|gate6|Add0~15\);

-- Location: LCCOMB_X17_Y2_N2
\corr_long|gate6|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~18_combout\ = (\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ & (\corr_long|gate6|Add0~17\ & VCC)) # 
-- (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ & (!\corr_long|gate6|Add0~17\)))) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ & 
-- (!\corr_long|gate6|Add0~17\)) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ & ((\corr_long|gate6|Add0~17\) # (GND)))))
-- \corr_long|gate6|Add0~19\ = CARRY((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\ & (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\ & !\corr_long|gate6|Add0~17\)) # 
-- (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\ & ((!\corr_long|gate6|Add0~17\) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\,
	datab => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~17\,
	combout => \corr_long|gate6|Add0~18_combout\,
	cout => \corr_long|gate6|Add0~19\);

-- Location: LCCOMB_X17_Y2_N4
\corr_long|gate6|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~20_combout\ = ((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\ $ (\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\ $ (!\corr_long|gate6|Add0~19\)))) # (GND)
-- \corr_long|gate6|Add0~21\ = CARRY((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\ & ((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\) # (!\corr_long|gate6|Add0~19\))) # 
-- (!\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\ & (\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\ & !\corr_long|gate6|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\,
	datab => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~19\,
	combout => \corr_long|gate6|Add0~20_combout\,
	cout => \corr_long|gate6|Add0~21\);

-- Location: LCCOMB_X17_Y2_N6
\corr_long|gate6|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~22_combout\ = (\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ & (\corr_long|gate6|Add0~21\ & VCC)) # 
-- (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ & (!\corr_long|gate6|Add0~21\)))) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ & 
-- (!\corr_long|gate6|Add0~21\)) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ & ((\corr_long|gate6|Add0~21\) # (GND)))))
-- \corr_long|gate6|Add0~23\ = CARRY((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\ & (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\ & !\corr_long|gate6|Add0~21\)) # 
-- (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\ & ((!\corr_long|gate6|Add0~21\) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\,
	datab => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~21\,
	combout => \corr_long|gate6|Add0~22_combout\,
	cout => \corr_long|gate6|Add0~23\);

-- Location: DSPOUT_X16_Y6_N3
\corr_long|gate6|Mult3|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult3|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y6_N2
\corr_long|gate6|Mult2|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult2|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y7_N16
\corr_long|gate6|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~0_combout\ = (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\ & (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\ & 
-- (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\ & VCC))
-- \corr_long|gate6|Add1~1\ = CARRY((\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\ & \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\,
	datab => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\,
	datad => VCC,
	combout => \corr_long|gate6|Add1~0_combout\,
	cout => \corr_long|gate6|Add1~1\);

-- Location: LCCOMB_X17_Y7_N18
\corr_long|gate6|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~2_combout\ = (\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ & (\corr_long|gate6|Add1~1\ & VCC)) # 
-- (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ & (!\corr_long|gate6|Add1~1\)))) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ & 
-- (!\corr_long|gate6|Add1~1\)) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ & ((\corr_long|gate6|Add1~1\) # (GND)))))
-- \corr_long|gate6|Add1~3\ = CARRY((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\ & (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\ & !\corr_long|gate6|Add1~1\)) # 
-- (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\ & ((!\corr_long|gate6|Add1~1\) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\,
	datab => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~1\,
	combout => \corr_long|gate6|Add1~2_combout\,
	cout => \corr_long|gate6|Add1~3\);

-- Location: LCCOMB_X17_Y7_N22
\corr_long|gate6|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~6_combout\ = (\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ & (\corr_long|gate6|Add1~5\ & VCC)) # 
-- (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ & (!\corr_long|gate6|Add1~5\)))) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ & 
-- (!\corr_long|gate6|Add1~5\)) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ & ((\corr_long|gate6|Add1~5\) # (GND)))))
-- \corr_long|gate6|Add1~7\ = CARRY((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\ & (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\ & !\corr_long|gate6|Add1~5\)) # 
-- (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\ & ((!\corr_long|gate6|Add1~5\) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\,
	datab => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~5\,
	combout => \corr_long|gate6|Add1~6_combout\,
	cout => \corr_long|gate6|Add1~7\);

-- Location: LCCOMB_X17_Y7_N24
\corr_long|gate6|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~8_combout\ = ((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\ $ (\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\ $ (!\corr_long|gate6|Add1~7\)))) # (GND)
-- \corr_long|gate6|Add1~9\ = CARRY((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\ & ((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\) # (!\corr_long|gate6|Add1~7\))) # 
-- (!\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\ & (\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\ & !\corr_long|gate6|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\,
	datab => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~7\,
	combout => \corr_long|gate6|Add1~8_combout\,
	cout => \corr_long|gate6|Add1~9\);

-- Location: LCCOMB_X17_Y7_N26
\corr_long|gate6|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~10_combout\ = (\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ & (\corr_long|gate6|Add1~9\ & VCC)) # 
-- (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ & (!\corr_long|gate6|Add1~9\)))) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ & 
-- (!\corr_long|gate6|Add1~9\)) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ & ((\corr_long|gate6|Add1~9\) # (GND)))))
-- \corr_long|gate6|Add1~11\ = CARRY((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\ & (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\ & !\corr_long|gate6|Add1~9\)) # 
-- (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\ & ((!\corr_long|gate6|Add1~9\) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\,
	datab => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~9\,
	combout => \corr_long|gate6|Add1~10_combout\,
	cout => \corr_long|gate6|Add1~11\);

-- Location: LCCOMB_X17_Y7_N28
\corr_long|gate6|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~12_combout\ = ((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\ $ (\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\ $ (!\corr_long|gate6|Add1~11\)))) # (GND)
-- \corr_long|gate6|Add1~13\ = CARRY((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\ & ((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\) # (!\corr_long|gate6|Add1~11\))) # 
-- (!\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\ & (\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\ & !\corr_long|gate6|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\,
	datab => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~11\,
	combout => \corr_long|gate6|Add1~12_combout\,
	cout => \corr_long|gate6|Add1~13\);

-- Location: LCCOMB_X17_Y6_N0
\corr_long|gate6|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~16_combout\ = ((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\ $ (\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\ $ (!\corr_long|gate6|Add1~15\)))) # (GND)
-- \corr_long|gate6|Add1~17\ = CARRY((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\ & ((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\) # (!\corr_long|gate6|Add1~15\))) # 
-- (!\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\ & (\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\ & !\corr_long|gate6|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\,
	datab => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~15\,
	combout => \corr_long|gate6|Add1~16_combout\,
	cout => \corr_long|gate6|Add1~17\);

-- Location: LCCOMB_X17_Y6_N4
\corr_long|gate6|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~20_combout\ = ((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\ $ (\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\ $ (!\corr_long|gate6|Add1~19\)))) # (GND)
-- \corr_long|gate6|Add1~21\ = CARRY((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\ & ((\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\) # (!\corr_long|gate6|Add1~19\))) # 
-- (!\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\ & (\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\ & !\corr_long|gate6|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\,
	datab => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~19\,
	combout => \corr_long|gate6|Add1~20_combout\,
	cout => \corr_long|gate6|Add1~21\);

-- Location: LCCOMB_X18_Y3_N14
\corr_long|gate6|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~0_combout\ = (\corr_long|gate6|Add1~0_combout\ & (\corr_long|gate6|Add0~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add1~0_combout\ & (\corr_long|gate6|Add0~0_combout\ & VCC))
-- \corr_long|gate6|Add2~1\ = CARRY((\corr_long|gate6|Add1~0_combout\ & \corr_long|gate6|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~0_combout\,
	datab => \corr_long|gate6|Add0~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add2~0_combout\,
	cout => \corr_long|gate6|Add2~1\);

-- Location: LCCOMB_X18_Y3_N20
\corr_long|gate6|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~6_combout\ = (\corr_long|gate6|Add1~6_combout\ & ((\corr_long|gate6|Add0~6_combout\ & (\corr_long|gate6|Add2~5\ & VCC)) # (!\corr_long|gate6|Add0~6_combout\ & (!\corr_long|gate6|Add2~5\)))) # (!\corr_long|gate6|Add1~6_combout\ & 
-- ((\corr_long|gate6|Add0~6_combout\ & (!\corr_long|gate6|Add2~5\)) # (!\corr_long|gate6|Add0~6_combout\ & ((\corr_long|gate6|Add2~5\) # (GND)))))
-- \corr_long|gate6|Add2~7\ = CARRY((\corr_long|gate6|Add1~6_combout\ & (!\corr_long|gate6|Add0~6_combout\ & !\corr_long|gate6|Add2~5\)) # (!\corr_long|gate6|Add1~6_combout\ & ((!\corr_long|gate6|Add2~5\) # (!\corr_long|gate6|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~6_combout\,
	datab => \corr_long|gate6|Add0~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~5\,
	combout => \corr_long|gate6|Add2~6_combout\,
	cout => \corr_long|gate6|Add2~7\);

-- Location: LCCOMB_X18_Y3_N24
\corr_long|gate6|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~10_combout\ = (\corr_long|gate6|Add1~10_combout\ & ((\corr_long|gate6|Add0~10_combout\ & (\corr_long|gate6|Add2~9\ & VCC)) # (!\corr_long|gate6|Add0~10_combout\ & (!\corr_long|gate6|Add2~9\)))) # (!\corr_long|gate6|Add1~10_combout\ & 
-- ((\corr_long|gate6|Add0~10_combout\ & (!\corr_long|gate6|Add2~9\)) # (!\corr_long|gate6|Add0~10_combout\ & ((\corr_long|gate6|Add2~9\) # (GND)))))
-- \corr_long|gate6|Add2~11\ = CARRY((\corr_long|gate6|Add1~10_combout\ & (!\corr_long|gate6|Add0~10_combout\ & !\corr_long|gate6|Add2~9\)) # (!\corr_long|gate6|Add1~10_combout\ & ((!\corr_long|gate6|Add2~9\) # (!\corr_long|gate6|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~10_combout\,
	datab => \corr_long|gate6|Add0~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~9\,
	combout => \corr_long|gate6|Add2~10_combout\,
	cout => \corr_long|gate6|Add2~11\);

-- Location: LCCOMB_X18_Y3_N28
\corr_long|gate6|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~14_combout\ = (\corr_long|gate6|Add0~14_combout\ & ((\corr_long|gate6|Add1~14_combout\ & (\corr_long|gate6|Add2~13\ & VCC)) # (!\corr_long|gate6|Add1~14_combout\ & (!\corr_long|gate6|Add2~13\)))) # (!\corr_long|gate6|Add0~14_combout\ 
-- & ((\corr_long|gate6|Add1~14_combout\ & (!\corr_long|gate6|Add2~13\)) # (!\corr_long|gate6|Add1~14_combout\ & ((\corr_long|gate6|Add2~13\) # (GND)))))
-- \corr_long|gate6|Add2~15\ = CARRY((\corr_long|gate6|Add0~14_combout\ & (!\corr_long|gate6|Add1~14_combout\ & !\corr_long|gate6|Add2~13\)) # (!\corr_long|gate6|Add0~14_combout\ & ((!\corr_long|gate6|Add2~13\) # (!\corr_long|gate6|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~14_combout\,
	datab => \corr_long|gate6|Add1~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~13\,
	combout => \corr_long|gate6|Add2~14_combout\,
	cout => \corr_long|gate6|Add2~15\);

-- Location: LCCOMB_X18_Y2_N0
\corr_long|gate6|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~18_combout\ = (\corr_long|gate6|Add0~18_combout\ & ((\corr_long|gate6|Add1~18_combout\ & (\corr_long|gate6|Add2~17\ & VCC)) # (!\corr_long|gate6|Add1~18_combout\ & (!\corr_long|gate6|Add2~17\)))) # (!\corr_long|gate6|Add0~18_combout\ 
-- & ((\corr_long|gate6|Add1~18_combout\ & (!\corr_long|gate6|Add2~17\)) # (!\corr_long|gate6|Add1~18_combout\ & ((\corr_long|gate6|Add2~17\) # (GND)))))
-- \corr_long|gate6|Add2~19\ = CARRY((\corr_long|gate6|Add0~18_combout\ & (!\corr_long|gate6|Add1~18_combout\ & !\corr_long|gate6|Add2~17\)) # (!\corr_long|gate6|Add0~18_combout\ & ((!\corr_long|gate6|Add2~17\) # (!\corr_long|gate6|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~18_combout\,
	datab => \corr_long|gate6|Add1~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~17\,
	combout => \corr_long|gate6|Add2~18_combout\,
	cout => \corr_long|gate6|Add2~19\);

-- Location: LCCOMB_X18_Y2_N2
\corr_long|gate6|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~20_combout\ = ((\corr_long|gate6|Add1~20_combout\ $ (\corr_long|gate6|Add0~20_combout\ $ (!\corr_long|gate6|Add2~19\)))) # (GND)
-- \corr_long|gate6|Add2~21\ = CARRY((\corr_long|gate6|Add1~20_combout\ & ((\corr_long|gate6|Add0~20_combout\) # (!\corr_long|gate6|Add2~19\))) # (!\corr_long|gate6|Add1~20_combout\ & (\corr_long|gate6|Add0~20_combout\ & !\corr_long|gate6|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~20_combout\,
	datab => \corr_long|gate6|Add0~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~19\,
	combout => \corr_long|gate6|Add2~20_combout\,
	cout => \corr_long|gate6|Add2~21\);

-- Location: LCCOMB_X18_Y2_N4
\corr_long|gate6|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~22_combout\ = (\corr_long|gate6|Add0~22_combout\ & ((\corr_long|gate6|Add1~22_combout\ & (\corr_long|gate6|Add2~21\ & VCC)) # (!\corr_long|gate6|Add1~22_combout\ & (!\corr_long|gate6|Add2~21\)))) # (!\corr_long|gate6|Add0~22_combout\ 
-- & ((\corr_long|gate6|Add1~22_combout\ & (!\corr_long|gate6|Add2~21\)) # (!\corr_long|gate6|Add1~22_combout\ & ((\corr_long|gate6|Add2~21\) # (GND)))))
-- \corr_long|gate6|Add2~23\ = CARRY((\corr_long|gate6|Add0~22_combout\ & (!\corr_long|gate6|Add1~22_combout\ & !\corr_long|gate6|Add2~21\)) # (!\corr_long|gate6|Add0~22_combout\ & ((!\corr_long|gate6|Add2~21\) # (!\corr_long|gate6|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~22_combout\,
	datab => \corr_long|gate6|Add1~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~21\,
	combout => \corr_long|gate6|Add2~22_combout\,
	cout => \corr_long|gate6|Add2~23\);

-- Location: DSPOUT_X16_Y5_N2
\corr_long|gate6|Mult5|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult5|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X16_Y4_N3
\corr_long|gate6|Mult4|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult4|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y5_N18
\corr_long|gate6|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~2_combout\ = (\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ & (\corr_long|gate6|Add3~1\ & VCC)) # (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ & 
-- (!\corr_long|gate6|Add3~1\)))) # (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ & (!\corr_long|gate6|Add3~1\)) # (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ & 
-- ((\corr_long|gate6|Add3~1\) # (GND)))))
-- \corr_long|gate6|Add3~3\ = CARRY((\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\ & (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\ & !\corr_long|gate6|Add3~1\)) # (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\ & 
-- ((!\corr_long|gate6|Add3~1\) # (!\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\,
	datab => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~1\,
	combout => \corr_long|gate6|Add3~2_combout\,
	cout => \corr_long|gate6|Add3~3\);

-- Location: LCCOMB_X17_Y5_N20
\corr_long|gate6|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~4_combout\ = ((\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\ $ (\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\ $ (!\corr_long|gate6|Add3~3\)))) # (GND)
-- \corr_long|gate6|Add3~5\ = CARRY((\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\ & ((\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\) # (!\corr_long|gate6|Add3~3\))) # (!\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\ & 
-- (\corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\ & !\corr_long|gate6|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\,
	datab => \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~3\,
	combout => \corr_long|gate6|Add3~4_combout\,
	cout => \corr_long|gate6|Add3~5\);

-- Location: LCCOMB_X17_Y5_N24
\corr_long|gate6|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~8_combout\ = ((\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\ $ (\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\ $ (!\corr_long|gate6|Add3~7\)))) # (GND)
-- \corr_long|gate6|Add3~9\ = CARRY((\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\ & ((\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\) # (!\corr_long|gate6|Add3~7\))) # (!\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\ & 
-- (\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\ & !\corr_long|gate6|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\,
	datab => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~7\,
	combout => \corr_long|gate6|Add3~8_combout\,
	cout => \corr_long|gate6|Add3~9\);

-- Location: LCCOMB_X17_Y5_N28
\corr_long|gate6|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~12_combout\ = ((\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\ $ (\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\ $ (!\corr_long|gate6|Add3~11\)))) # (GND)
-- \corr_long|gate6|Add3~13\ = CARRY((\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\ & ((\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\) # (!\corr_long|gate6|Add3~11\))) # (!\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\ & 
-- (\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\ & !\corr_long|gate6|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\,
	datab => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~11\,
	combout => \corr_long|gate6|Add3~12_combout\,
	cout => \corr_long|gate6|Add3~13\);

-- Location: LCCOMB_X17_Y4_N0
\corr_long|gate6|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~16_combout\ = ((\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\ $ (\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\ $ (!\corr_long|gate6|Add3~15\)))) # (GND)
-- \corr_long|gate6|Add3~17\ = CARRY((\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\ & ((\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\) # (!\corr_long|gate6|Add3~15\))) # (!\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\ & 
-- (\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\ & !\corr_long|gate6|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\,
	datab => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~15\,
	combout => \corr_long|gate6|Add3~16_combout\,
	cout => \corr_long|gate6|Add3~17\);

-- Location: LCCOMB_X10_Y3_N16
\corr_long|gate6|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~2_combout\ = (\corr_long|gate6|Add3~2_combout\ & ((\corr_long|gate6|Add2~2_combout\ & (\corr_long|gate6|Add4~1\ & VCC)) # (!\corr_long|gate6|Add2~2_combout\ & (!\corr_long|gate6|Add4~1\)))) # (!\corr_long|gate6|Add3~2_combout\ & 
-- ((\corr_long|gate6|Add2~2_combout\ & (!\corr_long|gate6|Add4~1\)) # (!\corr_long|gate6|Add2~2_combout\ & ((\corr_long|gate6|Add4~1\) # (GND)))))
-- \corr_long|gate6|Add4~3\ = CARRY((\corr_long|gate6|Add3~2_combout\ & (!\corr_long|gate6|Add2~2_combout\ & !\corr_long|gate6|Add4~1\)) # (!\corr_long|gate6|Add3~2_combout\ & ((!\corr_long|gate6|Add4~1\) # (!\corr_long|gate6|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~2_combout\,
	datab => \corr_long|gate6|Add2~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~1\,
	combout => \corr_long|gate6|Add4~2_combout\,
	cout => \corr_long|gate6|Add4~3\);

-- Location: LCCOMB_X10_Y3_N20
\corr_long|gate6|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~6_combout\ = (\corr_long|gate6|Add2~6_combout\ & ((\corr_long|gate6|Add3~6_combout\ & (\corr_long|gate6|Add4~5\ & VCC)) # (!\corr_long|gate6|Add3~6_combout\ & (!\corr_long|gate6|Add4~5\)))) # (!\corr_long|gate6|Add2~6_combout\ & 
-- ((\corr_long|gate6|Add3~6_combout\ & (!\corr_long|gate6|Add4~5\)) # (!\corr_long|gate6|Add3~6_combout\ & ((\corr_long|gate6|Add4~5\) # (GND)))))
-- \corr_long|gate6|Add4~7\ = CARRY((\corr_long|gate6|Add2~6_combout\ & (!\corr_long|gate6|Add3~6_combout\ & !\corr_long|gate6|Add4~5\)) # (!\corr_long|gate6|Add2~6_combout\ & ((!\corr_long|gate6|Add4~5\) # (!\corr_long|gate6|Add3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~6_combout\,
	datab => \corr_long|gate6|Add3~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~5\,
	combout => \corr_long|gate6|Add4~6_combout\,
	cout => \corr_long|gate6|Add4~7\);

-- Location: LCCOMB_X10_Y3_N26
\corr_long|gate6|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~12_combout\ = ((\corr_long|gate6|Add3~12_combout\ $ (\corr_long|gate6|Add2~12_combout\ $ (!\corr_long|gate6|Add4~11\)))) # (GND)
-- \corr_long|gate6|Add4~13\ = CARRY((\corr_long|gate6|Add3~12_combout\ & ((\corr_long|gate6|Add2~12_combout\) # (!\corr_long|gate6|Add4~11\))) # (!\corr_long|gate6|Add3~12_combout\ & (\corr_long|gate6|Add2~12_combout\ & !\corr_long|gate6|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~12_combout\,
	datab => \corr_long|gate6|Add2~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~11\,
	combout => \corr_long|gate6|Add4~12_combout\,
	cout => \corr_long|gate6|Add4~13\);

-- Location: LCCOMB_X10_Y2_N2
\corr_long|gate6|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~20_combout\ = ((\corr_long|gate6|Add2~20_combout\ $ (\corr_long|gate6|Add3~20_combout\ $ (!\corr_long|gate6|Add4~19\)))) # (GND)
-- \corr_long|gate6|Add4~21\ = CARRY((\corr_long|gate6|Add2~20_combout\ & ((\corr_long|gate6|Add3~20_combout\) # (!\corr_long|gate6|Add4~19\))) # (!\corr_long|gate6|Add2~20_combout\ & (\corr_long|gate6|Add3~20_combout\ & !\corr_long|gate6|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~20_combout\,
	datab => \corr_long|gate6|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~19\,
	combout => \corr_long|gate6|Add4~20_combout\,
	cout => \corr_long|gate6|Add4~21\);

-- Location: LCCOMB_X10_Y2_N4
\corr_long|gate6|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~22_combout\ = (\corr_long|gate6|Add2~22_combout\ & ((\corr_long|gate6|Add3~22_combout\ & (\corr_long|gate6|Add4~21\ & VCC)) # (!\corr_long|gate6|Add3~22_combout\ & (!\corr_long|gate6|Add4~21\)))) # (!\corr_long|gate6|Add2~22_combout\ 
-- & ((\corr_long|gate6|Add3~22_combout\ & (!\corr_long|gate6|Add4~21\)) # (!\corr_long|gate6|Add3~22_combout\ & ((\corr_long|gate6|Add4~21\) # (GND)))))
-- \corr_long|gate6|Add4~23\ = CARRY((\corr_long|gate6|Add2~22_combout\ & (!\corr_long|gate6|Add3~22_combout\ & !\corr_long|gate6|Add4~21\)) # (!\corr_long|gate6|Add2~22_combout\ & ((!\corr_long|gate6|Add4~21\) # (!\corr_long|gate6|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~22_combout\,
	datab => \corr_long|gate6|Add3~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~21\,
	combout => \corr_long|gate6|Add4~22_combout\,
	cout => \corr_long|gate6|Add4~23\);

-- Location: LCCOMB_X9_Y6_N26
\corr_long|gate6|output[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[6]~31_combout\ = ((\corr_long|gate6|Add4~12_combout\ $ (\corr_long|gate6|Add8~12_combout\ $ (!\corr_long|gate6|output[5]~30\)))) # (GND)
-- \corr_long|gate6|output[6]~32\ = CARRY((\corr_long|gate6|Add4~12_combout\ & ((\corr_long|gate6|Add8~12_combout\) # (!\corr_long|gate6|output[5]~30\))) # (!\corr_long|gate6|Add4~12_combout\ & (\corr_long|gate6|Add8~12_combout\ & 
-- !\corr_long|gate6|output[5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~12_combout\,
	datab => \corr_long|gate6|Add8~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[5]~30\,
	combout => \corr_long|gate6|output[6]~31_combout\,
	cout => \corr_long|gate6|output[6]~32\);

-- Location: LCCOMB_X9_Y5_N4
\corr_long|gate6|output[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[11]~41_combout\ = (\corr_long|gate6|Add4~22_combout\ & ((\corr_long|gate6|Add8~22_combout\ & (\corr_long|gate6|output[10]~40\ & VCC)) # (!\corr_long|gate6|Add8~22_combout\ & (!\corr_long|gate6|output[10]~40\)))) # 
-- (!\corr_long|gate6|Add4~22_combout\ & ((\corr_long|gate6|Add8~22_combout\ & (!\corr_long|gate6|output[10]~40\)) # (!\corr_long|gate6|Add8~22_combout\ & ((\corr_long|gate6|output[10]~40\) # (GND)))))
-- \corr_long|gate6|output[11]~42\ = CARRY((\corr_long|gate6|Add4~22_combout\ & (!\corr_long|gate6|Add8~22_combout\ & !\corr_long|gate6|output[10]~40\)) # (!\corr_long|gate6|Add4~22_combout\ & ((!\corr_long|gate6|output[10]~40\) # 
-- (!\corr_long|gate6|Add8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~22_combout\,
	datab => \corr_long|gate6|Add8~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[10]~40\,
	combout => \corr_long|gate6|output[11]~41_combout\,
	cout => \corr_long|gate6|output[11]~42\);

-- Location: LCCOMB_X26_Y7_N6
\ADC_Manager1|counter[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[3]~38_combout\ = (\ADC_Manager1|counter\(3) & (!\ADC_Manager1|counter[2]~37\)) # (!\ADC_Manager1|counter\(3) & ((\ADC_Manager1|counter[2]~37\) # (GND)))
-- \ADC_Manager1|counter[3]~39\ = CARRY((!\ADC_Manager1|counter[2]~37\) # (!\ADC_Manager1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|counter[2]~37\,
	combout => \ADC_Manager1|counter[3]~38_combout\,
	cout => \ADC_Manager1|counter[3]~39\);

-- Location: LCCOMB_X26_Y7_N12
\ADC_Manager1|counter[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[6]~44_combout\ = (\ADC_Manager1|counter\(6) & (\ADC_Manager1|counter[5]~43\ $ (GND))) # (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter[5]~43\ & VCC))
-- \ADC_Manager1|counter[6]~45\ = CARRY((\ADC_Manager1|counter\(6) & !\ADC_Manager1|counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|counter[5]~43\,
	combout => \ADC_Manager1|counter[6]~44_combout\,
	cout => \ADC_Manager1|counter[6]~45\);

-- Location: LCCOMB_X26_Y7_N24
\ADC_Manager1|counter[12]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[12]~56_combout\ = (\ADC_Manager1|counter\(12) & (\ADC_Manager1|counter[11]~55\ $ (GND))) # (!\ADC_Manager1|counter\(12) & (!\ADC_Manager1|counter[11]~55\ & VCC))
-- \ADC_Manager1|counter[12]~57\ = CARRY((\ADC_Manager1|counter\(12) & !\ADC_Manager1|counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|counter[11]~55\,
	combout => \ADC_Manager1|counter[12]~56_combout\,
	cout => \ADC_Manager1|counter[12]~57\);

-- Location: LCCOMB_X26_Y6_N10
\ADC_Manager1|counter[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[21]~74_combout\ = (\ADC_Manager1|counter\(21) & (!\ADC_Manager1|counter[20]~73\)) # (!\ADC_Manager1|counter\(21) & ((\ADC_Manager1|counter[20]~73\) # (GND)))
-- \ADC_Manager1|counter[21]~75\ = CARRY((!\ADC_Manager1|counter[20]~73\) # (!\ADC_Manager1|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|counter[20]~73\,
	combout => \ADC_Manager1|counter[21]~74_combout\,
	cout => \ADC_Manager1|counter[21]~75\);

-- Location: LCCOMB_X26_Y6_N12
\ADC_Manager1|counter[22]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[22]~76_combout\ = (\ADC_Manager1|counter\(22) & (\ADC_Manager1|counter[21]~75\ $ (GND))) # (!\ADC_Manager1|counter\(22) & (!\ADC_Manager1|counter[21]~75\ & VCC))
-- \ADC_Manager1|counter[22]~77\ = CARRY((\ADC_Manager1|counter\(22) & !\ADC_Manager1|counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datad => VCC,
	cin => \ADC_Manager1|counter[21]~75\,
	combout => \ADC_Manager1|counter[22]~76_combout\,
	cout => \ADC_Manager1|counter[22]~77\);

-- Location: LCCOMB_X26_Y6_N28
\ADC_Manager1|counter[30]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[30]~92_combout\ = (\ADC_Manager1|counter\(30) & (\ADC_Manager1|counter[29]~91\ $ (GND))) # (!\ADC_Manager1|counter\(30) & (!\ADC_Manager1|counter[29]~91\ & VCC))
-- \ADC_Manager1|counter[30]~93\ = CARRY((\ADC_Manager1|counter\(30) & !\ADC_Manager1|counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|counter[29]~91\,
	combout => \ADC_Manager1|counter[30]~92_combout\,
	cout => \ADC_Manager1|counter[30]~93\);

-- Location: LCCOMB_X26_Y6_N30
\ADC_Manager1|counter[31]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[31]~94_combout\ = \ADC_Manager1|counter[30]~93\ $ (\ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|counter\(31),
	cin => \ADC_Manager1|counter[30]~93\,
	combout => \ADC_Manager1|counter[31]~94_combout\);

-- Location: LCCOMB_X26_Y12_N10
\ADC_Manager1|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~10_combout\ = (\ADC_Manager1|data_counts\(5) & (!\ADC_Manager1|Add0~9\)) # (!\ADC_Manager1|data_counts\(5) & ((\ADC_Manager1|Add0~9\) # (GND)))
-- \ADC_Manager1|Add0~11\ = CARRY((!\ADC_Manager1|Add0~9\) # (!\ADC_Manager1|data_counts\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(5),
	datad => VCC,
	cin => \ADC_Manager1|Add0~9\,
	combout => \ADC_Manager1|Add0~10_combout\,
	cout => \ADC_Manager1|Add0~11\);

-- Location: LCCOMB_X26_Y12_N12
\ADC_Manager1|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~12_combout\ = (\ADC_Manager1|data_counts\(6) & (\ADC_Manager1|Add0~11\ $ (GND))) # (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|Add0~11\ & VCC))
-- \ADC_Manager1|Add0~13\ = CARRY((\ADC_Manager1|data_counts\(6) & !\ADC_Manager1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(6),
	datad => VCC,
	cin => \ADC_Manager1|Add0~11\,
	combout => \ADC_Manager1|Add0~12_combout\,
	cout => \ADC_Manager1|Add0~13\);

-- Location: LCCOMB_X26_Y12_N16
\ADC_Manager1|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~16_combout\ = (\ADC_Manager1|data_counts\(8) & (\ADC_Manager1|Add0~15\ $ (GND))) # (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|Add0~15\ & VCC))
-- \ADC_Manager1|Add0~17\ = CARRY((\ADC_Manager1|data_counts\(8) & !\ADC_Manager1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datad => VCC,
	cin => \ADC_Manager1|Add0~15\,
	combout => \ADC_Manager1|Add0~16_combout\,
	cout => \ADC_Manager1|Add0~17\);

-- Location: LCCOMB_X26_Y11_N6
\ADC_Manager1|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~38_combout\ = (\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|Add0~37\)) # (!\ADC_Manager1|data_counts\(19) & ((\ADC_Manager1|Add0~37\) # (GND)))
-- \ADC_Manager1|Add0~39\ = CARRY((!\ADC_Manager1|Add0~37\) # (!\ADC_Manager1|data_counts\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(19),
	datad => VCC,
	cin => \ADC_Manager1|Add0~37\,
	combout => \ADC_Manager1|Add0~38_combout\,
	cout => \ADC_Manager1|Add0~39\);

-- Location: LCCOMB_X26_Y11_N10
\ADC_Manager1|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~42_combout\ = (\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|Add0~41\)) # (!\ADC_Manager1|data_counts\(21) & ((\ADC_Manager1|Add0~41\) # (GND)))
-- \ADC_Manager1|Add0~43\ = CARRY((!\ADC_Manager1|Add0~41\) # (!\ADC_Manager1|data_counts\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(21),
	datad => VCC,
	cin => \ADC_Manager1|Add0~41\,
	combout => \ADC_Manager1|Add0~42_combout\,
	cout => \ADC_Manager1|Add0~43\);

-- Location: LCCOMB_X26_Y11_N12
\ADC_Manager1|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~44_combout\ = (\ADC_Manager1|data_counts\(22) & (\ADC_Manager1|Add0~43\ $ (GND))) # (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|Add0~43\ & VCC))
-- \ADC_Manager1|Add0~45\ = CARRY((\ADC_Manager1|data_counts\(22) & !\ADC_Manager1|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datad => VCC,
	cin => \ADC_Manager1|Add0~43\,
	combout => \ADC_Manager1|Add0~44_combout\,
	cout => \ADC_Manager1|Add0~45\);

-- Location: LCCOMB_X26_Y11_N16
\ADC_Manager1|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~48_combout\ = (\ADC_Manager1|data_counts\(24) & (\ADC_Manager1|Add0~47\ $ (GND))) # (!\ADC_Manager1|data_counts\(24) & (!\ADC_Manager1|Add0~47\ & VCC))
-- \ADC_Manager1|Add0~49\ = CARRY((\ADC_Manager1|data_counts\(24) & !\ADC_Manager1|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(24),
	datad => VCC,
	cin => \ADC_Manager1|Add0~47\,
	combout => \ADC_Manager1|Add0~48_combout\,
	cout => \ADC_Manager1|Add0~49\);

-- Location: LCFF_X12_Y1_N21
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1));

-- Location: LCFF_X12_Y1_N19
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0));

-- Location: LCCOMB_X4_Y4_N20
\UART_Controller_1|uart_clk_divider|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~20_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(10) & (\UART_Controller_1|uart_clk_divider|Add1~19\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(10) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~19\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~21\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(10) & !\UART_Controller_1|uart_clk_divider|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(10),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~19\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~21\);

-- Location: LCCOMB_X4_Y4_N24
\UART_Controller_1|uart_clk_divider|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~24_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(12) & (\UART_Controller_1|uart_clk_divider|Add1~23\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(12) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~23\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~25\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(12) & !\UART_Controller_1|uart_clk_divider|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(12),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~23\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~25\);

-- Location: LCFF_X8_Y5_N19
\corr_long|output_56[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[19]~78_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(19));

-- Location: LCFF_X8_Y5_N17
\corr_long|output_56[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[18]~76_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(18));

-- Location: LCFF_X8_Y5_N15
\corr_long|output_56[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[17]~74_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(17));

-- Location: LCFF_X8_Y5_N13
\corr_long|output_56[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[16]~72_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(16));

-- Location: LCFF_X8_Y5_N11
\corr_long|output_56[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[15]~70_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(15));

-- Location: LCFF_X8_Y5_N5
\corr_long|output_56[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[12]~64_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(12));

-- Location: LCCOMB_X8_Y8_N4
\corr_long|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~24_combout\ = ((\corr_long|output_56\(12) $ (\corr_long|gate5|output[12]~43_combout\ $ (!\corr_long|Add0~23\)))) # (GND)
-- \corr_long|Add0~25\ = CARRY((\corr_long|output_56\(12) & ((\corr_long|gate5|output[12]~43_combout\) # (!\corr_long|Add0~23\))) # (!\corr_long|output_56\(12) & (\corr_long|gate5|output[12]~43_combout\ & !\corr_long|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(12),
	datab => \corr_long|gate5|output[12]~43_combout\,
	datad => VCC,
	cin => \corr_long|Add0~23\,
	combout => \corr_long|Add0~24_combout\,
	cout => \corr_long|Add0~25\);

-- Location: LCCOMB_X8_Y8_N8
\corr_long|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~28_combout\ = ((\corr_long|gate5|output[14]~47_combout\ $ (\corr_long|output_56\(14) $ (!\corr_long|Add0~27\)))) # (GND)
-- \corr_long|Add0~29\ = CARRY((\corr_long|gate5|output[14]~47_combout\ & ((\corr_long|output_56\(14)) # (!\corr_long|Add0~27\))) # (!\corr_long|gate5|output[14]~47_combout\ & (\corr_long|output_56\(14) & !\corr_long|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]~47_combout\,
	datab => \corr_long|output_56\(14),
	datad => VCC,
	cin => \corr_long|Add0~27\,
	combout => \corr_long|Add0~28_combout\,
	cout => \corr_long|Add0~29\);

-- Location: LCCOMB_X8_Y8_N14
\corr_long|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~34_combout\ = (\corr_long|output_56\(17) & ((\corr_long|gate5|output[17]~53_combout\ & (\corr_long|Add0~33\ & VCC)) # (!\corr_long|gate5|output[17]~53_combout\ & (!\corr_long|Add0~33\)))) # (!\corr_long|output_56\(17) & 
-- ((\corr_long|gate5|output[17]~53_combout\ & (!\corr_long|Add0~33\)) # (!\corr_long|gate5|output[17]~53_combout\ & ((\corr_long|Add0~33\) # (GND)))))
-- \corr_long|Add0~35\ = CARRY((\corr_long|output_56\(17) & (!\corr_long|gate5|output[17]~53_combout\ & !\corr_long|Add0~33\)) # (!\corr_long|output_56\(17) & ((!\corr_long|Add0~33\) # (!\corr_long|gate5|output[17]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(17),
	datab => \corr_long|gate5|output[17]~53_combout\,
	datad => VCC,
	cin => \corr_long|Add0~33\,
	combout => \corr_long|Add0~34_combout\,
	cout => \corr_long|Add0~35\);

-- Location: LCCOMB_X9_Y8_N8
\corr_long|f_output[14]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[14]~49_combout\ = ((\corr_long|f_output[14]_OTERM2547\ $ (\corr_long|f_output[14]_OTERM2563\ $ (!\corr_long|f_output[13]~48\)))) # (GND)
-- \corr_long|f_output[14]~50\ = CARRY((\corr_long|f_output[14]_OTERM2547\ & ((\corr_long|f_output[14]_OTERM2563\) # (!\corr_long|f_output[13]~48\))) # (!\corr_long|f_output[14]_OTERM2547\ & (\corr_long|f_output[14]_OTERM2563\ & 
-- !\corr_long|f_output[13]~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[14]_OTERM2547\,
	datab => \corr_long|f_output[14]_OTERM2563\,
	datad => VCC,
	cin => \corr_long|f_output[13]~48\,
	combout => \corr_long|f_output[14]~49_combout\,
	cout => \corr_long|f_output[14]~50\);

-- Location: LCCOMB_X9_Y8_N10
\corr_long|f_output[15]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[15]~51_combout\ = (\corr_long|f_output[15]_OTERM2565\ & ((\corr_long|f_output[15]_OTERM2549\ & (\corr_long|f_output[14]~50\ & VCC)) # (!\corr_long|f_output[15]_OTERM2549\ & (!\corr_long|f_output[14]~50\)))) # 
-- (!\corr_long|f_output[15]_OTERM2565\ & ((\corr_long|f_output[15]_OTERM2549\ & (!\corr_long|f_output[14]~50\)) # (!\corr_long|f_output[15]_OTERM2549\ & ((\corr_long|f_output[14]~50\) # (GND)))))
-- \corr_long|f_output[15]~52\ = CARRY((\corr_long|f_output[15]_OTERM2565\ & (!\corr_long|f_output[15]_OTERM2549\ & !\corr_long|f_output[14]~50\)) # (!\corr_long|f_output[15]_OTERM2565\ & ((!\corr_long|f_output[14]~50\) # 
-- (!\corr_long|f_output[15]_OTERM2549\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[15]_OTERM2565\,
	datab => \corr_long|f_output[15]_OTERM2549\,
	datad => VCC,
	cin => \corr_long|f_output[14]~50\,
	combout => \corr_long|f_output[15]~51_combout\,
	cout => \corr_long|f_output[15]~52\);

-- Location: LCCOMB_X9_Y8_N16
\corr_long|f_output[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[18]~57_combout\ = ((\corr_long|f_output[18]_OTERM2571\ $ (\corr_long|f_output[18]_OTERM2555\ $ (!\corr_long|f_output[17]~56\)))) # (GND)
-- \corr_long|f_output[18]~58\ = CARRY((\corr_long|f_output[18]_OTERM2571\ & ((\corr_long|f_output[18]_OTERM2555\) # (!\corr_long|f_output[17]~56\))) # (!\corr_long|f_output[18]_OTERM2571\ & (\corr_long|f_output[18]_OTERM2555\ & 
-- !\corr_long|f_output[17]~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[18]_OTERM2571\,
	datab => \corr_long|f_output[18]_OTERM2555\,
	datad => VCC,
	cin => \corr_long|f_output[17]~56\,
	combout => \corr_long|f_output[18]~57_combout\,
	cout => \corr_long|f_output[18]~58\);

-- Location: LCCOMB_X12_Y1_N18
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ (((VCC) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0) $ 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X12_Y1_N20
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # ((GND))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: M4K_X11_Y12
\ram1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y11
\ram1|altsyncram_component|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 37,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 37,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y4
\ram2|altsyncram_component|auto_generated|ram_block1a96\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 96,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 96,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y6
\ram2|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y8
\ram2|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 40,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y5
\ram2|altsyncram_component|auto_generated|ram_block1a58\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 58,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 58,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M4K_X11_Y3
\ram2|altsyncram_component|auto_generated|ram_block1a76\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 76,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 76,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portbdatain => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAIN_bus\,
	portaaddr => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\,
	portbdataout => \ram2|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X8_Y5_N4
\corr_long|output_56[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[12]~64_combout\ = ((\corr_long|gate6|output[12]~43_combout\ $ (\corr_long|gate5|output[12]~43_combout\ $ (!\corr_long|output_56[11]~63\)))) # (GND)
-- \corr_long|output_56[12]~65\ = CARRY((\corr_long|gate6|output[12]~43_combout\ & ((\corr_long|gate5|output[12]~43_combout\) # (!\corr_long|output_56[11]~63\))) # (!\corr_long|gate6|output[12]~43_combout\ & (\corr_long|gate5|output[12]~43_combout\ & 
-- !\corr_long|output_56[11]~63\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]~43_combout\,
	datab => \corr_long|gate5|output[12]~43_combout\,
	datad => VCC,
	cin => \corr_long|output_56[11]~63\,
	combout => \corr_long|output_56[12]~64_combout\,
	cout => \corr_long|output_56[12]~65\);

-- Location: LCCOMB_X8_Y5_N8
\corr_long|output_56[14]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[14]~68_combout\ = ((\corr_long|gate5|output[14]~47_combout\ $ (\corr_long|gate6|output[14]~47_combout\ $ (!\corr_long|output_56[13]~67\)))) # (GND)
-- \corr_long|output_56[14]~69\ = CARRY((\corr_long|gate5|output[14]~47_combout\ & ((\corr_long|gate6|output[14]~47_combout\) # (!\corr_long|output_56[13]~67\))) # (!\corr_long|gate5|output[14]~47_combout\ & (\corr_long|gate6|output[14]~47_combout\ & 
-- !\corr_long|output_56[13]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]~47_combout\,
	datab => \corr_long|gate6|output[14]~47_combout\,
	datad => VCC,
	cin => \corr_long|output_56[13]~67\,
	combout => \corr_long|output_56[14]~68_combout\,
	cout => \corr_long|output_56[14]~69\);

-- Location: LCCOMB_X8_Y5_N10
\corr_long|output_56[15]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[15]~70_combout\ = (\corr_long|gate5|output[15]~49_combout\ & ((\corr_long|gate6|output[15]~49_combout\ & (\corr_long|output_56[14]~69\ & VCC)) # (!\corr_long|gate6|output[15]~49_combout\ & (!\corr_long|output_56[14]~69\)))) # 
-- (!\corr_long|gate5|output[15]~49_combout\ & ((\corr_long|gate6|output[15]~49_combout\ & (!\corr_long|output_56[14]~69\)) # (!\corr_long|gate6|output[15]~49_combout\ & ((\corr_long|output_56[14]~69\) # (GND)))))
-- \corr_long|output_56[15]~71\ = CARRY((\corr_long|gate5|output[15]~49_combout\ & (!\corr_long|gate6|output[15]~49_combout\ & !\corr_long|output_56[14]~69\)) # (!\corr_long|gate5|output[15]~49_combout\ & ((!\corr_long|output_56[14]~69\) # 
-- (!\corr_long|gate6|output[15]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]~49_combout\,
	datab => \corr_long|gate6|output[15]~49_combout\,
	datad => VCC,
	cin => \corr_long|output_56[14]~69\,
	combout => \corr_long|output_56[15]~70_combout\,
	cout => \corr_long|output_56[15]~71\);

-- Location: LCCOMB_X8_Y5_N12
\corr_long|output_56[16]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[16]~72_combout\ = ((\corr_long|gate5|output[16]~51_combout\ $ (\corr_long|gate6|output[16]~51_combout\ $ (!\corr_long|output_56[15]~71\)))) # (GND)
-- \corr_long|output_56[16]~73\ = CARRY((\corr_long|gate5|output[16]~51_combout\ & ((\corr_long|gate6|output[16]~51_combout\) # (!\corr_long|output_56[15]~71\))) # (!\corr_long|gate5|output[16]~51_combout\ & (\corr_long|gate6|output[16]~51_combout\ & 
-- !\corr_long|output_56[15]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[16]~51_combout\,
	datab => \corr_long|gate6|output[16]~51_combout\,
	datad => VCC,
	cin => \corr_long|output_56[15]~71\,
	combout => \corr_long|output_56[16]~72_combout\,
	cout => \corr_long|output_56[16]~73\);

-- Location: LCCOMB_X8_Y5_N14
\corr_long|output_56[17]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[17]~74_combout\ = (\corr_long|gate6|output[17]~53_combout\ & ((\corr_long|gate5|output[17]~53_combout\ & (\corr_long|output_56[16]~73\ & VCC)) # (!\corr_long|gate5|output[17]~53_combout\ & (!\corr_long|output_56[16]~73\)))) # 
-- (!\corr_long|gate6|output[17]~53_combout\ & ((\corr_long|gate5|output[17]~53_combout\ & (!\corr_long|output_56[16]~73\)) # (!\corr_long|gate5|output[17]~53_combout\ & ((\corr_long|output_56[16]~73\) # (GND)))))
-- \corr_long|output_56[17]~75\ = CARRY((\corr_long|gate6|output[17]~53_combout\ & (!\corr_long|gate5|output[17]~53_combout\ & !\corr_long|output_56[16]~73\)) # (!\corr_long|gate6|output[17]~53_combout\ & ((!\corr_long|output_56[16]~73\) # 
-- (!\corr_long|gate5|output[17]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[17]~53_combout\,
	datab => \corr_long|gate5|output[17]~53_combout\,
	datad => VCC,
	cin => \corr_long|output_56[16]~73\,
	combout => \corr_long|output_56[17]~74_combout\,
	cout => \corr_long|output_56[17]~75\);

-- Location: LCCOMB_X8_Y5_N16
\corr_long|output_56[18]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[18]~76_combout\ = ((\corr_long|gate6|output[18]~55_combout\ $ (\corr_long|gate5|output[18]~55_combout\ $ (!\corr_long|output_56[17]~75\)))) # (GND)
-- \corr_long|output_56[18]~77\ = CARRY((\corr_long|gate6|output[18]~55_combout\ & ((\corr_long|gate5|output[18]~55_combout\) # (!\corr_long|output_56[17]~75\))) # (!\corr_long|gate6|output[18]~55_combout\ & (\corr_long|gate5|output[18]~55_combout\ & 
-- !\corr_long|output_56[17]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[18]~55_combout\,
	datab => \corr_long|gate5|output[18]~55_combout\,
	datad => VCC,
	cin => \corr_long|output_56[17]~75\,
	combout => \corr_long|output_56[18]~76_combout\,
	cout => \corr_long|output_56[18]~77\);

-- Location: LCCOMB_X8_Y5_N18
\corr_long|output_56[19]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[19]~78_combout\ = \corr_long|output_56[18]~77\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|output_56[18]~77\,
	combout => \corr_long|output_56[19]~78_combout\);

-- Location: LCCOMB_X17_Y12_N8
\corr_long|gate5|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~24_combout\ = ((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\ $ (\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\ $ (!\corr_long|gate5|Add7~23\)))) # (GND)
-- \corr_long|gate5|Add7~25\ = CARRY((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\ & ((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\) # (!\corr_long|gate5|Add7~23\))) # 
-- (!\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\ & (\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\ & !\corr_long|gate5|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\,
	datab => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~23\,
	combout => \corr_long|gate5|Add7~24_combout\,
	cout => \corr_long|gate5|Add7~25\);

-- Location: LCCOMB_X17_Y12_N10
\corr_long|gate5|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~26_combout\ = (\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ & (\corr_long|gate5|Add7~25\ & VCC)) # 
-- (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ & (!\corr_long|gate5|Add7~25\)))) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ & 
-- (!\corr_long|gate5|Add7~25\)) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ & ((\corr_long|gate5|Add7~25\) # (GND)))))
-- \corr_long|gate5|Add7~27\ = CARRY((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\ & (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\ & !\corr_long|gate5|Add7~25\)) # 
-- (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\ & ((!\corr_long|gate5|Add7~25\) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\,
	datab => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~25\,
	combout => \corr_long|gate5|Add7~26_combout\,
	cout => \corr_long|gate5|Add7~27\);

-- Location: LCCOMB_X17_Y12_N12
\corr_long|gate5|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~28_combout\ = ((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\ $ (\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\ $ (!\corr_long|gate5|Add7~27\)))) # (GND)
-- \corr_long|gate5|Add7~29\ = CARRY((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\ & ((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\) # (!\corr_long|gate5|Add7~27\))) # 
-- (!\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\ & (\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\ & !\corr_long|gate5|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\,
	datab => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~27\,
	combout => \corr_long|gate5|Add7~28_combout\,
	cout => \corr_long|gate5|Add7~29\);

-- Location: LCCOMB_X17_Y12_N14
\corr_long|gate5|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~30_combout\ = (\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ & (\corr_long|gate5|Add7~29\ & VCC)) # 
-- (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ & (!\corr_long|gate5|Add7~29\)))) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ & 
-- (!\corr_long|gate5|Add7~29\)) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ & ((\corr_long|gate5|Add7~29\) # (GND)))))
-- \corr_long|gate5|Add7~31\ = CARRY((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\ & (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\ & !\corr_long|gate5|Add7~29\)) # 
-- (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\ & ((!\corr_long|gate5|Add7~29\) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\,
	datab => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~29\,
	combout => \corr_long|gate5|Add7~30_combout\,
	cout => \corr_long|gate5|Add7~31\);

-- Location: LCCOMB_X15_Y8_N14
\corr_long|gate5|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~30_combout\ = (\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ & (\corr_long|gate5|Add5~29\ & VCC)) # 
-- (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ & (!\corr_long|gate5|Add5~29\)))) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ & 
-- (!\corr_long|gate5|Add5~29\)) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ & ((\corr_long|gate5|Add5~29\) # (GND)))))
-- \corr_long|gate5|Add5~31\ = CARRY((\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\ & (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\ & !\corr_long|gate5|Add5~29\)) # 
-- (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\ & ((!\corr_long|gate5|Add5~29\) # (!\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\,
	datab => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~29\,
	combout => \corr_long|gate5|Add5~30_combout\,
	cout => \corr_long|gate5|Add5~31\);

-- Location: LCCOMB_X15_Y8_N16
\corr_long|gate5|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~32_combout\ = !\corr_long|gate5|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add5~31\,
	combout => \corr_long|gate5|Add5~32_combout\);

-- Location: LCCOMB_X14_Y8_N6
\corr_long|gate5|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~24_combout\ = ((\corr_long|gate5|Add7~24_combout\ $ (\corr_long|gate5|Add5~24_combout\ $ (!\corr_long|gate5|Add6~23\)))) # (GND)
-- \corr_long|gate5|Add6~25\ = CARRY((\corr_long|gate5|Add7~24_combout\ & ((\corr_long|gate5|Add5~24_combout\) # (!\corr_long|gate5|Add6~23\))) # (!\corr_long|gate5|Add7~24_combout\ & (\corr_long|gate5|Add5~24_combout\ & !\corr_long|gate5|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~24_combout\,
	datab => \corr_long|gate5|Add5~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~23\,
	combout => \corr_long|gate5|Add6~24_combout\,
	cout => \corr_long|gate5|Add6~25\);

-- Location: LCCOMB_X14_Y8_N14
\corr_long|gate5|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~32_combout\ = ((\corr_long|gate5|Add5~32_combout\ $ (\corr_long|gate5|Add7~32_combout\ $ (!\corr_long|gate5|Add6~31\)))) # (GND)
-- \corr_long|gate5|Add6~33\ = CARRY((\corr_long|gate5|Add5~32_combout\ & ((\corr_long|gate5|Add7~32_combout\) # (!\corr_long|gate5|Add6~31\))) # (!\corr_long|gate5|Add5~32_combout\ & (\corr_long|gate5|Add7~32_combout\ & !\corr_long|gate5|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~32_combout\,
	datab => \corr_long|gate5|Add7~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~31\,
	combout => \corr_long|gate5|Add6~32_combout\,
	cout => \corr_long|gate5|Add6~33\);

-- Location: LCCOMB_X14_Y8_N16
\corr_long|gate5|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~34_combout\ = \corr_long|gate5|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add6~33\,
	combout => \corr_long|gate5|Add6~34_combout\);

-- Location: LCCOMB_X17_Y8_N8
\corr_long|gate5|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~24_combout\ = ((\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\ $ (\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\ $ (!\corr_long|gate5|Add9~23\)))) # (GND)
-- \corr_long|gate5|Add9~25\ = CARRY((\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\ & ((\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\) # (!\corr_long|gate5|Add9~23\))) # (!\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\ & 
-- (\corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\ & !\corr_long|gate5|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\,
	datab => \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~23\,
	combout => \corr_long|gate5|Add9~24_combout\,
	cout => \corr_long|gate5|Add9~25\);

-- Location: LCCOMB_X17_Y8_N10
\corr_long|gate5|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~26_combout\ = (\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ & (\corr_long|gate5|Add9~25\ & VCC)) # (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ & 
-- (!\corr_long|gate5|Add9~25\)))) # (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ & (!\corr_long|gate5|Add9~25\)) # (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ & 
-- ((\corr_long|gate5|Add9~25\) # (GND)))))
-- \corr_long|gate5|Add9~27\ = CARRY((\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\ & (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\ & !\corr_long|gate5|Add9~25\)) # (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\ & 
-- ((!\corr_long|gate5|Add9~25\) # (!\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\,
	datab => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~25\,
	combout => \corr_long|gate5|Add9~26_combout\,
	cout => \corr_long|gate5|Add9~27\);

-- Location: LCCOMB_X17_Y8_N12
\corr_long|gate5|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~28_combout\ = ((\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\ $ (\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\ $ (!\corr_long|gate5|Add9~27\)))) # (GND)
-- \corr_long|gate5|Add9~29\ = CARRY((\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\ & ((\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\) # (!\corr_long|gate5|Add9~27\))) # (!\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\ & 
-- (\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\ & !\corr_long|gate5|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\,
	datab => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~27\,
	combout => \corr_long|gate5|Add9~28_combout\,
	cout => \corr_long|gate5|Add9~29\);

-- Location: LCCOMB_X17_Y8_N14
\corr_long|gate5|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~30_combout\ = (\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ & (\corr_long|gate5|Add9~29\ & VCC)) # (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ & 
-- (!\corr_long|gate5|Add9~29\)))) # (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\ & ((\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ & (!\corr_long|gate5|Add9~29\)) # (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ & 
-- ((\corr_long|gate5|Add9~29\) # (GND)))))
-- \corr_long|gate5|Add9~31\ = CARRY((\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\ & (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\ & !\corr_long|gate5|Add9~29\)) # (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\ & 
-- ((!\corr_long|gate5|Add9~29\) # (!\corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\,
	datab => \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~29\,
	combout => \corr_long|gate5|Add9~30_combout\,
	cout => \corr_long|gate5|Add9~31\);

-- Location: LCCOMB_X17_Y8_N16
\corr_long|gate5|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~32_combout\ = !\corr_long|gate5|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add9~31\,
	combout => \corr_long|gate5|Add9~32_combout\);

-- Location: LCCOMB_X13_Y8_N6
\corr_long|gate5|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~24_combout\ = ((\corr_long|gate5|Add6~24_combout\ $ (\corr_long|gate5|Add9~24_combout\ $ (!\corr_long|gate5|Add8~23\)))) # (GND)
-- \corr_long|gate5|Add8~25\ = CARRY((\corr_long|gate5|Add6~24_combout\ & ((\corr_long|gate5|Add9~24_combout\) # (!\corr_long|gate5|Add8~23\))) # (!\corr_long|gate5|Add6~24_combout\ & (\corr_long|gate5|Add9~24_combout\ & !\corr_long|gate5|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~24_combout\,
	datab => \corr_long|gate5|Add9~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~23\,
	combout => \corr_long|gate5|Add8~24_combout\,
	cout => \corr_long|gate5|Add8~25\);

-- Location: LCCOMB_X13_Y8_N10
\corr_long|gate5|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~28_combout\ = ((\corr_long|gate5|Add9~28_combout\ $ (\corr_long|gate5|Add6~28_combout\ $ (!\corr_long|gate5|Add8~27\)))) # (GND)
-- \corr_long|gate5|Add8~29\ = CARRY((\corr_long|gate5|Add9~28_combout\ & ((\corr_long|gate5|Add6~28_combout\) # (!\corr_long|gate5|Add8~27\))) # (!\corr_long|gate5|Add9~28_combout\ & (\corr_long|gate5|Add6~28_combout\ & !\corr_long|gate5|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~28_combout\,
	datab => \corr_long|gate5|Add6~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~27\,
	combout => \corr_long|gate5|Add8~28_combout\,
	cout => \corr_long|gate5|Add8~29\);

-- Location: LCCOMB_X13_Y8_N16
\corr_long|gate5|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~34_combout\ = (\corr_long|gate5|Add6~34_combout\ & (!\corr_long|gate5|Add8~33\)) # (!\corr_long|gate5|Add6~34_combout\ & ((\corr_long|gate5|Add8~33\) # (GND)))
-- \corr_long|gate5|Add8~35\ = CARRY((!\corr_long|gate5|Add8~33\) # (!\corr_long|gate5|Add6~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add6~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~33\,
	combout => \corr_long|gate5|Add8~34_combout\,
	cout => \corr_long|gate5|Add8~35\);

-- Location: LCCOMB_X15_Y10_N8
\corr_long|gate5|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~24_combout\ = ((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\ $ (\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\ $ (!\corr_long|gate5|Add0~23\)))) # (GND)
-- \corr_long|gate5|Add0~25\ = CARRY((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\ & ((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\) # (!\corr_long|gate5|Add0~23\))) # 
-- (!\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\ & (\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\ & !\corr_long|gate5|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\,
	datab => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~23\,
	combout => \corr_long|gate5|Add0~24_combout\,
	cout => \corr_long|gate5|Add0~25\);

-- Location: LCCOMB_X15_Y10_N10
\corr_long|gate5|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~26_combout\ = (\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ & (\corr_long|gate5|Add0~25\ & VCC)) # 
-- (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ & (!\corr_long|gate5|Add0~25\)))) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ & 
-- (!\corr_long|gate5|Add0~25\)) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ & ((\corr_long|gate5|Add0~25\) # (GND)))))
-- \corr_long|gate5|Add0~27\ = CARRY((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\ & (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\ & !\corr_long|gate5|Add0~25\)) # 
-- (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\ & ((!\corr_long|gate5|Add0~25\) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\,
	datab => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~25\,
	combout => \corr_long|gate5|Add0~26_combout\,
	cout => \corr_long|gate5|Add0~27\);

-- Location: LCCOMB_X15_Y10_N14
\corr_long|gate5|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~30_combout\ = (\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ & (\corr_long|gate5|Add0~29\ & VCC)) # 
-- (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ & (!\corr_long|gate5|Add0~29\)))) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ & 
-- (!\corr_long|gate5|Add0~29\)) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ & ((\corr_long|gate5|Add0~29\) # (GND)))))
-- \corr_long|gate5|Add0~31\ = CARRY((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\ & (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\ & !\corr_long|gate5|Add0~29\)) # 
-- (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\ & ((!\corr_long|gate5|Add0~29\) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\,
	datab => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~29\,
	combout => \corr_long|gate5|Add0~30_combout\,
	cout => \corr_long|gate5|Add0~31\);

-- Location: LCCOMB_X15_Y10_N16
\corr_long|gate5|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~32_combout\ = !\corr_long|gate5|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add0~31\,
	combout => \corr_long|gate5|Add0~32_combout\);

-- Location: LCCOMB_X15_Y12_N12
\corr_long|gate5|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~28_combout\ = ((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\ $ (\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\ $ (!\corr_long|gate5|Add1~27\)))) # (GND)
-- \corr_long|gate5|Add1~29\ = CARRY((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\ & ((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\) # (!\corr_long|gate5|Add1~27\))) # 
-- (!\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\ & (\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\ & !\corr_long|gate5|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\,
	datab => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~27\,
	combout => \corr_long|gate5|Add1~28_combout\,
	cout => \corr_long|gate5|Add1~29\);

-- Location: LCCOMB_X15_Y12_N14
\corr_long|gate5|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~30_combout\ = (\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ & (\corr_long|gate5|Add1~29\ & VCC)) # 
-- (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ & (!\corr_long|gate5|Add1~29\)))) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ & 
-- (!\corr_long|gate5|Add1~29\)) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ & ((\corr_long|gate5|Add1~29\) # (GND)))))
-- \corr_long|gate5|Add1~31\ = CARRY((\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\ & (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\ & !\corr_long|gate5|Add1~29\)) # 
-- (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\ & ((!\corr_long|gate5|Add1~29\) # (!\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\,
	datab => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~29\,
	combout => \corr_long|gate5|Add1~30_combout\,
	cout => \corr_long|gate5|Add1~31\);

-- Location: LCCOMB_X14_Y10_N6
\corr_long|gate5|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~24_combout\ = ((\corr_long|gate5|Add0~24_combout\ $ (\corr_long|gate5|Add1~24_combout\ $ (!\corr_long|gate5|Add2~23\)))) # (GND)
-- \corr_long|gate5|Add2~25\ = CARRY((\corr_long|gate5|Add0~24_combout\ & ((\corr_long|gate5|Add1~24_combout\) # (!\corr_long|gate5|Add2~23\))) # (!\corr_long|gate5|Add0~24_combout\ & (\corr_long|gate5|Add1~24_combout\ & !\corr_long|gate5|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~24_combout\,
	datab => \corr_long|gate5|Add1~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~23\,
	combout => \corr_long|gate5|Add2~24_combout\,
	cout => \corr_long|gate5|Add2~25\);

-- Location: LCCOMB_X14_Y10_N14
\corr_long|gate5|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~32_combout\ = ((\corr_long|gate5|Add0~32_combout\ $ (\corr_long|gate5|Add1~32_combout\ $ (!\corr_long|gate5|Add2~31\)))) # (GND)
-- \corr_long|gate5|Add2~33\ = CARRY((\corr_long|gate5|Add0~32_combout\ & ((\corr_long|gate5|Add1~32_combout\) # (!\corr_long|gate5|Add2~31\))) # (!\corr_long|gate5|Add0~32_combout\ & (\corr_long|gate5|Add1~32_combout\ & !\corr_long|gate5|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~32_combout\,
	datab => \corr_long|gate5|Add1~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~31\,
	combout => \corr_long|gate5|Add2~32_combout\,
	cout => \corr_long|gate5|Add2~33\);

-- Location: LCCOMB_X14_Y10_N16
\corr_long|gate5|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~34_combout\ = \corr_long|gate5|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add2~33\,
	combout => \corr_long|gate5|Add2~34_combout\);

-- Location: LCCOMB_X17_Y10_N8
\corr_long|gate5|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~24_combout\ = ((\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\ $ (\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\ $ (!\corr_long|gate5|Add3~23\)))) # (GND)
-- \corr_long|gate5|Add3~25\ = CARRY((\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\ & ((\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\) # (!\corr_long|gate5|Add3~23\))) # (!\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\ & 
-- (\corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\ & !\corr_long|gate5|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\,
	datab => \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~23\,
	combout => \corr_long|gate5|Add3~24_combout\,
	cout => \corr_long|gate5|Add3~25\);

-- Location: LCCOMB_X17_Y10_N10
\corr_long|gate5|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~26_combout\ = (\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ & (\corr_long|gate5|Add3~25\ & VCC)) # (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ & 
-- (!\corr_long|gate5|Add3~25\)))) # (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ & (!\corr_long|gate5|Add3~25\)) # (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ & 
-- ((\corr_long|gate5|Add3~25\) # (GND)))))
-- \corr_long|gate5|Add3~27\ = CARRY((\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\ & (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\ & !\corr_long|gate5|Add3~25\)) # (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\ & 
-- ((!\corr_long|gate5|Add3~25\) # (!\corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\,
	datab => \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~25\,
	combout => \corr_long|gate5|Add3~26_combout\,
	cout => \corr_long|gate5|Add3~27\);

-- Location: LCCOMB_X17_Y10_N12
\corr_long|gate5|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~28_combout\ = ((\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\ $ (\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\ $ (!\corr_long|gate5|Add3~27\)))) # (GND)
-- \corr_long|gate5|Add3~29\ = CARRY((\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\ & ((\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\) # (!\corr_long|gate5|Add3~27\))) # (!\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\ & 
-- (\corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\ & !\corr_long|gate5|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\,
	datab => \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~27\,
	combout => \corr_long|gate5|Add3~28_combout\,
	cout => \corr_long|gate5|Add3~29\);

-- Location: LCCOMB_X17_Y10_N14
\corr_long|gate5|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~30_combout\ = (\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ & (\corr_long|gate5|Add3~29\ & VCC)) # (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ & 
-- (!\corr_long|gate5|Add3~29\)))) # (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\ & ((\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ & (!\corr_long|gate5|Add3~29\)) # (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ & 
-- ((\corr_long|gate5|Add3~29\) # (GND)))))
-- \corr_long|gate5|Add3~31\ = CARRY((\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\ & (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\ & !\corr_long|gate5|Add3~29\)) # (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\ & 
-- ((!\corr_long|gate5|Add3~29\) # (!\corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\,
	datab => \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~29\,
	combout => \corr_long|gate5|Add3~30_combout\,
	cout => \corr_long|gate5|Add3~31\);

-- Location: LCCOMB_X17_Y10_N16
\corr_long|gate5|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~32_combout\ = !\corr_long|gate5|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add3~31\,
	combout => \corr_long|gate5|Add3~32_combout\);

-- Location: LCCOMB_X13_Y10_N8
\corr_long|gate5|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~26_combout\ = (\corr_long|gate5|Add3~26_combout\ & ((\corr_long|gate5|Add2~26_combout\ & (\corr_long|gate5|Add4~25\ & VCC)) # (!\corr_long|gate5|Add2~26_combout\ & (!\corr_long|gate5|Add4~25\)))) # (!\corr_long|gate5|Add3~26_combout\ 
-- & ((\corr_long|gate5|Add2~26_combout\ & (!\corr_long|gate5|Add4~25\)) # (!\corr_long|gate5|Add2~26_combout\ & ((\corr_long|gate5|Add4~25\) # (GND)))))
-- \corr_long|gate5|Add4~27\ = CARRY((\corr_long|gate5|Add3~26_combout\ & (!\corr_long|gate5|Add2~26_combout\ & !\corr_long|gate5|Add4~25\)) # (!\corr_long|gate5|Add3~26_combout\ & ((!\corr_long|gate5|Add4~25\) # (!\corr_long|gate5|Add2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~26_combout\,
	datab => \corr_long|gate5|Add2~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~25\,
	combout => \corr_long|gate5|Add4~26_combout\,
	cout => \corr_long|gate5|Add4~27\);

-- Location: LCCOMB_X13_Y10_N12
\corr_long|gate5|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~30_combout\ = (\corr_long|gate5|Add3~30_combout\ & ((\corr_long|gate5|Add2~30_combout\ & (\corr_long|gate5|Add4~29\ & VCC)) # (!\corr_long|gate5|Add2~30_combout\ & (!\corr_long|gate5|Add4~29\)))) # (!\corr_long|gate5|Add3~30_combout\ 
-- & ((\corr_long|gate5|Add2~30_combout\ & (!\corr_long|gate5|Add4~29\)) # (!\corr_long|gate5|Add2~30_combout\ & ((\corr_long|gate5|Add4~29\) # (GND)))))
-- \corr_long|gate5|Add4~31\ = CARRY((\corr_long|gate5|Add3~30_combout\ & (!\corr_long|gate5|Add2~30_combout\ & !\corr_long|gate5|Add4~29\)) # (!\corr_long|gate5|Add3~30_combout\ & ((!\corr_long|gate5|Add4~29\) # (!\corr_long|gate5|Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~30_combout\,
	datab => \corr_long|gate5|Add2~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~29\,
	combout => \corr_long|gate5|Add4~30_combout\,
	cout => \corr_long|gate5|Add4~31\);

-- Location: LCCOMB_X13_Y10_N14
\corr_long|gate5|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~32_combout\ = ((\corr_long|gate5|Add3~32_combout\ $ (\corr_long|gate5|Add2~32_combout\ $ (!\corr_long|gate5|Add4~31\)))) # (GND)
-- \corr_long|gate5|Add4~33\ = CARRY((\corr_long|gate5|Add3~32_combout\ & ((\corr_long|gate5|Add2~32_combout\) # (!\corr_long|gate5|Add4~31\))) # (!\corr_long|gate5|Add3~32_combout\ & (\corr_long|gate5|Add2~32_combout\ & !\corr_long|gate5|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~32_combout\,
	datab => \corr_long|gate5|Add2~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~31\,
	combout => \corr_long|gate5|Add4~32_combout\,
	cout => \corr_long|gate5|Add4~33\);

-- Location: LCCOMB_X13_Y10_N16
\corr_long|gate5|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~34_combout\ = (\corr_long|gate5|Add2~34_combout\ & (!\corr_long|gate5|Add4~33\)) # (!\corr_long|gate5|Add2~34_combout\ & ((\corr_long|gate5|Add4~33\) # (GND)))
-- \corr_long|gate5|Add4~35\ = CARRY((!\corr_long|gate5|Add4~33\) # (!\corr_long|gate5|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~33\,
	combout => \corr_long|gate5|Add4~34_combout\,
	cout => \corr_long|gate5|Add4~35\);

-- Location: LCCOMB_X13_Y10_N18
\corr_long|gate5|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~36_combout\ = !\corr_long|gate5|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add4~35\,
	combout => \corr_long|gate5|Add4~36_combout\);

-- Location: LCCOMB_X12_Y8_N10
\corr_long|gate5|output[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[14]~47_combout\ = ((\corr_long|gate5|Add8~28_combout\ $ (\corr_long|gate5|Add4~28_combout\ $ (!\corr_long|gate5|output[13]~46\)))) # (GND)
-- \corr_long|gate5|output[14]~48\ = CARRY((\corr_long|gate5|Add8~28_combout\ & ((\corr_long|gate5|Add4~28_combout\) # (!\corr_long|gate5|output[13]~46\))) # (!\corr_long|gate5|Add8~28_combout\ & (\corr_long|gate5|Add4~28_combout\ & 
-- !\corr_long|gate5|output[13]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~28_combout\,
	datab => \corr_long|gate5|Add4~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[13]~46\,
	combout => \corr_long|gate5|output[14]~47_combout\,
	cout => \corr_long|gate5|output[14]~48\);

-- Location: LCCOMB_X15_Y1_N14
\corr_long|gate6|Add9~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~30_combout\ = (\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ & (\corr_long|gate6|Add9~29\ & VCC)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ & (!\corr_long|gate6|Add9~29\)))) # (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ & 
-- (!\corr_long|gate6|Add9~29\)) # (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ & ((\corr_long|gate6|Add9~29\) # (GND)))))
-- \corr_long|gate6|Add9~31\ = CARRY((\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\ & (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\ & !\corr_long|gate6|Add9~29\)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\ & ((!\corr_long|gate6|Add9~29\) # (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\,
	datab => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~29\,
	combout => \corr_long|gate6|Add9~30_combout\,
	cout => \corr_long|gate6|Add9~31\);

-- Location: LCCOMB_X15_Y1_N16
\corr_long|gate6|Add9~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~32_combout\ = !\corr_long|gate6|Add9~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add9~31\,
	combout => \corr_long|gate6|Add9~32_combout\);

-- Location: LCCOMB_X14_Y1_N8
\corr_long|gate6|Add10~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~26_combout\ = (\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\ & ((\corr_long|gate6|Add9~26_combout\ & (\corr_long|gate6|Add10~25\ & VCC)) # (!\corr_long|gate6|Add9~26_combout\ & (!\corr_long|gate6|Add10~25\)))) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\ & ((\corr_long|gate6|Add9~26_combout\ & (!\corr_long|gate6|Add10~25\)) # (!\corr_long|gate6|Add9~26_combout\ & ((\corr_long|gate6|Add10~25\) # (GND)))))
-- \corr_long|gate6|Add10~27\ = CARRY((\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\ & (!\corr_long|gate6|Add9~26_combout\ & !\corr_long|gate6|Add10~25\)) # (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\ & ((!\corr_long|gate6|Add10~25\) # 
-- (!\corr_long|gate6|Add9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\,
	datab => \corr_long|gate6|Add9~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~25\,
	combout => \corr_long|gate6|Add10~26_combout\,
	cout => \corr_long|gate6|Add10~27\);

-- Location: LCCOMB_X14_Y1_N10
\corr_long|gate6|Add10~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~28_combout\ = ((\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\ $ (\corr_long|gate6|Add9~28_combout\ $ (!\corr_long|gate6|Add10~27\)))) # (GND)
-- \corr_long|gate6|Add10~29\ = CARRY((\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\ & ((\corr_long|gate6|Add9~28_combout\) # (!\corr_long|gate6|Add10~27\))) # (!\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\ & 
-- (\corr_long|gate6|Add9~28_combout\ & !\corr_long|gate6|Add10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\,
	datab => \corr_long|gate6|Add9~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~27\,
	combout => \corr_long|gate6|Add10~28_combout\,
	cout => \corr_long|gate6|Add10~29\);

-- Location: LCCOMB_X14_Y1_N12
\corr_long|gate6|Add10~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~30_combout\ = (\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\ & ((\corr_long|gate6|Add9~30_combout\ & (\corr_long|gate6|Add10~29\ & VCC)) # (!\corr_long|gate6|Add9~30_combout\ & (!\corr_long|gate6|Add10~29\)))) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\ & ((\corr_long|gate6|Add9~30_combout\ & (!\corr_long|gate6|Add10~29\)) # (!\corr_long|gate6|Add9~30_combout\ & ((\corr_long|gate6|Add10~29\) # (GND)))))
-- \corr_long|gate6|Add10~31\ = CARRY((\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\ & (!\corr_long|gate6|Add9~30_combout\ & !\corr_long|gate6|Add10~29\)) # (!\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\ & ((!\corr_long|gate6|Add10~29\) # 
-- (!\corr_long|gate6|Add9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\,
	datab => \corr_long|gate6|Add9~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~29\,
	combout => \corr_long|gate6|Add10~30_combout\,
	cout => \corr_long|gate6|Add10~31\);

-- Location: LCCOMB_X14_Y1_N14
\corr_long|gate6|Add10~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~32_combout\ = (\corr_long|gate6|Add9~32_combout\ & (\corr_long|gate6|Add10~31\ $ (GND))) # (!\corr_long|gate6|Add9~32_combout\ & (!\corr_long|gate6|Add10~31\ & VCC))
-- \corr_long|gate6|Add10~33\ = CARRY((\corr_long|gate6|Add9~32_combout\ & !\corr_long|gate6|Add10~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~31\,
	combout => \corr_long|gate6|Add10~32_combout\,
	cout => \corr_long|gate6|Add10~33\);

-- Location: LCCOMB_X15_Y6_N8
\corr_long|gate6|Add7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~24_combout\ = ((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\ $ (\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\ $ (!\corr_long|gate6|Add7~23\)))) # (GND)
-- \corr_long|gate6|Add7~25\ = CARRY((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\ & ((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\) # (!\corr_long|gate6|Add7~23\))) # 
-- (!\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\ & (\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\ & !\corr_long|gate6|Add7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\,
	datab => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~23\,
	combout => \corr_long|gate6|Add7~24_combout\,
	cout => \corr_long|gate6|Add7~25\);

-- Location: LCCOMB_X15_Y6_N10
\corr_long|gate6|Add7~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~26_combout\ = (\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ & (\corr_long|gate6|Add7~25\ & VCC)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ & (!\corr_long|gate6|Add7~25\)))) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ & 
-- (!\corr_long|gate6|Add7~25\)) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ & ((\corr_long|gate6|Add7~25\) # (GND)))))
-- \corr_long|gate6|Add7~27\ = CARRY((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\ & (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\ & !\corr_long|gate6|Add7~25\)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\ & ((!\corr_long|gate6|Add7~25\) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\,
	datab => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~25\,
	combout => \corr_long|gate6|Add7~26_combout\,
	cout => \corr_long|gate6|Add7~27\);

-- Location: LCCOMB_X15_Y6_N12
\corr_long|gate6|Add7~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~28_combout\ = ((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\ $ (\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\ $ (!\corr_long|gate6|Add7~27\)))) # (GND)
-- \corr_long|gate6|Add7~29\ = CARRY((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\ & ((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\) # (!\corr_long|gate6|Add7~27\))) # 
-- (!\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\ & (\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\ & !\corr_long|gate6|Add7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\,
	datab => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~27\,
	combout => \corr_long|gate6|Add7~28_combout\,
	cout => \corr_long|gate6|Add7~29\);

-- Location: LCCOMB_X15_Y6_N14
\corr_long|gate6|Add7~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~30_combout\ = (\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ & (\corr_long|gate6|Add7~29\ & VCC)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ & (!\corr_long|gate6|Add7~29\)))) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ & 
-- (!\corr_long|gate6|Add7~29\)) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ & ((\corr_long|gate6|Add7~29\) # (GND)))))
-- \corr_long|gate6|Add7~31\ = CARRY((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\ & (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\ & !\corr_long|gate6|Add7~29\)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\ & ((!\corr_long|gate6|Add7~29\) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\,
	datab => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~29\,
	combout => \corr_long|gate6|Add7~30_combout\,
	cout => \corr_long|gate6|Add7~31\);

-- Location: LCCOMB_X15_Y4_N14
\corr_long|gate6|Add5~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~30_combout\ = (\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ & (\corr_long|gate6|Add5~29\ & VCC)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ & (!\corr_long|gate6|Add5~29\)))) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\ & ((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ & 
-- (!\corr_long|gate6|Add5~29\)) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ & ((\corr_long|gate6|Add5~29\) # (GND)))))
-- \corr_long|gate6|Add5~31\ = CARRY((\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\ & (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\ & !\corr_long|gate6|Add5~29\)) # 
-- (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\ & ((!\corr_long|gate6|Add5~29\) # (!\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\,
	datab => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~29\,
	combout => \corr_long|gate6|Add5~30_combout\,
	cout => \corr_long|gate6|Add5~31\);

-- Location: LCCOMB_X15_Y4_N16
\corr_long|gate6|Add5~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~32_combout\ = !\corr_long|gate6|Add5~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add5~31\,
	combout => \corr_long|gate6|Add5~32_combout\);

-- Location: LCCOMB_X14_Y5_N6
\corr_long|gate6|Add6~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~24_combout\ = ((\corr_long|gate6|Add7~24_combout\ $ (\corr_long|gate6|Add5~24_combout\ $ (!\corr_long|gate6|Add6~23\)))) # (GND)
-- \corr_long|gate6|Add6~25\ = CARRY((\corr_long|gate6|Add7~24_combout\ & ((\corr_long|gate6|Add5~24_combout\) # (!\corr_long|gate6|Add6~23\))) # (!\corr_long|gate6|Add7~24_combout\ & (\corr_long|gate6|Add5~24_combout\ & !\corr_long|gate6|Add6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~24_combout\,
	datab => \corr_long|gate6|Add5~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~23\,
	combout => \corr_long|gate6|Add6~24_combout\,
	cout => \corr_long|gate6|Add6~25\);

-- Location: LCCOMB_X14_Y5_N14
\corr_long|gate6|Add6~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~32_combout\ = ((\corr_long|gate6|Add5~32_combout\ $ (\corr_long|gate6|Add7~32_combout\ $ (!\corr_long|gate6|Add6~31\)))) # (GND)
-- \corr_long|gate6|Add6~33\ = CARRY((\corr_long|gate6|Add5~32_combout\ & ((\corr_long|gate6|Add7~32_combout\) # (!\corr_long|gate6|Add6~31\))) # (!\corr_long|gate6|Add5~32_combout\ & (\corr_long|gate6|Add7~32_combout\ & !\corr_long|gate6|Add6~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~32_combout\,
	datab => \corr_long|gate6|Add7~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~31\,
	combout => \corr_long|gate6|Add6~32_combout\,
	cout => \corr_long|gate6|Add6~33\);

-- Location: LCCOMB_X14_Y5_N16
\corr_long|gate6|Add6~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~34_combout\ = \corr_long|gate6|Add6~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add6~33\,
	combout => \corr_long|gate6|Add6~34_combout\);

-- Location: LCCOMB_X13_Y5_N6
\corr_long|gate6|Add8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~24_combout\ = ((\corr_long|gate6|Add6~24_combout\ $ (\corr_long|gate6|Add10~24_combout\ $ (!\corr_long|gate6|Add8~23\)))) # (GND)
-- \corr_long|gate6|Add8~25\ = CARRY((\corr_long|gate6|Add6~24_combout\ & ((\corr_long|gate6|Add10~24_combout\) # (!\corr_long|gate6|Add8~23\))) # (!\corr_long|gate6|Add6~24_combout\ & (\corr_long|gate6|Add10~24_combout\ & !\corr_long|gate6|Add8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~24_combout\,
	datab => \corr_long|gate6|Add10~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~23\,
	combout => \corr_long|gate6|Add8~24_combout\,
	cout => \corr_long|gate6|Add8~25\);

-- Location: LCCOMB_X13_Y5_N8
\corr_long|gate6|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~26_combout\ = (\corr_long|gate6|Add10~26_combout\ & ((\corr_long|gate6|Add6~26_combout\ & (\corr_long|gate6|Add8~25\ & VCC)) # (!\corr_long|gate6|Add6~26_combout\ & (!\corr_long|gate6|Add8~25\)))) # 
-- (!\corr_long|gate6|Add10~26_combout\ & ((\corr_long|gate6|Add6~26_combout\ & (!\corr_long|gate6|Add8~25\)) # (!\corr_long|gate6|Add6~26_combout\ & ((\corr_long|gate6|Add8~25\) # (GND)))))
-- \corr_long|gate6|Add8~27\ = CARRY((\corr_long|gate6|Add10~26_combout\ & (!\corr_long|gate6|Add6~26_combout\ & !\corr_long|gate6|Add8~25\)) # (!\corr_long|gate6|Add10~26_combout\ & ((!\corr_long|gate6|Add8~25\) # (!\corr_long|gate6|Add6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~26_combout\,
	datab => \corr_long|gate6|Add6~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~25\,
	combout => \corr_long|gate6|Add8~26_combout\,
	cout => \corr_long|gate6|Add8~27\);

-- Location: LCCOMB_X13_Y5_N10
\corr_long|gate6|Add8~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~28_combout\ = ((\corr_long|gate6|Add10~28_combout\ $ (\corr_long|gate6|Add6~28_combout\ $ (!\corr_long|gate6|Add8~27\)))) # (GND)
-- \corr_long|gate6|Add8~29\ = CARRY((\corr_long|gate6|Add10~28_combout\ & ((\corr_long|gate6|Add6~28_combout\) # (!\corr_long|gate6|Add8~27\))) # (!\corr_long|gate6|Add10~28_combout\ & (\corr_long|gate6|Add6~28_combout\ & !\corr_long|gate6|Add8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~28_combout\,
	datab => \corr_long|gate6|Add6~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~27\,
	combout => \corr_long|gate6|Add8~28_combout\,
	cout => \corr_long|gate6|Add8~29\);

-- Location: LCCOMB_X13_Y5_N12
\corr_long|gate6|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~30_combout\ = (\corr_long|gate6|Add10~30_combout\ & ((\corr_long|gate6|Add6~30_combout\ & (\corr_long|gate6|Add8~29\ & VCC)) # (!\corr_long|gate6|Add6~30_combout\ & (!\corr_long|gate6|Add8~29\)))) # 
-- (!\corr_long|gate6|Add10~30_combout\ & ((\corr_long|gate6|Add6~30_combout\ & (!\corr_long|gate6|Add8~29\)) # (!\corr_long|gate6|Add6~30_combout\ & ((\corr_long|gate6|Add8~29\) # (GND)))))
-- \corr_long|gate6|Add8~31\ = CARRY((\corr_long|gate6|Add10~30_combout\ & (!\corr_long|gate6|Add6~30_combout\ & !\corr_long|gate6|Add8~29\)) # (!\corr_long|gate6|Add10~30_combout\ & ((!\corr_long|gate6|Add8~29\) # (!\corr_long|gate6|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~30_combout\,
	datab => \corr_long|gate6|Add6~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~29\,
	combout => \corr_long|gate6|Add8~30_combout\,
	cout => \corr_long|gate6|Add8~31\);

-- Location: LCCOMB_X13_Y5_N16
\corr_long|gate6|Add8~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~34_combout\ = (\corr_long|gate6|Add6~34_combout\ & ((\corr_long|gate6|Add10~34_combout\ & (\corr_long|gate6|Add8~33\ & VCC)) # (!\corr_long|gate6|Add10~34_combout\ & (!\corr_long|gate6|Add8~33\)))) # 
-- (!\corr_long|gate6|Add6~34_combout\ & ((\corr_long|gate6|Add10~34_combout\ & (!\corr_long|gate6|Add8~33\)) # (!\corr_long|gate6|Add10~34_combout\ & ((\corr_long|gate6|Add8~33\) # (GND)))))
-- \corr_long|gate6|Add8~35\ = CARRY((\corr_long|gate6|Add6~34_combout\ & (!\corr_long|gate6|Add10~34_combout\ & !\corr_long|gate6|Add8~33\)) # (!\corr_long|gate6|Add6~34_combout\ & ((!\corr_long|gate6|Add8~33\) # (!\corr_long|gate6|Add10~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~34_combout\,
	datab => \corr_long|gate6|Add10~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~33\,
	combout => \corr_long|gate6|Add8~34_combout\,
	cout => \corr_long|gate6|Add8~35\);

-- Location: LCCOMB_X13_Y5_N18
\corr_long|gate6|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~36_combout\ = !\corr_long|gate6|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add8~35\,
	combout => \corr_long|gate6|Add8~36_combout\);

-- Location: LCCOMB_X17_Y2_N8
\corr_long|gate6|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~24_combout\ = ((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\ $ (\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\ $ (!\corr_long|gate6|Add0~23\)))) # (GND)
-- \corr_long|gate6|Add0~25\ = CARRY((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\ & ((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\) # (!\corr_long|gate6|Add0~23\))) # 
-- (!\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\ & (\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\ & !\corr_long|gate6|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\,
	datab => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~23\,
	combout => \corr_long|gate6|Add0~24_combout\,
	cout => \corr_long|gate6|Add0~25\);

-- Location: LCCOMB_X17_Y2_N10
\corr_long|gate6|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~26_combout\ = (\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ & (\corr_long|gate6|Add0~25\ & VCC)) # 
-- (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ & (!\corr_long|gate6|Add0~25\)))) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ & 
-- (!\corr_long|gate6|Add0~25\)) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ & ((\corr_long|gate6|Add0~25\) # (GND)))))
-- \corr_long|gate6|Add0~27\ = CARRY((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\ & (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\ & !\corr_long|gate6|Add0~25\)) # 
-- (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\ & ((!\corr_long|gate6|Add0~25\) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\,
	datab => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~25\,
	combout => \corr_long|gate6|Add0~26_combout\,
	cout => \corr_long|gate6|Add0~27\);

-- Location: LCCOMB_X17_Y2_N12
\corr_long|gate6|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~28_combout\ = ((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\ $ (\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\ $ (!\corr_long|gate6|Add0~27\)))) # (GND)
-- \corr_long|gate6|Add0~29\ = CARRY((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\ & ((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\) # (!\corr_long|gate6|Add0~27\))) # 
-- (!\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\ & (\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\ & !\corr_long|gate6|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\,
	datab => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~27\,
	combout => \corr_long|gate6|Add0~28_combout\,
	cout => \corr_long|gate6|Add0~29\);

-- Location: LCCOMB_X17_Y2_N14
\corr_long|gate6|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~30_combout\ = (\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ & (\corr_long|gate6|Add0~29\ & VCC)) # 
-- (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ & (!\corr_long|gate6|Add0~29\)))) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ & 
-- (!\corr_long|gate6|Add0~29\)) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ & ((\corr_long|gate6|Add0~29\) # (GND)))))
-- \corr_long|gate6|Add0~31\ = CARRY((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\ & (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\ & !\corr_long|gate6|Add0~29\)) # 
-- (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\ & ((!\corr_long|gate6|Add0~29\) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\,
	datab => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~29\,
	combout => \corr_long|gate6|Add0~30_combout\,
	cout => \corr_long|gate6|Add0~31\);

-- Location: LCCOMB_X17_Y2_N16
\corr_long|gate6|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~32_combout\ = !\corr_long|gate6|Add0~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add0~31\,
	combout => \corr_long|gate6|Add0~32_combout\);

-- Location: LCCOMB_X17_Y6_N12
\corr_long|gate6|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~28_combout\ = ((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\ $ (\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\ $ (!\corr_long|gate6|Add1~27\)))) # (GND)
-- \corr_long|gate6|Add1~29\ = CARRY((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\ & ((\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\) # (!\corr_long|gate6|Add1~27\))) # 
-- (!\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\ & (\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\ & !\corr_long|gate6|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\,
	datab => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~27\,
	combout => \corr_long|gate6|Add1~28_combout\,
	cout => \corr_long|gate6|Add1~29\);

-- Location: LCCOMB_X17_Y6_N14
\corr_long|gate6|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~30_combout\ = (\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ & (\corr_long|gate6|Add1~29\ & VCC)) # 
-- (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ & (!\corr_long|gate6|Add1~29\)))) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ & 
-- (!\corr_long|gate6|Add1~29\)) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ & ((\corr_long|gate6|Add1~29\) # (GND)))))
-- \corr_long|gate6|Add1~31\ = CARRY((\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\ & (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\ & !\corr_long|gate6|Add1~29\)) # 
-- (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\ & ((!\corr_long|gate6|Add1~29\) # (!\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\,
	datab => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~29\,
	combout => \corr_long|gate6|Add1~30_combout\,
	cout => \corr_long|gate6|Add1~31\);

-- Location: LCCOMB_X17_Y6_N16
\corr_long|gate6|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~32_combout\ = !\corr_long|gate6|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add1~31\,
	combout => \corr_long|gate6|Add1~32_combout\);

-- Location: LCCOMB_X18_Y2_N6
\corr_long|gate6|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~24_combout\ = ((\corr_long|gate6|Add0~24_combout\ $ (\corr_long|gate6|Add1~24_combout\ $ (!\corr_long|gate6|Add2~23\)))) # (GND)
-- \corr_long|gate6|Add2~25\ = CARRY((\corr_long|gate6|Add0~24_combout\ & ((\corr_long|gate6|Add1~24_combout\) # (!\corr_long|gate6|Add2~23\))) # (!\corr_long|gate6|Add0~24_combout\ & (\corr_long|gate6|Add1~24_combout\ & !\corr_long|gate6|Add2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~24_combout\,
	datab => \corr_long|gate6|Add1~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~23\,
	combout => \corr_long|gate6|Add2~24_combout\,
	cout => \corr_long|gate6|Add2~25\);

-- Location: LCCOMB_X18_Y2_N8
\corr_long|gate6|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~26_combout\ = (\corr_long|gate6|Add0~26_combout\ & ((\corr_long|gate6|Add1~26_combout\ & (\corr_long|gate6|Add2~25\ & VCC)) # (!\corr_long|gate6|Add1~26_combout\ & (!\corr_long|gate6|Add2~25\)))) # (!\corr_long|gate6|Add0~26_combout\ 
-- & ((\corr_long|gate6|Add1~26_combout\ & (!\corr_long|gate6|Add2~25\)) # (!\corr_long|gate6|Add1~26_combout\ & ((\corr_long|gate6|Add2~25\) # (GND)))))
-- \corr_long|gate6|Add2~27\ = CARRY((\corr_long|gate6|Add0~26_combout\ & (!\corr_long|gate6|Add1~26_combout\ & !\corr_long|gate6|Add2~25\)) # (!\corr_long|gate6|Add0~26_combout\ & ((!\corr_long|gate6|Add2~25\) # (!\corr_long|gate6|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~26_combout\,
	datab => \corr_long|gate6|Add1~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~25\,
	combout => \corr_long|gate6|Add2~26_combout\,
	cout => \corr_long|gate6|Add2~27\);

-- Location: LCCOMB_X18_Y2_N10
\corr_long|gate6|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~28_combout\ = ((\corr_long|gate6|Add0~28_combout\ $ (\corr_long|gate6|Add1~28_combout\ $ (!\corr_long|gate6|Add2~27\)))) # (GND)
-- \corr_long|gate6|Add2~29\ = CARRY((\corr_long|gate6|Add0~28_combout\ & ((\corr_long|gate6|Add1~28_combout\) # (!\corr_long|gate6|Add2~27\))) # (!\corr_long|gate6|Add0~28_combout\ & (\corr_long|gate6|Add1~28_combout\ & !\corr_long|gate6|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~28_combout\,
	datab => \corr_long|gate6|Add1~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~27\,
	combout => \corr_long|gate6|Add2~28_combout\,
	cout => \corr_long|gate6|Add2~29\);

-- Location: LCCOMB_X18_Y2_N12
\corr_long|gate6|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~30_combout\ = (\corr_long|gate6|Add1~30_combout\ & ((\corr_long|gate6|Add0~30_combout\ & (\corr_long|gate6|Add2~29\ & VCC)) # (!\corr_long|gate6|Add0~30_combout\ & (!\corr_long|gate6|Add2~29\)))) # (!\corr_long|gate6|Add1~30_combout\ 
-- & ((\corr_long|gate6|Add0~30_combout\ & (!\corr_long|gate6|Add2~29\)) # (!\corr_long|gate6|Add0~30_combout\ & ((\corr_long|gate6|Add2~29\) # (GND)))))
-- \corr_long|gate6|Add2~31\ = CARRY((\corr_long|gate6|Add1~30_combout\ & (!\corr_long|gate6|Add0~30_combout\ & !\corr_long|gate6|Add2~29\)) # (!\corr_long|gate6|Add1~30_combout\ & ((!\corr_long|gate6|Add2~29\) # (!\corr_long|gate6|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~30_combout\,
	datab => \corr_long|gate6|Add0~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~29\,
	combout => \corr_long|gate6|Add2~30_combout\,
	cout => \corr_long|gate6|Add2~31\);

-- Location: LCCOMB_X18_Y2_N14
\corr_long|gate6|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~32_combout\ = ((\corr_long|gate6|Add0~32_combout\ $ (\corr_long|gate6|Add1~32_combout\ $ (!\corr_long|gate6|Add2~31\)))) # (GND)
-- \corr_long|gate6|Add2~33\ = CARRY((\corr_long|gate6|Add0~32_combout\ & ((\corr_long|gate6|Add1~32_combout\) # (!\corr_long|gate6|Add2~31\))) # (!\corr_long|gate6|Add0~32_combout\ & (\corr_long|gate6|Add1~32_combout\ & !\corr_long|gate6|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~32_combout\,
	datab => \corr_long|gate6|Add1~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~31\,
	combout => \corr_long|gate6|Add2~32_combout\,
	cout => \corr_long|gate6|Add2~33\);

-- Location: LCCOMB_X18_Y2_N16
\corr_long|gate6|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~34_combout\ = \corr_long|gate6|Add2~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add2~33\,
	combout => \corr_long|gate6|Add2~34_combout\);

-- Location: LCCOMB_X17_Y4_N12
\corr_long|gate6|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~28_combout\ = ((\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\ $ (\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\ $ (!\corr_long|gate6|Add3~27\)))) # (GND)
-- \corr_long|gate6|Add3~29\ = CARRY((\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\ & ((\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\) # (!\corr_long|gate6|Add3~27\))) # (!\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\ & 
-- (\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\ & !\corr_long|gate6|Add3~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\,
	datab => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~27\,
	combout => \corr_long|gate6|Add3~28_combout\,
	cout => \corr_long|gate6|Add3~29\);

-- Location: LCCOMB_X17_Y4_N14
\corr_long|gate6|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~30_combout\ = (\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ & (\corr_long|gate6|Add3~29\ & VCC)) # (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ & 
-- (!\corr_long|gate6|Add3~29\)))) # (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\ & ((\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ & (!\corr_long|gate6|Add3~29\)) # (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ & 
-- ((\corr_long|gate6|Add3~29\) # (GND)))))
-- \corr_long|gate6|Add3~31\ = CARRY((\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\ & (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\ & !\corr_long|gate6|Add3~29\)) # (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\ & 
-- ((!\corr_long|gate6|Add3~29\) # (!\corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\,
	datab => \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~29\,
	combout => \corr_long|gate6|Add3~30_combout\,
	cout => \corr_long|gate6|Add3~31\);

-- Location: LCCOMB_X17_Y4_N16
\corr_long|gate6|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~32_combout\ = !\corr_long|gate6|Add3~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add3~31\,
	combout => \corr_long|gate6|Add3~32_combout\);

-- Location: LCCOMB_X10_Y2_N12
\corr_long|gate6|Add4~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~30_combout\ = (\corr_long|gate6|Add2~30_combout\ & ((\corr_long|gate6|Add3~30_combout\ & (\corr_long|gate6|Add4~29\ & VCC)) # (!\corr_long|gate6|Add3~30_combout\ & (!\corr_long|gate6|Add4~29\)))) # (!\corr_long|gate6|Add2~30_combout\ 
-- & ((\corr_long|gate6|Add3~30_combout\ & (!\corr_long|gate6|Add4~29\)) # (!\corr_long|gate6|Add3~30_combout\ & ((\corr_long|gate6|Add4~29\) # (GND)))))
-- \corr_long|gate6|Add4~31\ = CARRY((\corr_long|gate6|Add2~30_combout\ & (!\corr_long|gate6|Add3~30_combout\ & !\corr_long|gate6|Add4~29\)) # (!\corr_long|gate6|Add2~30_combout\ & ((!\corr_long|gate6|Add4~29\) # (!\corr_long|gate6|Add3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~30_combout\,
	datab => \corr_long|gate6|Add3~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~29\,
	combout => \corr_long|gate6|Add4~30_combout\,
	cout => \corr_long|gate6|Add4~31\);

-- Location: LCCOMB_X10_Y2_N14
\corr_long|gate6|Add4~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~32_combout\ = ((\corr_long|gate6|Add2~32_combout\ $ (\corr_long|gate6|Add3~32_combout\ $ (!\corr_long|gate6|Add4~31\)))) # (GND)
-- \corr_long|gate6|Add4~33\ = CARRY((\corr_long|gate6|Add2~32_combout\ & ((\corr_long|gate6|Add3~32_combout\) # (!\corr_long|gate6|Add4~31\))) # (!\corr_long|gate6|Add2~32_combout\ & (\corr_long|gate6|Add3~32_combout\ & !\corr_long|gate6|Add4~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~32_combout\,
	datab => \corr_long|gate6|Add3~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~31\,
	combout => \corr_long|gate6|Add4~32_combout\,
	cout => \corr_long|gate6|Add4~33\);

-- Location: LCCOMB_X10_Y2_N16
\corr_long|gate6|Add4~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~34_combout\ = (\corr_long|gate6|Add2~34_combout\ & (!\corr_long|gate6|Add4~33\)) # (!\corr_long|gate6|Add2~34_combout\ & ((\corr_long|gate6|Add4~33\) # (GND)))
-- \corr_long|gate6|Add4~35\ = CARRY((!\corr_long|gate6|Add4~33\) # (!\corr_long|gate6|Add2~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|gate6|Add2~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~33\,
	combout => \corr_long|gate6|Add4~34_combout\,
	cout => \corr_long|gate6|Add4~35\);

-- Location: LCCOMB_X10_Y2_N18
\corr_long|gate6|Add4~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~36_combout\ = !\corr_long|gate6|Add4~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add4~35\,
	combout => \corr_long|gate6|Add4~36_combout\);

-- Location: LCCOMB_X9_Y5_N8
\corr_long|gate6|output[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[13]~45_combout\ = (\corr_long|gate6|Add8~26_combout\ & ((\corr_long|gate6|Add4~26_combout\ & (\corr_long|gate6|output[12]~44\ & VCC)) # (!\corr_long|gate6|Add4~26_combout\ & (!\corr_long|gate6|output[12]~44\)))) # 
-- (!\corr_long|gate6|Add8~26_combout\ & ((\corr_long|gate6|Add4~26_combout\ & (!\corr_long|gate6|output[12]~44\)) # (!\corr_long|gate6|Add4~26_combout\ & ((\corr_long|gate6|output[12]~44\) # (GND)))))
-- \corr_long|gate6|output[13]~46\ = CARRY((\corr_long|gate6|Add8~26_combout\ & (!\corr_long|gate6|Add4~26_combout\ & !\corr_long|gate6|output[12]~44\)) # (!\corr_long|gate6|Add8~26_combout\ & ((!\corr_long|gate6|output[12]~44\) # 
-- (!\corr_long|gate6|Add4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~26_combout\,
	datab => \corr_long|gate6|Add4~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[12]~44\,
	combout => \corr_long|gate6|output[13]~45_combout\,
	cout => \corr_long|gate6|output[13]~46\);

-- Location: LCCOMB_X9_Y5_N12
\corr_long|gate6|output[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[15]~49_combout\ = (\corr_long|gate6|Add8~30_combout\ & ((\corr_long|gate6|Add4~30_combout\ & (\corr_long|gate6|output[14]~48\ & VCC)) # (!\corr_long|gate6|Add4~30_combout\ & (!\corr_long|gate6|output[14]~48\)))) # 
-- (!\corr_long|gate6|Add8~30_combout\ & ((\corr_long|gate6|Add4~30_combout\ & (!\corr_long|gate6|output[14]~48\)) # (!\corr_long|gate6|Add4~30_combout\ & ((\corr_long|gate6|output[14]~48\) # (GND)))))
-- \corr_long|gate6|output[15]~50\ = CARRY((\corr_long|gate6|Add8~30_combout\ & (!\corr_long|gate6|Add4~30_combout\ & !\corr_long|gate6|output[14]~48\)) # (!\corr_long|gate6|Add8~30_combout\ & ((!\corr_long|gate6|output[14]~48\) # 
-- (!\corr_long|gate6|Add4~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~30_combout\,
	datab => \corr_long|gate6|Add4~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[14]~48\,
	combout => \corr_long|gate6|output[15]~49_combout\,
	cout => \corr_long|gate6|output[15]~50\);

-- Location: LCCOMB_X9_Y5_N14
\corr_long|gate6|output[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[16]~51_combout\ = ((\corr_long|gate6|Add4~32_combout\ $ (\corr_long|gate6|Add8~32_combout\ $ (!\corr_long|gate6|output[15]~50\)))) # (GND)
-- \corr_long|gate6|output[16]~52\ = CARRY((\corr_long|gate6|Add4~32_combout\ & ((\corr_long|gate6|Add8~32_combout\) # (!\corr_long|gate6|output[15]~50\))) # (!\corr_long|gate6|Add4~32_combout\ & (\corr_long|gate6|Add8~32_combout\ & 
-- !\corr_long|gate6|output[15]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~32_combout\,
	datab => \corr_long|gate6|Add8~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[15]~50\,
	combout => \corr_long|gate6|output[16]~51_combout\,
	cout => \corr_long|gate6|output[16]~52\);

-- Location: LCCOMB_X9_Y5_N16
\corr_long|gate6|output[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[17]~53_combout\ = (\corr_long|gate6|Add4~34_combout\ & ((\corr_long|gate6|Add8~34_combout\ & (\corr_long|gate6|output[16]~52\ & VCC)) # (!\corr_long|gate6|Add8~34_combout\ & (!\corr_long|gate6|output[16]~52\)))) # 
-- (!\corr_long|gate6|Add4~34_combout\ & ((\corr_long|gate6|Add8~34_combout\ & (!\corr_long|gate6|output[16]~52\)) # (!\corr_long|gate6|Add8~34_combout\ & ((\corr_long|gate6|output[16]~52\) # (GND)))))
-- \corr_long|gate6|output[17]~54\ = CARRY((\corr_long|gate6|Add4~34_combout\ & (!\corr_long|gate6|Add8~34_combout\ & !\corr_long|gate6|output[16]~52\)) # (!\corr_long|gate6|Add4~34_combout\ & ((!\corr_long|gate6|output[16]~52\) # 
-- (!\corr_long|gate6|Add8~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~34_combout\,
	datab => \corr_long|gate6|Add8~34_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[16]~52\,
	combout => \corr_long|gate6|output[17]~53_combout\,
	cout => \corr_long|gate6|output[17]~54\);

-- Location: LCCOMB_X9_Y5_N18
\corr_long|gate6|output[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[18]~55_combout\ = \corr_long|gate6|Add4~36_combout\ $ (\corr_long|gate6|output[17]~54\ $ (!\corr_long|gate6|Add8~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~36_combout\,
	datad => \corr_long|gate6|Add8~36_combout\,
	cin => \corr_long|gate6|output[17]~54\,
	combout => \corr_long|gate6|output[18]~55_combout\);

-- Location: LCFF_X9_Y11_N7
\ADC_Manager1|c_10_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[2]~24_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(2));

-- Location: LCFF_X9_Y10_N29
\ADC_Manager1|c_01_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(1));

-- Location: LCFF_X9_Y12_N21
\ADC_Manager1|c_00_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[10]~40_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(10));

-- Location: LCFF_X9_Y12_N17
\ADC_Manager1|c_00_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[8]~36_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(8));

-- Location: LCFF_X9_Y12_N15
\ADC_Manager1|c_00_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[7]~34_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(7));

-- Location: LCFF_X9_Y12_N9
\ADC_Manager1|c_00_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[4]~28_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(4));

-- Location: LCFF_X9_Y12_N5
\ADC_Manager1|c_00_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[2]~24_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(2));

-- Location: LCFF_X8_Y12_N21
\ADC_Manager1|c_11_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[9]~38_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(9));

-- Location: LCFF_X8_Y10_N5
\ADC_Manager1|c_11_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[5]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(5));

-- Location: LCFF_X8_Y12_N31
\ADC_Manager1|c_11_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[3]~26_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(3));

-- Location: LCFF_X8_Y12_N29
\ADC_Manager1|c_11_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[0]~20_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(0));

-- Location: LCCOMB_X8_Y13_N12
\ADC_Manager1|process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~1_combout\ = (\ADC_Manager1|LessThan10~22_combout\ & (\ADC_Manager1|LessThan9~22_combout\ & \ADC_Manager1|LessThan11~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan10~22_combout\,
	datab => \ADC_Manager1|LessThan9~22_combout\,
	datad => \ADC_Manager1|LessThan11~22_combout\,
	combout => \ADC_Manager1|process_1~1_combout\);

-- Location: LCCOMB_X7_Y12_N4
\ADC_Manager1|LessThan8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~0_combout\ = (\ADC_Manager1|c_10_value\(4)) # ((\ADC_Manager1|c_10_value\(5)) # ((\ADC_Manager1|c_10_value\(3)) # (\ADC_Manager1|c_10_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_10_value\(5),
	datac => \ADC_Manager1|c_10_value\(3),
	datad => \ADC_Manager1|c_10_value\(2),
	combout => \ADC_Manager1|LessThan8~0_combout\);

-- Location: LCCOMB_X7_Y12_N2
\ADC_Manager1|LessThan8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~1_combout\ = (\ADC_Manager1|c_10_value\(6)) # ((\ADC_Manager1|c_10_value\(8)) # ((\ADC_Manager1|c_10_value\(7)) # (\ADC_Manager1|c_10_value\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_10_value\(8),
	datac => \ADC_Manager1|c_10_value\(7),
	datad => \ADC_Manager1|c_10_value\(9),
	combout => \ADC_Manager1|LessThan8~1_combout\);

-- Location: LCCOMB_X7_Y12_N0
\ADC_Manager1|LessThan8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan8~2_combout\ = (\ADC_Manager1|c_10_value\(10)) # ((\ADC_Manager1|LessThan8~1_combout\) # ((\ADC_Manager1|LessThan8~0_combout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(10),
	datab => \ADC_Manager1|LessThan8~1_combout\,
	datac => \ADC_Manager1|LessThan8~0_combout\,
	datad => \ADC_Manager1|c_10_value\(11),
	combout => \ADC_Manager1|LessThan8~2_combout\);

-- Location: LCCOMB_X9_Y13_N2
\ADC_Manager1|LessThan16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~0_combout\ = (\ADC_Manager1|c_11_value\(3)) # ((\ADC_Manager1|c_11_value\(5)) # ((\ADC_Manager1|c_11_value\(4)) # (\ADC_Manager1|c_11_value\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_11_value\(5),
	datac => \ADC_Manager1|c_11_value\(4),
	datad => \ADC_Manager1|c_11_value\(2),
	combout => \ADC_Manager1|LessThan16~0_combout\);

-- Location: LCCOMB_X9_Y13_N4
\ADC_Manager1|LessThan16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~1_combout\ = (\ADC_Manager1|c_11_value\(6)) # ((\ADC_Manager1|c_11_value\(9)) # ((\ADC_Manager1|c_11_value\(7)) # (\ADC_Manager1|c_11_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_11_value\(9),
	datac => \ADC_Manager1|c_11_value\(7),
	datad => \ADC_Manager1|c_11_value\(8),
	combout => \ADC_Manager1|LessThan16~1_combout\);

-- Location: LCCOMB_X9_Y13_N30
\ADC_Manager1|LessThan16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan16~2_combout\ = (\ADC_Manager1|c_11_value\(10)) # ((\ADC_Manager1|LessThan16~0_combout\) # ((\ADC_Manager1|LessThan16~1_combout\) # (\ADC_Manager1|c_11_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|LessThan16~0_combout\,
	datac => \ADC_Manager1|LessThan16~1_combout\,
	datad => \ADC_Manager1|c_11_value\(11),
	combout => \ADC_Manager1|LessThan16~2_combout\);

-- Location: LCCOMB_X8_Y13_N14
\ADC_Manager1|data_buffer[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~6_combout\ = (((!\ADC_Manager1|LessThan16~2_combout\) # (!\ADC_Manager1|LessThan13~22_combout\)) # (!\ADC_Manager1|LessThan15~22_combout\)) # (!\ADC_Manager1|LessThan14~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan14~22_combout\,
	datab => \ADC_Manager1|LessThan15~22_combout\,
	datac => \ADC_Manager1|LessThan13~22_combout\,
	datad => \ADC_Manager1|LessThan16~2_combout\,
	combout => \ADC_Manager1|data_buffer[0]~6_combout\);

-- Location: LCCOMB_X7_Y13_N30
\ADC_Manager1|LessThan12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~0_combout\ = (\ADC_Manager1|c_00_value\(2)) # ((\ADC_Manager1|c_00_value\(4)) # ((\ADC_Manager1|c_00_value\(3)) # (\ADC_Manager1|c_00_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_00_value\(4),
	datac => \ADC_Manager1|c_00_value\(3),
	datad => \ADC_Manager1|c_00_value\(5),
	combout => \ADC_Manager1|LessThan12~0_combout\);

-- Location: LCCOMB_X7_Y13_N4
\ADC_Manager1|LessThan12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~1_combout\ = (\ADC_Manager1|c_00_value\(8)) # ((\ADC_Manager1|c_00_value\(7)) # ((\ADC_Manager1|c_00_value\(9)) # (\ADC_Manager1|c_00_value\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_00_value\(7),
	datac => \ADC_Manager1|c_00_value\(9),
	datad => \ADC_Manager1|c_00_value\(6),
	combout => \ADC_Manager1|LessThan12~1_combout\);

-- Location: LCCOMB_X7_Y13_N0
\ADC_Manager1|LessThan12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan12~2_combout\ = (\ADC_Manager1|LessThan12~1_combout\) # ((\ADC_Manager1|LessThan12~0_combout\) # ((\ADC_Manager1|c_00_value\(10)) # (\ADC_Manager1|c_00_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan12~1_combout\,
	datab => \ADC_Manager1|LessThan12~0_combout\,
	datac => \ADC_Manager1|c_00_value\(10),
	datad => \ADC_Manager1|c_00_value\(11),
	combout => \ADC_Manager1|LessThan12~2_combout\);

-- Location: LCCOMB_X8_Y13_N18
\ADC_Manager1|data_buffer[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~7_combout\ = (\ADC_Manager1|process_1~1_combout\ & (!\ADC_Manager1|LessThan12~2_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & ((\ADC_Manager1|data_buffer[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan12~2_combout\,
	datac => \ADC_Manager1|data_buffer[0]~6_combout\,
	datad => \ADC_Manager1|process_1~1_combout\,
	combout => \ADC_Manager1|data_buffer[0]~7_combout\);

-- Location: LCCOMB_X8_Y13_N16
\ADC_Manager1|data_buffer[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~8_combout\ = (\ADC_Manager1|process_1~2_combout\ & ((!\ADC_Manager1|LessThan8~2_combout\))) # (!\ADC_Manager1|process_1~2_combout\ & (\ADC_Manager1|data_buffer[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_buffer[0]~7_combout\,
	datac => \ADC_Manager1|LessThan8~2_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|data_buffer[0]~8_combout\);

-- Location: LCCOMB_X8_Y13_N4
\ADC_Manager1|process_1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~3_combout\ = (\ADC_Manager1|LessThan14~22_combout\ & (\ADC_Manager1|LessThan15~22_combout\ & \ADC_Manager1|LessThan13~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan14~22_combout\,
	datab => \ADC_Manager1|LessThan15~22_combout\,
	datac => \ADC_Manager1|LessThan13~22_combout\,
	combout => \ADC_Manager1|process_1~3_combout\);

-- Location: LCCOMB_X8_Y13_N0
\ADC_Manager1|data_buffer[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~10_combout\ = (\ADC_Manager1|process_1~1_combout\ & (\ADC_Manager1|LessThan12~2_combout\)) # (!\ADC_Manager1|process_1~1_combout\ & (((\ADC_Manager1|LessThan16~2_combout\ & \ADC_Manager1|process_1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan12~2_combout\,
	datab => \ADC_Manager1|LessThan16~2_combout\,
	datac => \ADC_Manager1|process_1~3_combout\,
	datad => \ADC_Manager1|process_1~1_combout\,
	combout => \ADC_Manager1|data_buffer[2]~10_combout\);

-- Location: LCCOMB_X8_Y13_N6
\ADC_Manager1|data_buffer[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~11_combout\ = (\ADC_Manager1|process_1~2_combout\ & ((\ADC_Manager1|LessThan8~2_combout\))) # (!\ADC_Manager1|process_1~2_combout\ & (\ADC_Manager1|data_buffer[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_buffer[2]~10_combout\,
	datac => \ADC_Manager1|LessThan8~2_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|data_buffer[2]~11_combout\);

-- Location: LCFF_X1_Y4_N25
\clock_divider1|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(12));

-- Location: LCCOMB_X2_Y4_N10
\clock_divider1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~0_combout\ = (!\clock_divider1|counter\(12) & (!\clock_divider1|counter\(14) & (!\clock_divider1|counter\(11) & !\clock_divider1|counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(12),
	datab => \clock_divider1|counter\(14),
	datac => \clock_divider1|counter\(11),
	datad => \clock_divider1|counter\(13),
	combout => \clock_divider1|LessThan0~0_combout\);

-- Location: LCFF_X1_Y4_N11
\clock_divider1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(5));

-- Location: LCFF_X8_Y3_N7
\UART_Controller_1|uart_tx_1|data_send[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[5]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(5));

-- Location: LCFF_X8_Y3_N3
\UART_Controller_1|uart_tx_1|data_send[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(4),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(4));

-- Location: LCCOMB_X8_Y3_N2
\UART_Controller_1|uart_tx_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & ((\UART_Controller_1|uart_tx_1|data_send\(5)) # ((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (((\UART_Controller_1|uart_tx_1|data_send\(4) & !\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(5),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(4),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~0_combout\);

-- Location: LCFF_X8_Y3_N19
\UART_Controller_1|uart_tx_1|data_send[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(2));

-- Location: LCFF_X8_Y3_N11
\UART_Controller_1|uart_tx_1|data_send[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(1),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(1));

-- Location: LCFF_X8_Y3_N13
\UART_Controller_1|uart_tx_1|data_send[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(0));

-- Location: LCCOMB_X8_Y3_N10
\UART_Controller_1|uart_tx_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~2_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_send\(1)) # (\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_tx_1|data_send\(0) & ((!\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_send\(0),
	datab => \UART_Controller_1|uart_tx_1|data_index\(0),
	datac => \UART_Controller_1|uart_tx_1|data_send\(1),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~2_combout\);

-- Location: LCFF_X8_Y3_N17
\UART_Controller_1|uart_tx_1|data_send[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(3),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(3));

-- Location: LCCOMB_X8_Y3_N16
\UART_Controller_1|uart_tx_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~3_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & (((\UART_Controller_1|uart_tx_1|data_send\(3))) # (!\UART_Controller_1|uart_tx_1|data_index\(1)))) # (!\UART_Controller_1|uart_tx_1|Mux0~2_combout\ & 
-- (\UART_Controller_1|uart_tx_1|data_index\(1) & ((\UART_Controller_1|uart_tx_1|data_send\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_index\(1),
	datac => \UART_Controller_1|uart_tx_1|data_send\(3),
	datad => \UART_Controller_1|uart_tx_1|data_send\(2),
	combout => \UART_Controller_1|uart_tx_1|Mux0~3_combout\);

-- Location: LCFF_X5_Y6_N31
\ADC_Manager1|bit_counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector49~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(5));

-- Location: LCCOMB_X7_Y6_N6
\ADC_Manager1|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~0_combout\ = (\ADC_Manager1|bit_counter\(4) & (!\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|bit_counter\(5) & \ADC_Manager1|bit_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(4),
	datab => \ADC_Manager1|bit_counter\(3),
	datac => \ADC_Manager1|bit_counter\(5),
	datad => \ADC_Manager1|bit_counter\(1),
	combout => \ADC_Manager1|Equal1~0_combout\);

-- Location: LCFF_X7_Y6_N17
\ADC_Manager1|bit_counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector40~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(14));

-- Location: LCCOMB_X7_Y5_N4
\ADC_Manager1|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~5_combout\ = (!\ADC_Manager1|bit_counter\(23) & (!\ADC_Manager1|bit_counter\(20) & (!\ADC_Manager1|bit_counter\(22) & !\ADC_Manager1|bit_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(23),
	datab => \ADC_Manager1|bit_counter\(20),
	datac => \ADC_Manager1|bit_counter\(22),
	datad => \ADC_Manager1|bit_counter\(21),
	combout => \ADC_Manager1|Equal1~5_combout\);

-- Location: LCFF_X5_Y5_N13
\ADC_Manager1|bit_counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector26~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(28));

-- Location: LCCOMB_X24_Y7_N6
\ADC_Manager1|Selector21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (((!\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(3))) # (!\ADC_Manager1|Selector15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector15~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector21~0_combout\);

-- Location: LCCOMB_X8_Y3_N24
\UART_Controller_1|uart_tx_1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Add0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Add0~0_combout\);

-- Location: LCCOMB_X25_Y7_N10
\ADC_Manager1|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~3_combout\ = (!\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter\(13) & !\ADC_Manager1|counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(15),
	datab => \ADC_Manager1|counter\(14),
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Equal0~3_combout\);

-- Location: LCFF_X26_Y11_N13
\ADC_Manager1|data_counts[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~44_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(22));

-- Location: LCFF_X26_Y11_N11
\ADC_Manager1|data_counts[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~42_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(21));

-- Location: LCFF_X26_Y11_N7
\ADC_Manager1|data_counts[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~38_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(19));

-- Location: LCCOMB_X27_Y11_N6
\ADC_Manager1|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~1_combout\ = (!\ADC_Manager1|data_counts\(21) & (!\ADC_Manager1|data_counts\(19) & (!\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|data_counts\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(21),
	datab => \ADC_Manager1|data_counts\(19),
	datac => \ADC_Manager1|data_counts\(18),
	datad => \ADC_Manager1|data_counts\(20),
	combout => \ADC_Manager1|Equal2~1_combout\);

-- Location: LCFF_X26_Y12_N17
\ADC_Manager1|data_counts[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~16_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(8));

-- Location: LCFF_X26_Y12_N13
\ADC_Manager1|data_counts[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~12_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(6));

-- Location: LCFF_X26_Y12_N11
\ADC_Manager1|data_counts[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~10_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(5));

-- Location: LCCOMB_X25_Y12_N10
\ADC_Manager1|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~5_combout\ = (!\ADC_Manager1|data_counts\(8) & (!\ADC_Manager1|data_counts\(6) & (!\ADC_Manager1|data_counts\(5) & !\ADC_Manager1|data_counts\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(8),
	datab => \ADC_Manager1|data_counts\(6),
	datac => \ADC_Manager1|data_counts\(5),
	datad => \ADC_Manager1|data_counts\(7),
	combout => \ADC_Manager1|Equal2~5_combout\);

-- Location: LCFF_X26_Y11_N17
\ADC_Manager1|data_counts[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~48_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(24));

-- Location: LCCOMB_X25_Y6_N26
\ADC_Manager1|Equal1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~10_combout\ = (\ADC_Manager1|Equal1~9_combout\ & (\ADC_Manager1|Equal1~8_combout\ & \ADC_Manager1|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal1~9_combout\,
	datac => \ADC_Manager1|Equal1~8_combout\,
	datad => \ADC_Manager1|Equal1~4_combout\,
	combout => \ADC_Manager1|Equal1~10_combout\);

-- Location: LCCOMB_X5_Y6_N30
\ADC_Manager1|Selector49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector49~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~10_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|Add3~10_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector49~0_combout\);

-- Location: LCCOMB_X7_Y6_N16
\ADC_Manager1|Selector40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector40~0_combout\ = (\ADC_Manager1|Add3~28_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~28_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector40~0_combout\);

-- Location: LCCOMB_X5_Y5_N12
\ADC_Manager1|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector26~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|Add3~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Add3~56_combout\,
	combout => \ADC_Manager1|Selector26~0_combout\);

-- Location: LCCOMB_X3_Y4_N18
\UART_Controller_1|uart_clk_divider|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(7)) # (!\UART_Controller_1|uart_clk_divider|counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(7),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\);

-- Location: LCCOMB_X3_Y4_N20
\UART_Controller_1|uart_clk_divider|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\ = ((!\UART_Controller_1|uart_clk_divider|counter\(2) & (!\UART_Controller_1|uart_clk_divider|counter\(0) & !\UART_Controller_1|uart_clk_divider|counter\(1)))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(2),
	datab => \UART_Controller_1|uart_clk_divider|counter\(4),
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|counter\(1),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\);

-- Location: LCCOMB_X3_Y4_N2
\UART_Controller_1|uart_clk_divider|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\ = (\UART_Controller_1|uart_clk_divider|LessThan0~0_combout\) # ((!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|LessThan0~1_combout\) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(5),
	datab => \UART_Controller_1|uart_clk_divider|LessThan0~0_combout\,
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~1_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(3),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\);

-- Location: LCFF_X4_Y4_N25
\UART_Controller_1|uart_clk_divider|counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(12));

-- Location: LCFF_X4_Y4_N21
\UART_Controller_1|uart_clk_divider|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(10));

-- Location: LCCOMB_X9_Y3_N20
\UART_Controller_1|uart_tx_1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & (((\UART_Controller_1|uart_clk_divider|clock_out~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datad => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~0_combout\);

-- Location: LCCOMB_X9_Y3_N24
\UART_Controller_1|uart_tx_1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & (\UART_Controller_1|uart_clk_divider|clock_out~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datab => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~1_combout\);

-- Location: LCCOMB_X8_Y9_N6
\ADC_Manager1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~2_combout\ = (\corr_long|f_output[7]~34_combout\) # ((\corr_long|f_output[1]~22_combout\) # ((\corr_long|f_output[0]~20_combout\) # (\corr_long|f_output[6]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[7]~34_combout\,
	datab => \corr_long|f_output[1]~22_combout\,
	datac => \corr_long|f_output[0]~20_combout\,
	datad => \corr_long|f_output[6]~32_combout\,
	combout => \ADC_Manager1|LessThan0~2_combout\);

-- Location: LCCOMB_X25_Y6_N10
\ADC_Manager1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~0_combout\ = (\ADC_Manager1|main_state.read_init_mem~regout\ & (\ADC_Manager1|main_state.waiting_preambule~regout\ & !\ADC_Manager1|main_state.sending_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector2~0_combout\);

-- Location: LCCOMB_X25_Y6_N20
\ADC_Manager1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~1_combout\ = (\ADC_Manager1|Selector2~0_combout\ & (((!\ADC_Manager1|Equal0~7_combout\) # (!\ADC_Manager1|Equal0~10_combout\)) # (!\ADC_Manager1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~0_combout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|Equal0~10_combout\,
	datad => \ADC_Manager1|Equal0~7_combout\,
	combout => \ADC_Manager1|Selector2~1_combout\);

-- Location: LCCOMB_X25_Y7_N8
\ADC_Manager1|Selector83~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector83~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(3),
	combout => \ADC_Manager1|Selector83~0_combout\);

-- Location: LCCOMB_X27_Y7_N26
\ADC_Manager1|Selector80~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector80~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(6),
	combout => \ADC_Manager1|Selector80~0_combout\);

-- Location: LCCOMB_X25_Y7_N24
\ADC_Manager1|Selector74~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector74~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(12),
	combout => \ADC_Manager1|Selector74~0_combout\);

-- Location: LCCOMB_X27_Y6_N28
\ADC_Manager1|Selector65~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector65~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(21),
	combout => \ADC_Manager1|Selector65~0_combout\);

-- Location: LCCOMB_X27_Y6_N2
\ADC_Manager1|Selector64~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector64~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(22),
	combout => \ADC_Manager1|Selector64~0_combout\);

-- Location: LCCOMB_X27_Y7_N16
\ADC_Manager1|Selector55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector55~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(31),
	combout => \ADC_Manager1|Selector55~0_combout\);

-- Location: LCCOMB_X12_Y1_N14
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1) & 
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X12_Y1_N12
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1)) # 
-- (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3)) # (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2))) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(1),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(0),
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X3_Y4_N10
\UART_Controller_1|uart_clk_divider|counter[9]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter[9]~0_combout\ = ((\UART_Controller_1|uart_clk_divider|counter\(1)) # ((\UART_Controller_1|uart_clk_divider|counter\(2)) # (!\UART_Controller_1|uart_clk_divider|counter\(8)))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(7),
	datab => \UART_Controller_1|uart_clk_divider|counter\(1),
	datac => \UART_Controller_1|uart_clk_divider|counter\(8),
	datad => \UART_Controller_1|uart_clk_divider|counter\(2),
	combout => \UART_Controller_1|uart_clk_divider|counter[9]~0_combout\);

-- Location: LCCOMB_X9_Y3_N28
\UART_Controller_1|uart_tx_1|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~2_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ & \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~2_combout\);

-- Location: LCCOMB_X8_Y3_N14
\UART_Controller_1|uart_tx_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & (((\UART_Controller_1|uart_clk_divider|clock_out~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~0_combout\);

-- Location: LCCOMB_X24_Y6_N16
\ADC_Manager1|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (!\ADC_Manager1|c_short_func_input_index\(3))) # (!\ADC_Manager1|c_short_func_input_index\(0) & (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- ((\ADC_Manager1|corr_func_rom_adress_b\(1)) # (!\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|corr_func_rom_adress_b\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector17~0_combout\);

-- Location: LCCOMB_X24_Y6_N20
\ADC_Manager1|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~1_combout\ = (\ADC_Manager1|Selector17~0_combout\ & ((\ADC_Manager1|main_state.finding_bits~regout\) # ((!\ADC_Manager1|WideOr3~0_combout\ & \ADC_Manager1|corr_func_rom_adress_b\(1))))) # (!\ADC_Manager1|Selector17~0_combout\ & 
-- (!\ADC_Manager1|WideOr3~0_combout\ & ((\ADC_Manager1|corr_func_rom_adress_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector17~0_combout\,
	datab => \ADC_Manager1|WideOr3~0_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|corr_func_rom_adress_b\(1),
	combout => \ADC_Manager1|Selector17~1_combout\);

-- Location: LCCOMB_X24_Y6_N8
\ADC_Manager1|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & (((\ADC_Manager1|c_short_func_input_index\(2) & !\ADC_Manager1|c_short_func_input_index\(3))))) # (!\ADC_Manager1|c_short_func_input_index\(1) & 
-- (!\ADC_Manager1|c_short_func_input_index\(2) & ((\ADC_Manager1|corr_func_rom_adress_b\(2)) # (!\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|corr_func_rom_adress_b\(2),
	datab => \ADC_Manager1|c_short_func_input_index\(1),
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector16~0_combout\);

-- Location: LCCOMB_X24_Y6_N10
\ADC_Manager1|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0)) # (\ADC_Manager1|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(0),
	datab => \ADC_Manager1|Selector16~0_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector16~1_combout\);

-- Location: LCCOMB_X24_Y6_N24
\ADC_Manager1|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((!\ADC_Manager1|c_short_func_input_index\(3)))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|corr_func_rom_adress_b\(3) & \ADC_Manager1|c_short_func_input_index\(3))))) # (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|corr_func_rom_adress_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|corr_func_rom_adress_b\(3),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector15~1_combout\);

-- Location: LCCOMB_X24_Y6_N12
\ADC_Manager1|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0) & ((!\ADC_Manager1|c_short_func_input_index\(3)))) # (!\ADC_Manager1|c_short_func_input_index\(0) & 
-- (\ADC_Manager1|corr_func_rom_adress_b\(0) & \ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|corr_func_rom_adress_b\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|Selector18~0_combout\);

-- Location: CLKCTRL_G3
\UART_Controller_1|uart_clk_divider|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\);

-- Location: CLKCTRL_G0
\clock_divider1|clock_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock_divider1|clock_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock_divider1|clock_out~clkctrl_outclk\);

-- Location: LCFF_X14_Y1_N13
\corr_long|gate6|output[15]_OTERM55_OTERM277_NEW_REG594\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM595\);

-- Location: LCFF_X14_Y1_N11
\corr_long|gate6|output[14]_OTERM53_OTERM275_NEW_REG596\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM597\);

-- Location: LCFF_X15_Y1_N17
\corr_long|gate6|output[13]_OTERM51_OTERM273_NEW_REG598\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM599\);

-- Location: LCFF_X14_Y1_N7
\corr_long|gate6|output[12]_OTERM49_OTERM271_NEW_REG600\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\);

-- Location: LCFF_X14_Y2_N25
\corr_long|gate6|output[5]_OTERM11_OTERM233_NEW_REG614\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM615\);

-- Location: LCFF_X14_Y2_N21
\corr_long|gate6|output[3]_OTERM7_OTERM229_NEW_REG618\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM619\);

-- Location: LCFF_X14_Y2_N17
\corr_long|gate6|output[1]_OTERM3_OTERM225_NEW_REG622\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\);

-- Location: LCFF_X17_Y4_N17
\corr_long|gate6|output[15]_OTERM69_OTERM219_NEW_REG772\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM773\);

-- Location: LCFF_X17_Y4_N21
\corr_long|gate6|output[10]_OTERM45_OTERM197_NEW_REG782\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\);

-- Location: LCFF_X17_Y4_N29
\corr_long|gate6|output[9]_OTERM43_OTERM195_NEW_REG784\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\);

-- Location: LCFF_X17_Y4_N25
\corr_long|gate6|output[8]_OTERM41_OTERM193_NEW_REG786\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787\);

-- Location: LCFF_X17_Y5_N15
\corr_long|gate6|output[7]_OTERM39_OTERM191_NEW_REG788\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\);

-- Location: LCFF_X17_Y5_N7
\corr_long|gate6|output[6]_OTERM37_OTERM189_NEW_REG790\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791\);

-- Location: LCFF_X17_Y5_N9
\corr_long|gate6|output[5]_OTERM35_OTERM187_NEW_REG792\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\);

-- Location: LCFF_X17_Y5_N13
\corr_long|gate6|output[3]_OTERM31_OTERM183_NEW_REG796\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\);

-- Location: LCFF_X17_Y5_N11
\corr_long|gate6|output[1]_OTERM27_OTERM179_NEW_REG800\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801\);

-- Location: LCFF_X17_Y4_N13
\corr_long|gate6|output[14]_OTERM67_OTERM217_NEW_REG806\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM807\);

-- Location: LCFF_X17_Y4_N11
\corr_long|gate6|output[13]_OTERM65_OTERM215_NEW_REG808\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\);

-- Location: LCFF_X17_Y4_N9
\corr_long|gate6|output[12]_OTERM63_OTERM213_NEW_REG810\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\);

-- Location: LCFF_X17_Y4_N7
\corr_long|gate6|output[11]_OTERM47_OTERM199_NEW_REG812\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\);

-- Location: LCFF_X17_Y5_N25
\corr_long|gate6|output[4]_OTERM33_OTERM185_NEW_REG826\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM827\);

-- Location: LCFF_X17_Y5_N21
\corr_long|gate6|output[2]_OTERM29_OTERM181_NEW_REG830\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM831\);

-- Location: LCFF_X17_Y5_N17
\corr_long|gate6|output[0]_OTERM25_OTERM177_NEW_REG834\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\);

-- Location: LCFF_X17_Y10_N17
\corr_long|gate5|output[15]_OTERM145_OTERM361_NEW_REG836\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM837\);

-- Location: LCFF_X17_Y10_N27
\corr_long|gate5|output[14]_OTERM143_OTERM359_NEW_REG838\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM839\);

-- Location: LCFF_X17_Y10_N23
\corr_long|gate5|output[13]_OTERM141_OTERM357_NEW_REG840\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM841\);

-- Location: LCFF_X17_Y10_N29
\corr_long|gate5|output[10]_OTERM121_OTERM339_NEW_REG846\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\);

-- Location: LCFF_X17_Y10_N25
\corr_long|gate5|output[9]_OTERM119_OTERM337_NEW_REG848\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849\);

-- Location: LCFF_X17_Y10_N21
\corr_long|gate5|output[8]_OTERM117_OTERM335_NEW_REG850\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851\);

-- Location: LCFF_X17_Y11_N5
\corr_long|gate5|output[7]_OTERM115_OTERM333_NEW_REG852\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM853\);

-- Location: LCFF_X17_Y11_N7
\corr_long|gate5|output[6]_OTERM113_OTERM331_NEW_REG854\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\);

-- Location: LCFF_X17_Y11_N13
\corr_long|gate5|output[5]_OTERM111_OTERM329_NEW_REG856\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM857\);

-- Location: LCFF_X17_Y11_N11
\corr_long|gate5|output[3]_OTERM107_OTERM325_NEW_REG860\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861\);

-- Location: LCFF_X17_Y11_N1
\corr_long|gate5|output[1]_OTERM103_OTERM321_NEW_REG864\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\);

-- Location: LCFF_X17_Y10_N15
\corr_long|gate5|output[15]_OTERM145_OTERM361_NEW_REG868\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM361_OTERM869\);

-- Location: LCFF_X17_Y10_N13
\corr_long|gate5|output[14]_OTERM143_OTERM359_NEW_REG870\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM359_OTERM871\);

-- Location: LCFF_X17_Y10_N11
\corr_long|gate5|output[13]_OTERM141_OTERM357_NEW_REG872\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM357_OTERM873\);

-- Location: LCFF_X17_Y10_N9
\corr_long|gate5|output[12]_OTERM139_OTERM355_NEW_REG874\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM875\);

-- Location: LCFF_X17_Y10_N7
\corr_long|gate5|output[11]_OTERM123_OTERM341_NEW_REG876\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\);

-- Location: LCFF_X17_Y11_N25
\corr_long|gate5|output[4]_OTERM109_OTERM327_NEW_REG890\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\);

-- Location: LCFF_X17_Y11_N21
\corr_long|gate5|output[2]_OTERM105_OTERM323_NEW_REG894\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM895\);

-- Location: LCFF_X17_Y11_N17
\corr_long|gate5|output[0]_OTERM101_OTERM319_NEW_REG898\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM899\);

-- Location: LCFF_X17_Y8_N17
\corr_long|gate5|output[15]_OTERM131_OTERM431_NEW_REG900\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM901\);

-- Location: LCFF_X17_Y8_N31
\corr_long|gate5|output[14]_OTERM129_OTERM429_NEW_REG902\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903\);

-- Location: LCFF_X17_Y8_N23
\corr_long|gate5|output[13]_OTERM127_OTERM427_NEW_REG904\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905\);

-- Location: LCFF_X17_Y8_N25
\corr_long|gate5|output[9]_OTERM95_OTERM407_NEW_REG912\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913\);

-- Location: LCFF_X17_Y8_N21
\corr_long|gate5|output[8]_OTERM93_OTERM405_NEW_REG914\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915\);

-- Location: LCFF_X17_Y9_N7
\corr_long|gate5|output[5]_OTERM87_OTERM399_NEW_REG920\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921\);

-- Location: LCFF_X17_Y9_N13
\corr_long|gate5|output[3]_OTERM83_OTERM395_NEW_REG924\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM925\);

-- Location: LCFF_X17_Y9_N11
\corr_long|gate5|output[1]_OTERM79_OTERM391_NEW_REG928\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\);

-- Location: LCFF_X17_Y8_N15
\corr_long|gate5|output[15]_OTERM131_OTERM431_NEW_REG932\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM431_OTERM933\);

-- Location: LCFF_X17_Y8_N13
\corr_long|gate5|output[14]_OTERM129_OTERM429_NEW_REG934\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM935\);

-- Location: LCFF_X17_Y8_N11
\corr_long|gate5|output[13]_OTERM127_OTERM427_NEW_REG936\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM937\);

-- Location: LCFF_X17_Y8_N9
\corr_long|gate5|output[12]_OTERM125_OTERM425_NEW_REG938\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM939\);

-- Location: LCFF_X17_Y8_N7
\corr_long|gate5|output[11]_OTERM99_OTERM411_NEW_REG940\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\);

-- Location: LCFF_X17_Y8_N5
\corr_long|gate5|output[10]_OTERM97_OTERM409_NEW_REG942\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\);

-- Location: LCFF_X17_Y9_N31
\corr_long|gate5|output[7]_OTERM91_OTERM403_NEW_REG948\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM949\);

-- Location: LCFF_X17_Y9_N29
\corr_long|gate5|output[6]_OTERM89_OTERM401_NEW_REG950\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\);

-- Location: LCFF_X17_Y9_N25
\corr_long|gate5|output[4]_OTERM85_OTERM397_NEW_REG954\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM955\);

-- Location: LCFF_X17_Y9_N21
\corr_long|gate5|output[2]_OTERM81_OTERM393_NEW_REG958\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM959\);

-- Location: LCFF_X17_Y9_N17
\corr_long|gate5|output[0]_OTERM77_OTERM389_NEW_REG962\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM963\);

-- Location: LCFF_X15_Y4_N17
\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_NEW_REG964\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965\);

-- Location: LCFF_X15_Y4_N21
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_NEW_REG976\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\);

-- Location: LCFF_X15_Y4_N25
\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_NEW_REG978\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\);

-- Location: LCFF_X15_Y5_N11
\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_NEW_REG980\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981\);

-- Location: LCFF_X15_Y5_N9
\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_NEW_REG982\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\);

-- Location: LCFF_X15_Y5_N7
\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_NEW_REG984\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\);

-- Location: LCFF_X15_Y5_N15
\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_NEW_REG988\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989\);

-- Location: LCFF_X15_Y5_N3
\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_NEW_REG992\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\);

-- Location: LCFF_X15_Y5_N13
\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_NEW_REG994\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\);

-- Location: LCFF_X15_Y4_N13
\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_NEW_REG998\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\);

-- Location: LCFF_X15_Y4_N11
\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_NEW_REG1000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\);

-- Location: LCFF_X15_Y4_N9
\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_NEW_REG1002\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\);

-- Location: LCFF_X15_Y4_N7
\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_NEW_REG1004\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005\);

-- Location: LCFF_X15_Y4_N5
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_NEW_REG1006\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007\);

-- Location: LCFF_X15_Y5_N25
\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_NEW_REG1018\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\);

-- Location: LCFF_X15_Y5_N21
\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_NEW_REG1022\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023\);

-- Location: LCFF_X17_Y6_N17
\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_NEW_REG1028\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029\);

-- Location: LCFF_X17_Y6_N29
\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_NEW_REG1034\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\);

-- Location: LCFF_X17_Y6_N31
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_NEW_REG1038\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039\);

-- Location: LCFF_X17_Y6_N25
\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_NEW_REG1040\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\);

-- Location: LCFF_X17_Y6_N21
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_NEW_REG1042\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043\);

-- Location: LCFF_X17_Y7_N15
\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_NEW_REG1044\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\);

-- Location: LCFF_X17_Y7_N11
\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_NEW_REG1046\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047\);

-- Location: LCFF_X17_Y7_N5
\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_NEW_REG1048\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049\);

-- Location: LCFF_X17_Y7_N13
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_NEW_REG1052\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053\);

-- Location: LCFF_X17_Y7_N7
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_NEW_REG1056\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057\);

-- Location: LCFF_X17_Y6_N15
\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_NEW_REG1060\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061\);

-- Location: LCFF_X17_Y6_N13
\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_NEW_REG1062\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063\);

-- Location: LCFF_X17_Y6_N11
\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_NEW_REG1064\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\);

-- Location: LCFF_X17_Y6_N7
\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_NEW_REG1068\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\);

-- Location: LCFF_X17_Y7_N25
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_NEW_REG1082\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083\);

-- Location: LCFF_X17_Y7_N21
\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_NEW_REG1086\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\);

-- Location: LCFF_X17_Y7_N17
\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_NEW_REG1090\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091\);

-- Location: LCFF_X15_Y6_N17
\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_NEW_REG1092\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093\);

-- Location: LCFF_X15_Y6_N31
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_NEW_REG1102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\);

-- Location: LCFF_X15_Y6_N21
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_NEW_REG1104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105\);

-- Location: LCFF_X15_Y6_N25
\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_NEW_REG1106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107\);

-- Location: LCFF_X15_Y7_N3
\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_NEW_REG1108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\);

-- Location: LCFF_X15_Y7_N13
\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_NEW_REG1110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111\);

-- Location: LCFF_X15_Y7_N11
\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_NEW_REG1112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113\);

-- Location: LCFF_X15_Y7_N7
\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_NEW_REG1116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\);

-- Location: LCFF_X15_Y7_N9
\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_NEW_REG1120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121\);

-- Location: LCFF_X15_Y6_N13
\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_NEW_REG1126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127\);

-- Location: LCFF_X15_Y6_N11
\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_NEW_REG1128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129\);

-- Location: LCFF_X15_Y6_N9
\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_NEW_REG1130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131\);

-- Location: LCFF_X15_Y6_N7
\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_NEW_REG1132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\);

-- Location: LCFF_X15_Y7_N25
\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_NEW_REG1146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147\);

-- Location: LCFF_X15_Y7_N21
\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_NEW_REG1150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\);

-- Location: LCFF_X15_Y7_N17
\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_NEW_REG1154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155\);

-- Location: LCFF_X17_Y2_N17
\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_NEW_REG1156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157\);

-- Location: LCFF_X17_Y2_N19
\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_NEW_REG1158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159\);

-- Location: LCFF_X15_Y3_N17
\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_NEW_REG1160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161\);

-- Location: LCFF_X17_Y2_N23
\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_NEW_REG1162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163\);

-- Location: LCFF_X17_Y2_N31
\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_NEW_REG1164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165\);

-- Location: LCFF_X17_Y2_N21
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_NEW_REG1166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167\);

-- Location: LCFF_X17_Y2_N27
\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_NEW_REG1168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169\);

-- Location: LCFF_X17_Y2_N25
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_NEW_REG1170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\);

-- Location: LCFF_X17_Y3_N3
\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_NEW_REG1172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173\);

-- Location: LCFF_X17_Y3_N7
\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_NEW_REG1174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\);

-- Location: LCFF_X17_Y3_N11
\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_NEW_REG1176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\);

-- Location: LCFF_X17_Y3_N13
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_NEW_REG1180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\);

-- Location: LCFF_X17_Y3_N5
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_NEW_REG1184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\);

-- Location: LCFF_X17_Y2_N15
\corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_NEW_REG1188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189\);

-- Location: LCFF_X17_Y2_N13
\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_NEW_REG1190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191\);

-- Location: LCFF_X17_Y2_N11
\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_NEW_REG1192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193\);

-- Location: LCFF_X17_Y2_N9
\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_NEW_REG1194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195\);

-- Location: LCFF_X17_Y2_N7
\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_NEW_REG1196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197\);

-- Location: LCFF_X17_Y3_N25
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_NEW_REG1210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\);

-- Location: LCFF_X17_Y3_N21
\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_NEW_REG1214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215\);

-- Location: LCFF_X17_Y3_N17
\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_NEW_REG1218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\);

-- Location: LCFF_X15_Y1_N31
\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_NEW_REG1226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\);

-- Location: LCFF_X15_Y1_N21
\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_NEW_REG1230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231\);

-- Location: LCFF_X15_Y1_N29
\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_NEW_REG1232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233\);

-- Location: LCFF_X15_Y1_N25
\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_NEW_REG1234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235\);

-- Location: LCFF_X15_Y2_N13
\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_NEW_REG1240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\);

-- Location: LCFF_X15_Y2_N7
\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_NEW_REG1244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\);

-- Location: LCFF_X15_Y2_N11
\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_NEW_REG1248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\);

-- Location: LCFF_X15_Y1_N15
\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_NEW_REG1252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253\);

-- Location: LCFF_X15_Y1_N13
\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_NEW_REG1254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\);

-- Location: LCFF_X15_Y1_N11
\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_NEW_REG1256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\);

-- Location: LCFF_X15_Y1_N7
\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_NEW_REG1260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261\);

-- Location: LCFF_X15_Y2_N31
\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_NEW_REG1268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269\);

-- Location: LCFF_X15_Y2_N29
\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_NEW_REG1270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271\);

-- Location: LCFF_X15_Y2_N25
\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_NEW_REG1274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275\);

-- Location: LCFF_X15_Y2_N21
\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_NEW_REG1278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279\);

-- Location: LCFF_X15_Y2_N17
\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_NEW_REG1282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283\);

-- Location: LCFF_X15_Y12_N27
\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_NEW_REG1294\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\);

-- Location: LCFF_X15_Y12_N25
\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_NEW_REG1296\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297\);

-- Location: LCFF_X15_Y12_N21
\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_NEW_REG1298\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299\);

-- Location: LCFF_X15_Y13_N15
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_NEW_REG1300\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\);

-- Location: LCFF_X15_Y13_N1
\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_NEW_REG1302\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303\);

-- Location: LCFF_X15_Y13_N7
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_NEW_REG1304\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\);

-- Location: LCFF_X15_Y13_N11
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_NEW_REG1308\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\);

-- Location: LCFF_X15_Y13_N13
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_NEW_REG1312\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\);

-- Location: LCFF_X15_Y12_N15
\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_NEW_REG1316\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317\);

-- Location: LCFF_X15_Y12_N13
\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_NEW_REG1318\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319\);

-- Location: LCFF_X15_Y12_N11
\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_NEW_REG1320\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\);

-- Location: LCFF_X15_Y12_N9
\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_NEW_REG1322\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\);

-- Location: LCFF_X15_Y12_N7
\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_NEW_REG1324\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\);

-- Location: LCFF_X15_Y13_N25
\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_NEW_REG1338\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339\);

-- Location: LCFF_X15_Y13_N21
\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_NEW_REG1342\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343\);

-- Location: LCFF_X15_Y13_N17
\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_NEW_REG1346\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\);

-- Location: LCFF_X15_Y8_N17
\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_NEW_REG1348\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349\);

-- Location: LCFF_X15_Y8_N25
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_NEW_REG1358\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359\);

-- Location: LCFF_X15_Y8_N21
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_NEW_REG1362\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363\);

-- Location: LCFF_X15_Y9_N7
\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_NEW_REG1364\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365\);

-- Location: LCFF_X15_Y9_N13
\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_NEW_REG1366\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\);

-- Location: LCFF_X15_Y9_N1
\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_NEW_REG1368\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369\);

-- Location: LCFF_X15_Y9_N11
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_NEW_REG1372\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\);

-- Location: LCFF_X15_Y9_N5
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_NEW_REG1376\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\);

-- Location: LCFF_X15_Y8_N13
\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_NEW_REG1382\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\);

-- Location: LCFF_X15_Y8_N11
\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_NEW_REG1384\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\);

-- Location: LCFF_X15_Y8_N9
\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_NEW_REG1386\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\);

-- Location: LCFF_X15_Y8_N7
\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_NEW_REG1388\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389\);

-- Location: LCFF_X15_Y8_N3
\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_NEW_REG1392\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393\);

-- Location: LCFF_X15_Y9_N25
\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_NEW_REG1402\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\);

-- Location: LCFF_X15_Y9_N21
\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_NEW_REG1406\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407\);

-- Location: LCFF_X15_Y9_N17
\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_NEW_REG1410\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411\);

-- Location: LCFF_X15_Y10_N17
\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_NEW_REG1412\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413\);

-- Location: LCFF_X15_Y10_N25
\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_NEW_REG1424\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\);

-- Location: LCFF_X15_Y10_N21
\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_NEW_REG1426\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\);

-- Location: LCFF_X15_Y11_N1
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_NEW_REG1428\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429\);

-- Location: LCFF_X15_Y11_N15
\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_NEW_REG1430\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\);

-- Location: LCFF_X15_Y11_N7
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_NEW_REG1432\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433\);

-- Location: LCFF_X15_Y11_N11
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_NEW_REG1436\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437\);

-- Location: LCFF_X15_Y11_N13
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_NEW_REG1440\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441\);

-- Location: LCFF_X15_Y10_N13
\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_NEW_REG1446\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\);

-- Location: LCFF_X15_Y10_N11
\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_NEW_REG1448\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449\);

-- Location: LCFF_X15_Y10_N9
\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_NEW_REG1450\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451\);

-- Location: LCFF_X15_Y10_N7
\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_NEW_REG1452\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453\);

-- Location: LCFF_X15_Y10_N5
\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_NEW_REG1454\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455\);

-- Location: LCFF_X15_Y11_N25
\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_NEW_REG1466\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\);

-- Location: LCFF_X15_Y11_N21
\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_NEW_REG1470\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\);

-- Location: LCFF_X15_Y11_N17
\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_NEW_REG1474\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475\);

-- Location: LCFF_X15_Y12_N17
\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_NEW_REG1476\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477\);

-- Location: LCFF_X17_Y12_N21
\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_NEW_REG1482\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483\);

-- Location: LCFF_X17_Y12_N31
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_NEW_REG1486\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\);

-- Location: LCFF_X17_Y12_N25
\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_NEW_REG1488\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\);

-- Location: LCFF_X17_Y12_N29
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_NEW_REG1490\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\);

-- Location: LCFF_X17_Y13_N9
\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_NEW_REG1492\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\);

-- Location: LCFF_X17_Y13_N13
\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_NEW_REG1496\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\);

-- Location: LCFF_X17_Y13_N11
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_NEW_REG1500\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501\);

-- Location: LCFF_X17_Y13_N7
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_NEW_REG1504\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505\);

-- Location: LCFF_X17_Y12_N13
\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_NEW_REG1510\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511\);

-- Location: LCFF_X17_Y12_N11
\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_NEW_REG1512\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513\);

-- Location: LCFF_X17_Y12_N7
\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_NEW_REG1516\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\);

-- Location: LCFF_X17_Y13_N29
\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_NEW_REG1526\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527\);

-- Location: LCFF_X17_Y13_N25
\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_NEW_REG1530\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531\);

-- Location: LCFF_X17_Y13_N21
\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_NEW_REG1534\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\);

-- Location: LCFF_X17_Y13_N17
\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_NEW_REG1538\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\);

-- Location: LCFF_X9_Y9_N11
\corr_long|f_output[1]_NEW_REG2496\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~2_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[1]_OTERM2497\);

-- Location: LCFF_X8_Y9_N11
\corr_long|f_output[2]_NEW_REG2498\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~4_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[2]_OTERM2499\);

-- Location: LCFF_X8_Y9_N1
\corr_long|f_output[3]_NEW_REG2500\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~6_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[3]_OTERM2501\);

-- Location: LCFF_X8_Y9_N9
\corr_long|f_output[4]_NEW_REG2502\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~8_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[4]_OTERM2503\);

-- Location: LCFF_X8_Y9_N3
\corr_long|f_output[5]_NEW_REG2504\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~10_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[5]_OTERM2505\);

-- Location: LCFF_X8_Y9_N31
\corr_long|f_output[8]_NEW_REG2510\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~16_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[8]_OTERM2511\);

-- Location: LCFF_X8_Y9_N21
\corr_long|f_output[9]_NEW_REG2512\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~18_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[9]_OTERM2513\);

-- Location: LCFF_X9_Y8_N25
\corr_long|f_output[10]_NEW_REG2514\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~20_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[10]_OTERM2515\);

-- Location: LCFF_X9_Y9_N13
\corr_long|f_output[0]_NEW_REG2518\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[0]~19_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[0]_OTERM2519\);

-- Location: LCFF_X9_Y9_N25
\corr_long|f_output[6]_NEW_REG2530\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[6]~31_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[6]_OTERM2531\);

-- Location: LCFF_X9_Y6_N11
\corr_long|f_output[7]_NEW_REG2532\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[7]~33_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[7]_OTERM2533\);

-- Location: LCFF_X9_Y5_N31
\corr_long|f_output[11]_NEW_REG2540\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[11]~41_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[11]_OTERM2541\);

-- Location: LCFF_X9_Y8_N21
\corr_long|f_output[12]_NEW_REG2542\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~24_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[12]_OTERM2543\);

-- Location: LCFF_X8_Y8_N5
\corr_long|f_output[14]_NEW_REG2546\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~28_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[14]_OTERM2547\);

-- Location: LCFF_X8_Y8_N31
\corr_long|f_output[17]_NEW_REG2552\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~34_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[17]_OTERM2553\);

-- Location: LCFF_X9_Y8_N23
\corr_long|f_output[13]_NEW_REG2560\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[13]~45_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[13]_OTERM2561\);

-- Location: LCFF_X9_Y5_N25
\corr_long|f_output[15]_NEW_REG2564\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[15]~49_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[15]_OTERM2565\);

-- Location: LCFF_X9_Y5_N29
\corr_long|f_output[16]_NEW_REG2566\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[16]~51_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[16]_OTERM2567\);

-- Location: LCFF_X9_Y5_N17
\corr_long|f_output[18]_NEW_REG2570\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[18]~55_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[18]_OTERM2571\);

-- Location: LCCOMB_X8_Y3_N6
\UART_Controller_1|uart_tx_1|data_send[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[5]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(5),
	combout => \UART_Controller_1|uart_tx_1|data_send[5]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N18
\UART_Controller_1|uart_tx_1|data_send[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(2),
	combout => \UART_Controller_1|uart_tx_1|data_send[2]~feeder_combout\);

-- Location: LCCOMB_X8_Y3_N12
\UART_Controller_1|uart_tx_1|data_send[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(0),
	combout => \UART_Controller_1|uart_tx_1|data_send[0]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N28
\ADC_Manager1|c_01_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[1]~feeder_combout\ = \corr_long|f_output[1]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[1]~22_combout\,
	combout => \ADC_Manager1|c_01_value[1]~feeder_combout\);

-- Location: LCCOMB_X8_Y10_N4
\ADC_Manager1|c_11_value[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[5]~feeder_combout\ = \corr_long|f_output[5]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[5]~30_combout\,
	combout => \ADC_Manager1|c_11_value[5]~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N6
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N10
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501~feeder_combout\);

-- Location: LCCOMB_X17_Y13_N8
\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT7\,
	combout => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N28
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N24
\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N30
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N20
\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT12\,
	combout => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N4
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N10
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N20
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363~feeder_combout\);

-- Location: LCCOMB_X15_Y8_N24
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N10
\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N6
\corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT5\,
	combout => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM921~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N20
\corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM915~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N24
\corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM913~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N22
\corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT13\,
	combout => \corr_long|gate5|output[13]_OTERM127_OTERM427_OTERM905~feeder_combout\);

-- Location: LCCOMB_X17_Y8_N30
\corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate5|output[14]_OTERM129_OTERM429_OTERM903~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N12
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441~feeder_combout\ = \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N10
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437~feeder_combout\ = \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N6
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433~feeder_combout\ = \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT5\,
	combout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N0
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429~feeder_combout\ = \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT7\,
	combout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425~feeder_combout\ = \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N12
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N10
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N6
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT5\,
	combout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N14
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT7\,
	combout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N26
\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N0
\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N10
\corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM861~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N20
\corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM851~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N24
\corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM849~feeder_combout\);

-- Location: LCCOMB_X17_Y10_N28
\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847~feeder_combout\);

-- Location: LCCOMB_X15_Y2_N10
\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249~feeder_combout\);

-- Location: LCCOMB_X15_Y2_N6
\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245~feeder_combout\);

-- Location: LCCOMB_X15_Y2_N12
\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT5\,
	combout => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241~feeder_combout\);

-- Location: LCCOMB_X15_Y1_N24
\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235~feeder_combout\);

-- Location: LCCOMB_X15_Y1_N28
\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233~feeder_combout\);

-- Location: LCCOMB_X15_Y1_N20
\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231~feeder_combout\);

-- Location: LCCOMB_X15_Y1_N30
\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT12\,
	combout => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227~feeder_combout\);

-- Location: LCCOMB_X15_Y6_N24
\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107~feeder_combout\ = \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107~feeder_combout\);

-- Location: LCCOMB_X15_Y6_N20
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105~feeder_combout\ = \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105~feeder_combout\);

-- Location: LCCOMB_X15_Y6_N30
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103~feeder_combout\ = \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103~feeder_combout\);

-- Location: LCCOMB_X15_Y5_N2
\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993~feeder_combout\ = \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993~feeder_combout\);

-- Location: LCCOMB_X15_Y4_N20
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977~feeder_combout\ = \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N4
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N12
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N6
\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT6\,
	combout => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N2
\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT7\,
	combout => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N24
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N20
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N30
\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT11\,
	combout => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N22
\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT12\,
	combout => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163~feeder_combout\);

-- Location: LCCOMB_X15_Y3_N16
\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT13\,
	combout => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N18
\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N6
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N12
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053~feeder_combout\);

-- Location: LCCOMB_X17_Y6_N20
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043~feeder_combout\);

-- Location: LCCOMB_X17_Y6_N24
\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT9\,
	combout => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041~feeder_combout\);

-- Location: LCCOMB_X17_Y6_N30
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N10
\corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT1\,
	combout => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM801~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N12
\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT3\,
	combout => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N6
\corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT6\,
	combout => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM791~feeder_combout\);

-- Location: LCCOMB_X17_Y4_N24
\corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT8\,
	combout => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM787~feeder_combout\);

-- Location: LCCOMB_X17_Y4_N20
\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783~feeder_combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: CLKCTRL_G2
\CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y2_N16
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X26_Y7_N0
\ADC_Manager1|counter[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[0]~32_combout\ = \ADC_Manager1|counter\(0) $ (VCC)
-- \ADC_Manager1|counter[0]~33\ = CARRY(\ADC_Manager1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(0),
	datad => VCC,
	combout => \ADC_Manager1|counter[0]~32_combout\,
	cout => \ADC_Manager1|counter[0]~33\);

-- Location: LCCOMB_X25_Y7_N30
\ADC_Manager1|Selector86~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector86~0_combout\ = (\ADC_Manager1|counter\(0) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(0),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector86~0_combout\);

-- Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(4),
	combout => \ADC_IN~combout\(4));

-- Location: LCFF_X22_Y12_N27
\adc_ram_shifter_1|data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(4),
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(4));

-- Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(5),
	combout => \ADC_IN~combout\(5));

-- Location: LCCOMB_X21_Y10_N2
\adc_ram_shifter_1|data[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[5]~feeder_combout\ = \ADC_IN~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|data[5]~feeder_combout\);

-- Location: LCFF_X21_Y10_N3
\adc_ram_shifter_1|data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[5]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(5));

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(6),
	combout => \ADC_IN~combout\(6));

-- Location: LCCOMB_X22_Y8_N20
\adc_ram_shifter_1|data[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[6]~feeder_combout\ = \ADC_IN~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(6),
	combout => \adc_ram_shifter_1|data[6]~feeder_combout\);

-- Location: LCFF_X22_Y8_N21
\adc_ram_shifter_1|data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[6]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(6));

-- Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(7),
	combout => \ADC_IN~combout\(7));

-- Location: LCCOMB_X22_Y8_N2
\adc_ram_shifter_1|data[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[7]~feeder_combout\ = \ADC_IN~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(7),
	combout => \adc_ram_shifter_1|data[7]~feeder_combout\);

-- Location: LCFF_X22_Y8_N3
\adc_ram_shifter_1|data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[7]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(7));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(0),
	combout => \ADC_IN~combout\(0));

-- Location: LCCOMB_X14_Y6_N4
\adc_ram_shifter_1|data[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[0]~feeder_combout\ = \ADC_IN~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(0),
	combout => \adc_ram_shifter_1|data[0]~feeder_combout\);

-- Location: LCFF_X14_Y6_N5
\adc_ram_shifter_1|data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[0]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(0));

-- Location: LCCOMB_X19_Y9_N2
\adc_ram_shifter_1|data~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~208_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(104))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(104),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(120),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~208_combout\);

-- Location: LCFF_X19_Y9_N3
\adc_ram_shifter_1|data[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~208_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(128));

-- Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(1),
	combout => \ADC_IN~combout\(1));

-- Location: LCCOMB_X18_Y9_N14
\adc_ram_shifter_1|data[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[1]~feeder_combout\ = \ADC_IN~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(1),
	combout => \adc_ram_shifter_1|data[1]~feeder_combout\);

-- Location: LCFF_X18_Y9_N15
\adc_ram_shifter_1|data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[1]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(1));

-- Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(2),
	combout => \ADC_IN~combout\(2));

-- Location: LCFF_X18_Y12_N17
\adc_ram_shifter_1|data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(2),
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(2));

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADC_IN[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADC_IN(3),
	combout => \ADC_IN~combout\(3));

-- Location: LCCOMB_X10_Y9_N0
\adc_ram_shifter_1|data[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[3]~feeder_combout\ = \ADC_IN~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(3),
	combout => \adc_ram_shifter_1|data[3]~feeder_combout\);

-- Location: LCFF_X10_Y9_N1
\adc_ram_shifter_1|data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[3]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(3));

-- Location: LCFF_X14_Y6_N1
\adc_ram_shifter_1|temp_shift[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(0),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(0));

-- Location: LCCOMB_X14_Y9_N12
\adc_ram_shifter_1|data~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~192_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(0)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(0),
	datac => \adc_ram_shifter_1|temp_shift\(0),
	combout => \adc_ram_shifter_1|data~192_combout\);

-- Location: LCFF_X14_Y9_N13
\adc_ram_shifter_1|data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~192_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(8));

-- Location: LCCOMB_X18_Y9_N0
\adc_ram_shifter_1|temp_shift[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[1]~feeder_combout\ = \ADC_IN~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(1),
	combout => \adc_ram_shifter_1|temp_shift[1]~feeder_combout\);

-- Location: LCFF_X18_Y9_N1
\adc_ram_shifter_1|temp_shift[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[1]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(1));

-- Location: LCFF_X24_Y12_N11
\adc_ram_shifter_1|temp_shift[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(2),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(2));

-- Location: LCCOMB_X24_Y12_N26
\adc_ram_shifter_1|temp_shift[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[10]~feeder_combout\ = \adc_ram_shifter_1|temp_shift\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|temp_shift\(2),
	combout => \adc_ram_shifter_1|temp_shift[10]~feeder_combout\);

-- Location: LCFF_X24_Y12_N27
\adc_ram_shifter_1|temp_shift[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[10]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(10));

-- Location: LCCOMB_X24_Y12_N30
\adc_ram_shifter_1|data~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~252_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(10)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(10),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \adc_ram_shifter_1|temp_shift\(10),
	combout => \adc_ram_shifter_1|data~252_combout\);

-- Location: LCFF_X24_Y12_N31
\adc_ram_shifter_1|data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~252_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(18));

-- Location: LCFF_X10_Y9_N17
\adc_ram_shifter_1|temp_shift[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(3),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(3));

-- Location: LCFF_X10_Y9_N27
\adc_ram_shifter_1|temp_shift[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(3),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(11));

-- Location: LCCOMB_X22_Y9_N26
\adc_ram_shifter_1|data~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~298_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(24),
	combout => \adc_ram_shifter_1|data~298_combout\);

-- Location: LCFF_X22_Y9_N27
\adc_ram_shifter_1|data[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~298_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(32));

-- Location: LCCOMB_X21_Y10_N16
\adc_ram_shifter_1|temp_shift[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[5]~feeder_combout\ = \ADC_IN~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(5),
	combout => \adc_ram_shifter_1|temp_shift[5]~feeder_combout\);

-- Location: LCFF_X21_Y10_N17
\adc_ram_shifter_1|temp_shift[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[5]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(5));

-- Location: LCFF_X21_Y10_N15
\adc_ram_shifter_1|temp_shift[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(5),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(13));

-- Location: LCFF_X19_Y11_N31
\adc_ram_shifter_1|temp_shift[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_IN~combout\(6),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(6));

-- Location: LCFF_X19_Y11_N5
\adc_ram_shifter_1|temp_shift[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(6),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(14));

-- Location: LCCOMB_X14_Y12_N4
\adc_ram_shifter_1|data~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~230_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(3)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(3),
	combout => \adc_ram_shifter_1|data~230_combout\);

-- Location: LCFF_X14_Y12_N5
\adc_ram_shifter_1|data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~230_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(27));

-- Location: LCCOMB_X22_Y8_N0
\adc_ram_shifter_1|temp_shift[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[7]~feeder_combout\ = \ADC_IN~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(7),
	combout => \adc_ram_shifter_1|temp_shift[7]~feeder_combout\);

-- Location: LCFF_X22_Y8_N1
\adc_ram_shifter_1|temp_shift[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[7]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(7));

-- Location: LCCOMB_X18_Y9_N22
\adc_ram_shifter_1|data~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~206_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datad => \adc_ram_shifter_1|temp_shift\(7),
	combout => \adc_ram_shifter_1|data~206_combout\);

-- Location: LCFF_X18_Y9_N23
\adc_ram_shifter_1|data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~206_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(15));

-- Location: LCCOMB_X19_Y11_N20
\adc_ram_shifter_1|data~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~322_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(14))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(30),
	combout => \adc_ram_shifter_1|data~322_combout\);

-- Location: LCFF_X19_Y11_N21
\adc_ram_shifter_1|data[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~322_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(38));

-- Location: LCCOMB_X18_Y12_N8
\adc_ram_shifter_1|data~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~46_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(43)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(59),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(43),
	combout => \adc_ram_shifter_1|data~46_combout\);

-- Location: LCFF_X18_Y12_N9
\adc_ram_shifter_1|data[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~46_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(67));

-- Location: LCCOMB_X18_Y10_N24
\adc_ram_shifter_1|data~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~90_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(54),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~90_combout\);

-- Location: LCFF_X18_Y10_N25
\adc_ram_shifter_1|data[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~90_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(62));

-- Location: LCCOMB_X18_Y11_N4
\adc_ram_shifter_1|data~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~94_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(39)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(55),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~94_combout\);

-- Location: LCFF_X18_Y11_N5
\adc_ram_shifter_1|data[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~94_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(63));

-- Location: LCCOMB_X12_Y12_N30
\adc_ram_shifter_1|data~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~259_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(125)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(125),
	combout => \adc_ram_shifter_1|data~259_combout\);

-- Location: LCFF_X12_Y12_N31
\adc_ram_shifter_1|data[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~259_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(149));

-- Location: LCCOMB_X14_Y12_N28
\adc_ram_shifter_1|data~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~270_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(17))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(33),
	combout => \adc_ram_shifter_1|data~270_combout\);

-- Location: LCFF_X14_Y12_N29
\adc_ram_shifter_1|data[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~270_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(41));

-- Location: LCCOMB_X21_Y12_N10
\adc_ram_shifter_1|data~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~274_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(18),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~274_combout\);

-- Location: LCFF_X21_Y12_N11
\adc_ram_shifter_1|data[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~274_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(42));

-- Location: LCCOMB_X24_Y10_N22
\adc_ram_shifter_1|data~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~54_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(45)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(61),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(45),
	combout => \adc_ram_shifter_1|data~54_combout\);

-- Location: LCFF_X24_Y10_N23
\adc_ram_shifter_1|data[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~54_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(69));

-- Location: LCCOMB_X24_Y12_N28
\adc_ram_shifter_1|data~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~170_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(74),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(58),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~170_combout\);

-- Location: LCFF_X24_Y12_N29
\adc_ram_shifter_1|data[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~170_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(82));

-- Location: LCCOMB_X24_Y10_N0
\adc_ram_shifter_1|data~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~178_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(76),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~178_combout\);

-- Location: LCFF_X24_Y10_N1
\adc_ram_shifter_1|data[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~178_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(84));

-- Location: LCCOMB_X22_Y8_N16
\adc_ram_shifter_1|data~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~220_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~220_combout\);

-- Location: LCFF_X22_Y8_N17
\adc_ram_shifter_1|data[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~220_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(97));

-- Location: LCCOMB_X18_Y8_N10
\adc_ram_shifter_1|data~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~315_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(28),
	combout => \adc_ram_shifter_1|data~315_combout\);

-- Location: LCFF_X18_Y8_N11
\adc_ram_shifter_1|data[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~315_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(164));

-- Location: LCCOMB_X19_Y8_N22
\adc_ram_shifter_1|data~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~272_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(90),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~272_combout\);

-- Location: LCFF_X19_Y8_N23
\adc_ram_shifter_1|data[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~272_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(114));

-- Location: LCCOMB_X12_Y12_N24
\adc_ram_shifter_1|data~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~271_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(17))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(17),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(33),
	combout => \adc_ram_shifter_1|data~271_combout\);

-- Location: LCFF_X12_Y12_N25
\adc_ram_shifter_1|data[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~271_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(169));

-- Location: LCCOMB_X14_Y9_N10
\adc_ram_shifter_1|data~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~279_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(19)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(35),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data~279_combout\);

-- Location: LCFF_X14_Y9_N11
\adc_ram_shifter_1|data[171]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~279_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(171));

-- Location: LCCOMB_X14_Y4_N10
\adc_ram_shifter_1|data~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~243_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(22),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data~243_combout\);

-- Location: LCFF_X14_Y4_N11
\adc_ram_shifter_1|data[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~243_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(158));

-- Location: LCCOMB_X22_Y12_N10
\adc_ram_shifter_1|data~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~300_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(81)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(97),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~300_combout\);

-- Location: LCFF_X22_Y12_N11
\adc_ram_shifter_1|data[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~300_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(105));

-- Location: LCCOMB_X22_Y12_N2
\adc_ram_shifter_1|data~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~171_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(74),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(58),
	combout => \adc_ram_shifter_1|data~171_combout\);

-- Location: LCFF_X22_Y12_N3
\adc_ram_shifter_1|data[210]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~171_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(210));

-- Location: LCCOMB_X19_Y12_N28
\adc_ram_shifter_1|data~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~112_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data~112_combout\);

-- Location: LCFF_X19_Y12_N29
\adc_ram_shifter_1|data[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~112_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(124));

-- Location: LCCOMB_X19_Y7_N26
\adc_ram_shifter_1|data~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~19_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(68),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(52),
	combout => \adc_ram_shifter_1|data~19_combout\);

-- Location: LCFF_X19_Y7_N27
\adc_ram_shifter_1|data[204]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~19_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(204));

-- Location: LCCOMB_X18_Y8_N4
\adc_ram_shifter_1|data~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~96_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(96)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(112),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(96),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~96_combout\);

-- Location: LCFF_X18_Y8_N5
\adc_ram_shifter_1|data[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~96_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(120));

-- Location: LCCOMB_X12_Y11_N16
\adc_ram_shifter_1|data~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~124_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(119),
	combout => \adc_ram_shifter_1|data~124_combout\);

-- Location: LCFF_X12_Y11_N17
\adc_ram_shifter_1|data[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~124_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(127));

-- Location: LCCOMB_X19_Y10_N22
\adc_ram_shifter_1|data~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~104_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(98))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(98),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(114),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~104_combout\);

-- Location: LCFF_X19_Y10_N23
\adc_ram_shifter_1|data[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~104_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(122));

-- Location: LCCOMB_X14_Y11_N6
\adc_ram_shifter_1|data~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~323_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(30),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(14),
	combout => \adc_ram_shifter_1|data~323_combout\);

-- Location: LCFF_X14_Y11_N7
\adc_ram_shifter_1|data[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~323_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(166));

-- Location: LCCOMB_X12_Y11_N22
\adc_ram_shifter_1|data~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~327_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data~327_combout\);

-- Location: LCFF_X12_Y11_N23
\adc_ram_shifter_1|data[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~327_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(167));

-- Location: LCCOMB_X19_Y10_N2
\adc_ram_shifter_1|data~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~159_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(71)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~159_combout\);

-- Location: LCFF_X19_Y10_N3
\adc_ram_shifter_1|data[223]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~159_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(223));

-- Location: LCCOMB_X21_Y11_N24
\adc_ram_shifter_1|data~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~237_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(77)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(93),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(77),
	combout => \adc_ram_shifter_1|data~237_combout\);

-- Location: LCFF_X21_Y11_N25
\adc_ram_shifter_1|data[229]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~237_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(229));

-- Location: LCCOMB_X22_Y7_N4
\adc_ram_shifter_1|data~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~0_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(120)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(8),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(120),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~0_combout\);

-- Location: LCFF_X22_Y7_N5
\adc_ram_shifter_1|data[272]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~0_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(272));

-- Location: LCCOMB_X20_Y11_N14
\adc_ram_shifter_1|data~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~4_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data~4_combout\);

-- Location: LCFF_X20_Y11_N15
\adc_ram_shifter_1|data[273]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~4_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(273));

-- Location: LCCOMB_X24_Y11_N12
\adc_ram_shifter_1|data~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~8_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(122))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(122),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(10),
	combout => \adc_ram_shifter_1|data~8_combout\);

-- Location: LCFF_X24_Y11_N13
\adc_ram_shifter_1|data[274]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~8_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(274));

-- Location: LCCOMB_X18_Y10_N10
\adc_ram_shifter_1|data~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~140_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(11)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(27),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data~140_combout\);

-- Location: LCFF_X18_Y10_N11
\adc_ram_shifter_1|data[291]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~140_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(291));

-- Location: M4K_X23_Y8
\ram1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y12_N10
\adc_ram_shifter_1|data~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~109_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(99)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(99),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~109_combout\);

-- Location: LCFF_X18_Y12_N11
\adc_ram_shifter_1|data[251]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~109_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(251));

-- Location: LCCOMB_X24_Y12_N24
\adc_ram_shifter_1|data~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~305_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(82))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(82),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(98),
	combout => \adc_ram_shifter_1|data~305_combout\);

-- Location: LCFF_X24_Y12_N25
\adc_ram_shifter_1|data[234]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~305_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(234));

-- Location: LCCOMB_X24_Y10_N10
\adc_ram_shifter_1|data~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~48_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(116)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~48_combout\);

-- Location: LCFF_X24_Y10_N11
\adc_ram_shifter_1|data[268]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~48_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(268));

-- Location: LCCOMB_X20_Y12_N20
\adc_ram_shifter_1|data~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~313_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(100),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data~313_combout\);

-- Location: LCFF_X20_Y12_N21
\adc_ram_shifter_1|data[236]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~313_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(236));

-- Location: LCCOMB_X19_Y11_N14
\adc_ram_shifter_1|data~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~321_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(86)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(102),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data~321_combout\);

-- Location: LCFF_X19_Y11_N15
\adc_ram_shifter_1|data[238]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~321_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(238));

-- Location: LCCOMB_X19_Y9_N14
\adc_ram_shifter_1|data~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~191_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(63)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(79),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(63),
	combout => \adc_ram_shifter_1|data~191_combout\);

-- Location: LCFF_X19_Y9_N15
\adc_ram_shifter_1|data[215]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~191_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(215));

-- Location: LCCOMB_X21_Y10_N6
\adc_ram_shifter_1|data~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~117_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(101)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(117),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(101),
	combout => \adc_ram_shifter_1|data~117_combout\);

-- Location: LCFF_X21_Y10_N7
\adc_ram_shifter_1|data[253]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~117_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(253));

-- Location: LCCOMB_X19_Y11_N16
\adc_ram_shifter_1|data~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~121_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(102),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(118),
	combout => \adc_ram_shifter_1|data~121_combout\);

-- Location: LCFF_X19_Y11_N17
\adc_ram_shifter_1|data[254]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~121_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(254));

-- Location: LCCOMB_X14_Y10_N30
\adc_ram_shifter_1|data~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~125_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(103)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(119)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(119),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(103),
	combout => \adc_ram_shifter_1|data~125_combout\);

-- Location: LCFF_X14_Y10_N31
\adc_ram_shifter_1|data[255]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~125_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(255));

-- Location: LCCOMB_X22_Y7_N28
\adc_ram_shifter_1|data~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~129_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data~129_combout\);

-- Location: LCFF_X22_Y7_N29
\adc_ram_shifter_1|data[416]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~129_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(416));

-- Location: LCCOMB_X12_Y5_N2
\adc_ram_shifter_1|data~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~380_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(74))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(90),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~380_combout\);

-- Location: LCFF_X12_Y5_N3
\adc_ram_shifter_1|data[354]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~380_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(354));

-- Location: LCCOMB_X19_Y8_N12
\adc_ram_shifter_1|data~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~428_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(18)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(34),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(18),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~428_combout\);

-- Location: LCFF_X19_Y8_N13
\adc_ram_shifter_1|data[298]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~428_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(298));

-- Location: M4K_X11_Y10
\ram1|altsyncram_component|auto_generated|ram_block1a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y8_N26
\adc_ram_shifter_1|data~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~430_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(19)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~430_combout\);

-- Location: LCFF_X14_Y8_N27
\adc_ram_shifter_1|data[299]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~430_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(299));

-- Location: LCCOMB_X12_Y10_N6
\adc_ram_shifter_1|data~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~152_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(30),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~152_combout\);

-- Location: LCFF_X12_Y10_N7
\adc_ram_shifter_1|data[294]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~152_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(294));

-- Location: LCCOMB_X12_Y6_N10
\adc_ram_shifter_1|data~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~350_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(107)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(91),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~350_combout\);

-- Location: LCFF_X12_Y6_N11
\adc_ram_shifter_1|data[371]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~350_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(371));

-- Location: LCCOMB_X22_Y7_N0
\adc_ram_shifter_1|data~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~1_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(120))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(120),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~1_combout\);

-- Location: LCFF_X22_Y7_N1
\adc_ram_shifter_1|data[400]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~1_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(400));

-- Location: LCCOMB_X12_Y11_N26
\adc_ram_shifter_1|data~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~330_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(97))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(113),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~330_combout\);

-- Location: LCFF_X12_Y11_N27
\adc_ram_shifter_1|data[377]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~330_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(377));

-- Location: LCCOMB_X14_Y6_N6
\adc_ram_shifter_1|data~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~392_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(64))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(64),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(80),
	combout => \adc_ram_shifter_1|data~392_combout\);

-- Location: LCFF_X14_Y6_N7
\adc_ram_shifter_1|data[344]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~392_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(344));

-- Location: LCCOMB_X22_Y10_N14
\adc_ram_shifter_1|data~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~97_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(96)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(112),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(96),
	combout => \adc_ram_shifter_1|data~97_combout\);

-- Location: LCFF_X22_Y10_N15
\adc_ram_shifter_1|data[248]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~97_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(248));

-- Location: LCCOMB_X20_Y12_N28
\adc_ram_shifter_1|data~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~101_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(97)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(113),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(97),
	combout => \adc_ram_shifter_1|data~101_combout\);

-- Location: LCFF_X20_Y12_N29
\adc_ram_shifter_1|data[249]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~101_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(249));

-- Location: LCCOMB_X24_Y12_N16
\adc_ram_shifter_1|data~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~105_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(98)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(114),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(98),
	combout => \adc_ram_shifter_1|data~105_combout\);

-- Location: LCFF_X24_Y12_N17
\adc_ram_shifter_1|data[250]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~105_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(250));

-- Location: LCCOMB_X10_Y8_N0
\adc_ram_shifter_1|data~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~427_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(17))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(17),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(33),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~427_combout\);

-- Location: LCFF_X10_Y8_N1
\adc_ram_shifter_1|data[425]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~427_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(425));

-- Location: LCCOMB_X22_Y10_N0
\adc_ram_shifter_1|data~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~169_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(18),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(2),
	combout => \adc_ram_shifter_1|data~169_combout\);

-- Location: LCFF_X22_Y10_N1
\adc_ram_shifter_1|data[410]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~169_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(410));

-- Location: LCCOMB_X13_Y6_N8
\adc_ram_shifter_1|data~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~77_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(107))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(123),
	combout => \adc_ram_shifter_1|data~77_combout\);

-- Location: LCFF_X13_Y6_N9
\adc_ram_shifter_1|data[387]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~77_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(387));

-- Location: LCCOMB_X22_Y11_N22
\adc_ram_shifter_1|data~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~45_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(115))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(3),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~45_combout\);

-- Location: LCFF_X22_Y11_N23
\adc_ram_shifter_1|data[395]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~45_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(395));

-- Location: M4K_X11_Y9
\ram1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y11_N8
\adc_ram_shifter_1|data~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~57_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(118)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(118),
	combout => \adc_ram_shifter_1|data~57_combout\);

-- Location: LCFF_X24_Y11_N9
\adc_ram_shifter_1|data[398]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~57_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(398));

-- Location: LCCOMB_X13_Y8_N30
\adc_ram_shifter_1|data~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~396_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data~396_combout\);

-- Location: LCFF_X13_Y8_N31
\adc_ram_shifter_1|data[346]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~396_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(346));

-- Location: LCCOMB_X12_Y10_N20
\adc_ram_shifter_1|data~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~458_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(33)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~458_combout\);

-- Location: LCFF_X12_Y10_N21
\adc_ram_shifter_1|data[313]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~458_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(313));

-- Location: LCCOMB_X12_Y8_N30
\adc_ram_shifter_1|data~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~440_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(40)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(56),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~440_combout\);

-- Location: LCFF_X12_Y8_N31
\adc_ram_shifter_1|data[320]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~440_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(320));

-- Location: LCCOMB_X12_Y4_N14
\adc_ram_shifter_1|data~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~446_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(43)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(43),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~446_combout\);

-- Location: LCFF_X12_Y4_N15
\adc_ram_shifter_1|data[323]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~446_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(323));

-- Location: LCCOMB_X13_Y8_N28
\adc_ram_shifter_1|data~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~448_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(60),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(44),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~448_combout\);

-- Location: LCFF_X13_Y8_N29
\adc_ram_shifter_1|data[324]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~448_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(324));

-- Location: LCCOMB_X12_Y5_N4
\adc_ram_shifter_1|data~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~400_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(84),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(68),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~400_combout\);

-- Location: LCFF_X12_Y5_N5
\adc_ram_shifter_1|data[348]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~400_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(348));

-- Location: LCCOMB_X10_Y4_N18
\adc_ram_shifter_1|data~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~497_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(68),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(52),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~497_combout\);

-- Location: LCFF_X10_Y4_N19
\adc_ram_shifter_1|data[460]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~497_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(460));

-- Location: LCCOMB_X12_Y6_N2
\adc_ram_shifter_1|data~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~498_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(69),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data~498_combout\);

-- Location: LCFF_X12_Y6_N3
\adc_ram_shifter_1|data[333]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~498_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(333));

-- Location: LCCOMB_X10_Y7_N12
\adc_ram_shifter_1|data~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~500_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(54),
	combout => \adc_ram_shifter_1|data~500_combout\);

-- Location: LCFF_X10_Y7_N13
\adc_ram_shifter_1|data[334]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~500_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(334));

-- Location: LCCOMB_X12_Y6_N8
\adc_ram_shifter_1|data~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~502_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(71),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(55),
	combout => \adc_ram_shifter_1|data~502_combout\);

-- Location: LCFF_X12_Y6_N9
\adc_ram_shifter_1|data[335]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~502_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(335));

-- Location: LCCOMB_X10_Y5_N22
\adc_ram_shifter_1|data~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~395_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(65))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(65),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data~395_combout\);

-- Location: LCFF_X10_Y5_N23
\adc_ram_shifter_1|data[473]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~395_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(473));

-- Location: LCCOMB_X10_Y5_N16
\adc_ram_shifter_1|data~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~491_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(49)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(65),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(49),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~491_combout\);

-- Location: LCFF_X10_Y5_N17
\adc_ram_shifter_1|data[457]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~491_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(457));

-- Location: LCCOMB_X10_Y5_N18
\adc_ram_shifter_1|data~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~493_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(50))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(50),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(66),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~493_combout\);

-- Location: LCFF_X10_Y5_N19
\adc_ram_shifter_1|data[458]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~493_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(458));

-- Location: LCCOMB_X13_Y5_N28
\adc_ram_shifter_1|data~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~494_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(51)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(67),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data~494_combout\);

-- Location: LCFF_X13_Y5_N29
\adc_ram_shifter_1|data[331]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~494_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(331));

-- Location: LCCOMB_X12_Y8_N26
\adc_ram_shifter_1|data~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~472_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(56))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(56),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~472_combout\);

-- Location: LCFF_X12_Y8_N27
\adc_ram_shifter_1|data[336]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~472_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(336));

-- Location: LCCOMB_X10_Y9_N30
\adc_ram_shifter_1|data~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~474_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(57))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~474_combout\);

-- Location: LCFF_X10_Y9_N31
\adc_ram_shifter_1|data[337]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~474_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(337));

-- Location: LCCOMB_X12_Y5_N22
\adc_ram_shifter_1|data~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~476_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(58),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~476_combout\);

-- Location: LCFF_X12_Y5_N23
\adc_ram_shifter_1|data[338]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~476_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(338));

-- Location: LCCOMB_X12_Y5_N20
\adc_ram_shifter_1|data~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~503_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(71),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~503_combout\);

-- Location: LCFF_X12_Y5_N21
\adc_ram_shifter_1|data[463]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~503_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(463));

-- Location: LCCOMB_X13_Y5_N30
\adc_ram_shifter_1|data~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~482_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(61))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(61),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(77),
	combout => \adc_ram_shifter_1|data~482_combout\);

-- Location: LCFF_X13_Y5_N31
\adc_ram_shifter_1|data[341]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~482_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(341));

-- Location: LCCOMB_X14_Y4_N0
\adc_ram_shifter_1|data~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~484_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(62)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(62),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~484_combout\);

-- Location: LCFF_X14_Y4_N1
\adc_ram_shifter_1|data[342]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~484_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(342));

-- Location: LCCOMB_X12_Y5_N28
\adc_ram_shifter_1|data~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~486_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(79))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(79),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~486_combout\);

-- Location: LCFF_X12_Y5_N29
\adc_ram_shifter_1|data[343]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~486_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(343));

-- Location: LCCOMB_X10_Y6_N0
\adc_ram_shifter_1|data~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~495_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(51))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(51),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(67),
	combout => \adc_ram_shifter_1|data~495_combout\);

-- Location: LCFF_X10_Y6_N1
\adc_ram_shifter_1|data[459]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~495_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(459));

-- Location: LCCOMB_X10_Y8_N6
\adc_ram_shifter_1|data~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~475_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(73),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(57),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~475_combout\);

-- Location: LCFF_X10_Y8_N7
\adc_ram_shifter_1|data[465]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~475_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(465));

-- Location: LCCOMB_X10_Y4_N30
\adc_ram_shifter_1|data~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~483_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(61))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(77))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(61),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(77),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~483_combout\);

-- Location: LCFF_X10_Y4_N31
\adc_ram_shifter_1|data[469]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~483_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(469));

-- Location: LCCOMB_X10_Y5_N14
\adc_ram_shifter_1|data~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~485_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(62))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(62),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(78),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~485_combout\);

-- Location: LCFF_X10_Y5_N15
\adc_ram_shifter_1|data[470]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~485_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(470));

-- Location: LCCOMB_X10_Y6_N22
\adc_ram_shifter_1|data~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~487_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(63)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(79),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(63),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~487_combout\);

-- Location: LCFF_X10_Y6_N23
\adc_ram_shifter_1|data[471]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~487_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(471));

-- Location: LCCOMB_X10_Y5_N8
\adc_ram_shifter_1|data~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~481_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(76),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(60),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~481_combout\);

-- Location: LCFF_X10_Y5_N9
\adc_ram_shifter_1|data[468]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~481_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(468));

-- Location: LCCOMB_X12_Y5_N12
\adc_ram_shifter_1|data~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~479_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(59),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(75),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~479_combout\);

-- Location: LCFF_X12_Y5_N13
\adc_ram_shifter_1|data[467]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~479_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(467));

-- Location: LCCOMB_X10_Y5_N24
\adc_ram_shifter_1|data~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~477_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(58)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(74),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(58),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~477_combout\);

-- Location: LCFF_X10_Y5_N25
\adc_ram_shifter_1|data[466]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~477_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(466));

-- Location: LCCOMB_X10_Y6_N16
\adc_ram_shifter_1|data~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~473_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(56)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(72),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(56),
	combout => \adc_ram_shifter_1|data~473_combout\);

-- Location: LCFF_X10_Y6_N17
\adc_ram_shifter_1|data[464]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~473_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(464));

-- Location: LCCOMB_X10_Y8_N28
\adc_ram_shifter_1|data~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~455_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(47)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(63),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(47),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~455_combout\);

-- Location: LCFF_X10_Y8_N29
\adc_ram_shifter_1|data[455]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~455_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(455));

-- Location: LCCOMB_X10_Y7_N30
\adc_ram_shifter_1|data~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~501_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(70),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(54),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~501_combout\);

-- Location: LCFF_X10_Y7_N31
\adc_ram_shifter_1|data[462]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~501_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(462));

-- Location: LCCOMB_X12_Y5_N6
\adc_ram_shifter_1|data~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~480_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(60),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~480_combout\);

-- Location: LCFF_X12_Y5_N7
\adc_ram_shifter_1|data[340]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~480_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(340));

-- Location: LCCOMB_X12_Y4_N0
\adc_ram_shifter_1|data~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~478_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~478_combout\);

-- Location: LCFF_X12_Y4_N1
\adc_ram_shifter_1|data[339]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~478_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(339));

-- Location: LCCOMB_X10_Y5_N28
\adc_ram_shifter_1|data~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~453_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(46))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(46),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(62),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~453_combout\);

-- Location: LCFF_X10_Y5_N29
\adc_ram_shifter_1|data[454]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~453_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(454));

-- Location: LCCOMB_X10_Y5_N6
\adc_ram_shifter_1|data~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~489_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(48))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(48),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(64),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~489_combout\);

-- Location: LCFF_X10_Y5_N7
\adc_ram_shifter_1|data[456]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~489_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(456));

-- Location: LCCOMB_X10_Y8_N2
\adc_ram_shifter_1|data~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~451_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(45)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(61),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(45),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~451_combout\);

-- Location: LCFF_X10_Y8_N3
\adc_ram_shifter_1|data[453]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~451_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(453));

-- Location: LCCOMB_X10_Y5_N2
\adc_ram_shifter_1|data~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~449_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(44))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(44),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(60),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~449_combout\);

-- Location: LCFF_X10_Y5_N3
\adc_ram_shifter_1|data[452]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~449_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(452));

-- Location: LCCOMB_X10_Y6_N10
\adc_ram_shifter_1|data~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~399_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(67),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(83),
	combout => \adc_ram_shifter_1|data~399_combout\);

-- Location: LCFF_X10_Y6_N11
\adc_ram_shifter_1|data[475]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~399_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(475));

-- Location: LCCOMB_X10_Y4_N8
\adc_ram_shifter_1|data~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~401_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(68)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(84),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(68),
	combout => \adc_ram_shifter_1|data~401_combout\);

-- Location: LCFF_X10_Y4_N9
\adc_ram_shifter_1|data[476]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~401_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(476));

-- Location: LCCOMB_X10_Y7_N16
\adc_ram_shifter_1|data~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~403_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(69)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(85),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(69),
	combout => \adc_ram_shifter_1|data~403_combout\);

-- Location: LCFF_X10_Y7_N17
\adc_ram_shifter_1|data[477]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~403_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(477));

-- Location: LCCOMB_X10_Y7_N8
\adc_ram_shifter_1|data~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~405_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(70)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(86),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~405_combout\);

-- Location: LCFF_X10_Y7_N9
\adc_ram_shifter_1|data[478]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~405_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(478));

-- Location: LCCOMB_X12_Y5_N10
\adc_ram_shifter_1|data~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~407_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(71)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(87),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(71),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~407_combout\);

-- Location: LCFF_X12_Y5_N11
\adc_ram_shifter_1|data[479]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~407_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(479));

-- Location: LCCOMB_X10_Y6_N30
\adc_ram_shifter_1|data~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~391_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(79),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data~391_combout\);

-- Location: LCFF_X10_Y6_N31
\adc_ram_shifter_1|data[487]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~391_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(487));

-- Location: LCCOMB_X10_Y6_N20
\adc_ram_shifter_1|data~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~389_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(78)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(78),
	combout => \adc_ram_shifter_1|data~389_combout\);

-- Location: LCFF_X10_Y6_N21
\adc_ram_shifter_1|data[486]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~389_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(486));

-- Location: LCCOMB_X12_Y5_N30
\adc_ram_shifter_1|data~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~471_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(39))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(39),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(55),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~471_combout\);

-- Location: LCFF_X12_Y5_N31
\adc_ram_shifter_1|data[447]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~471_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(447));

-- Location: LCCOMB_X12_Y6_N4
\adc_ram_shifter_1|data~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~447_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(43))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(43),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(59),
	combout => \adc_ram_shifter_1|data~447_combout\);

-- Location: LCFF_X12_Y6_N5
\adc_ram_shifter_1|data[451]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~447_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(451));

-- Location: LCCOMB_X10_Y5_N20
\adc_ram_shifter_1|data~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~397_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(66))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(66),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(82),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~397_combout\);

-- Location: LCFF_X10_Y5_N21
\adc_ram_shifter_1|data[474]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~397_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(474));

-- Location: LCCOMB_X10_Y7_N14
\adc_ram_shifter_1|data~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~469_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(54),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(38),
	combout => \adc_ram_shifter_1|data~469_combout\);

-- Location: LCFF_X10_Y7_N15
\adc_ram_shifter_1|data[446]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~469_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(446));

-- Location: LCCOMB_X10_Y8_N16
\adc_ram_shifter_1|data~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~445_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(42)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(58),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(42),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~445_combout\);

-- Location: LCFF_X10_Y8_N17
\adc_ram_shifter_1|data[450]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~445_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(450));

-- Location: LCCOMB_X10_Y8_N12
\adc_ram_shifter_1|data~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~443_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(41),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(57),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~443_combout\);

-- Location: LCFF_X10_Y8_N13
\adc_ram_shifter_1|data[449]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~443_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(449));

-- Location: LCCOMB_X10_Y6_N2
\adc_ram_shifter_1|data~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~441_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(40)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(56)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(56),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(40),
	combout => \adc_ram_shifter_1|data~441_combout\);

-- Location: LCFF_X10_Y6_N3
\adc_ram_shifter_1|data[448]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~441_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(448));

-- Location: LCCOMB_X10_Y7_N0
\adc_ram_shifter_1|data~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~499_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(53))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(53),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(69),
	combout => \adc_ram_shifter_1|data~499_combout\);

-- Location: LCFF_X10_Y7_N1
\adc_ram_shifter_1|data[461]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~499_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(461));

-- Location: LCCOMB_X12_Y6_N0
\adc_ram_shifter_1|data~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~390_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(79)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(79),
	combout => \adc_ram_shifter_1|data~390_combout\);

-- Location: LCFF_X12_Y6_N1
\adc_ram_shifter_1|data[359]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~390_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(359));

-- Location: LCCOMB_X14_Y4_N30
\adc_ram_shifter_1|data~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~388_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(94),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~388_combout\);

-- Location: LCFF_X14_Y4_N31
\adc_ram_shifter_1|data[358]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~388_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(358));

-- Location: LCCOMB_X10_Y8_N8
\adc_ram_shifter_1|data~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~459_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(33))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(33),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(49),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~459_combout\);

-- Location: LCFF_X10_Y8_N9
\adc_ram_shifter_1|data[441]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~459_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(441));

-- Location: LCCOMB_X12_Y6_N20
\adc_ram_shifter_1|data~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~406_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(71))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(87),
	combout => \adc_ram_shifter_1|data~406_combout\);

-- Location: LCFF_X12_Y6_N21
\adc_ram_shifter_1|data[351]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~406_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(351));

-- Location: LCCOMB_X10_Y5_N30
\adc_ram_shifter_1|data~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~467_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(37)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(53),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(37),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~467_combout\);

-- Location: LCFF_X10_Y5_N31
\adc_ram_shifter_1|data[445]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~467_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(445));

-- Location: LCCOMB_X12_Y5_N0
\adc_ram_shifter_1|data~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~454_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(47)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(47),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~454_combout\);

-- Location: LCFF_X12_Y5_N1
\adc_ram_shifter_1|data[327]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~454_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(327));

-- Location: LCCOMB_X10_Y6_N12
\adc_ram_shifter_1|data~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~404_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(70)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(86),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~404_combout\);

-- Location: LCFF_X10_Y6_N13
\adc_ram_shifter_1|data[350]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~404_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(350));

-- Location: LCCOMB_X22_Y11_N20
\adc_ram_shifter_1|data~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~153_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(14)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(30),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~153_combout\);

-- Location: LCFF_X22_Y11_N21
\adc_ram_shifter_1|data[422]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~153_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(422));

-- Location: M4K_X23_Y11
\ram1|altsyncram_component|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N12
\adc_ram_shifter_1|data~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~157_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(15))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(15),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(31),
	combout => \adc_ram_shifter_1|data~157_combout\);

-- Location: LCFF_X21_Y10_N13
\adc_ram_shifter_1|data[423]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~157_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(423));

-- Location: M4K_X23_Y13
\ram1|altsyncram_component|auto_generated|ram_block1a80\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X10_Y5_N12
\adc_ram_shifter_1|data~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~465_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(36)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(52),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(36),
	combout => \adc_ram_shifter_1|data~465_combout\);

-- Location: LCFF_X10_Y5_N13
\adc_ram_shifter_1|data[444]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~465_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(444));

-- Location: LCCOMB_X14_Y4_N2
\adc_ram_shifter_1|data~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~452_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(46))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(46),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(62),
	combout => \adc_ram_shifter_1|data~452_combout\);

-- Location: LCFF_X14_Y4_N3
\adc_ram_shifter_1|data[326]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~452_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(326));

-- Location: LCCOMB_X12_Y6_N28
\adc_ram_shifter_1|data~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~402_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(69))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(69),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(85),
	combout => \adc_ram_shifter_1|data~402_combout\);

-- Location: LCFF_X12_Y6_N29
\adc_ram_shifter_1|data[349]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~402_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(349));

-- Location: LCCOMB_X10_Y6_N24
\adc_ram_shifter_1|data~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~463_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(51),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(35),
	combout => \adc_ram_shifter_1|data~463_combout\);

-- Location: LCFF_X10_Y6_N25
\adc_ram_shifter_1|data[443]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~463_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(443));

-- Location: LCCOMB_X14_Y7_N0
\adc_ram_shifter_1|data~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~450_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(45))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(61),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~450_combout\);

-- Location: LCFF_X14_Y7_N1
\adc_ram_shifter_1|data[325]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~450_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(325));

-- Location: LCCOMB_X19_Y8_N18
\adc_ram_shifter_1|data~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~492_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(50)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \adc_ram_shifter_1|data~492_combout\);

-- Location: LCFF_X19_Y8_N19
\adc_ram_shifter_1|data[330]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~492_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(330));

-- Location: LCCOMB_X13_Y8_N20
\adc_ram_shifter_1|data~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~444_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(42))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(58),
	combout => \adc_ram_shifter_1|data~444_combout\);

-- Location: LCFF_X13_Y8_N21
\adc_ram_shifter_1|data[322]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~444_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(322));

-- Location: LCCOMB_X10_Y8_N26
\adc_ram_shifter_1|data~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~442_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~442_combout\);

-- Location: LCFF_X10_Y8_N27
\adc_ram_shifter_1|data[321]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~442_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(321));

-- Location: LCCOMB_X10_Y6_N28
\adc_ram_shifter_1|data~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~398_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(67),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(83),
	combout => \adc_ram_shifter_1|data~398_combout\);

-- Location: LCFF_X10_Y6_N29
\adc_ram_shifter_1|data[347]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~398_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(347));

-- Location: LCCOMB_X10_Y8_N22
\adc_ram_shifter_1|data~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~457_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(32))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(32),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(48),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~457_combout\);

-- Location: LCFF_X10_Y8_N23
\adc_ram_shifter_1|data[440]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~457_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(440));

-- Location: LCCOMB_X12_Y6_N6
\adc_ram_shifter_1|data~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~394_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(65)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(65),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~394_combout\);

-- Location: LCFF_X12_Y6_N7
\adc_ram_shifter_1|data[345]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~394_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(345));

-- Location: LCCOMB_X12_Y5_N26
\adc_ram_shifter_1|data~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~490_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(49)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(65)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(65),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~490_combout\);

-- Location: LCFF_X12_Y5_N27
\adc_ram_shifter_1|data[329]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~490_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(329));

-- Location: LCCOMB_X10_Y5_N10
\adc_ram_shifter_1|data~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~365_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(82)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(98),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(82),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~365_combout\);

-- Location: LCFF_X10_Y5_N11
\adc_ram_shifter_1|data[490]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~365_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(490));

-- Location: LCCOMB_X12_Y5_N8
\adc_ram_shifter_1|data~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~368_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(84))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(84),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(100),
	combout => \adc_ram_shifter_1|data~368_combout\);

-- Location: LCFF_X12_Y5_N9
\adc_ram_shifter_1|data[364]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~368_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(364));

-- Location: LCCOMB_X12_Y4_N22
\adc_ram_shifter_1|data~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~370_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(101),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(85),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~370_combout\);

-- Location: LCFF_X12_Y4_N23
\adc_ram_shifter_1|data[365]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~370_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(365));

-- Location: LCCOMB_X13_Y5_N22
\adc_ram_shifter_1|data~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~372_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(86)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(102),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(86),
	combout => \adc_ram_shifter_1|data~372_combout\);

-- Location: LCFF_X13_Y5_N23
\adc_ram_shifter_1|data[366]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~372_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(366));

-- Location: LCCOMB_X12_Y6_N22
\adc_ram_shifter_1|data~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~374_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(87)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(87),
	combout => \adc_ram_shifter_1|data~374_combout\);

-- Location: LCFF_X12_Y6_N23
\adc_ram_shifter_1|data[367]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~374_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(367));

-- Location: LCCOMB_X14_Y7_N28
\adc_ram_shifter_1|data~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~352_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(108),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~352_combout\);

-- Location: LCFF_X14_Y7_N29
\adc_ram_shifter_1|data[372]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~352_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(372));

-- Location: LCCOMB_X13_Y4_N12
\adc_ram_shifter_1|data~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~354_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(93))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(93),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(109),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~354_combout\);

-- Location: LCFF_X13_Y4_N13
\adc_ram_shifter_1|data[373]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~354_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(373));

-- Location: LCCOMB_X14_Y4_N8
\adc_ram_shifter_1|data~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~356_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(94)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(110),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(94),
	combout => \adc_ram_shifter_1|data~356_combout\);

-- Location: LCFF_X14_Y4_N9
\adc_ram_shifter_1|data[374]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~356_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(374));

-- Location: LCCOMB_X12_Y4_N4
\adc_ram_shifter_1|data~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~373_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(86)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(102)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(102),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data~373_combout\);

-- Location: LCFF_X12_Y4_N5
\adc_ram_shifter_1|data[494]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~373_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(494));

-- Location: LCCOMB_X12_Y4_N8
\adc_ram_shifter_1|data~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~375_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(87)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(103),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(87),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~375_combout\);

-- Location: LCFF_X12_Y4_N9
\adc_ram_shifter_1|data[495]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~375_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(495));

-- Location: LCCOMB_X10_Y4_N20
\adc_ram_shifter_1|data~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~359_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(95))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(95),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~359_combout\);

-- Location: LCFF_X10_Y4_N21
\adc_ram_shifter_1|data[503]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~359_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(503));

-- Location: LCCOMB_X10_Y4_N28
\adc_ram_shifter_1|data~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~357_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(94)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(110),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(94),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~357_combout\);

-- Location: LCFF_X10_Y4_N29
\adc_ram_shifter_1|data[502]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~357_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(502));

-- Location: LCCOMB_X10_Y4_N26
\adc_ram_shifter_1|data~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~355_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(93))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(109))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(93),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(109),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~355_combout\);

-- Location: LCFF_X10_Y4_N27
\adc_ram_shifter_1|data[501]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~355_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(501));

-- Location: LCCOMB_X10_Y4_N6
\adc_ram_shifter_1|data~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~353_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(92),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(108),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~353_combout\);

-- Location: LCFF_X10_Y4_N7
\adc_ram_shifter_1|data[500]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~353_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(500));

-- Location: LCCOMB_X10_Y4_N0
\adc_ram_shifter_1|data~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~371_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(85))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(85),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(101),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~371_combout\);

-- Location: LCFF_X10_Y4_N1
\adc_ram_shifter_1|data[493]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~371_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(493));

-- Location: LCCOMB_X10_Y4_N14
\adc_ram_shifter_1|data~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~369_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(84))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(84),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(100),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~369_combout\);

-- Location: LCFF_X10_Y4_N15
\adc_ram_shifter_1|data[492]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~369_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(492));

-- Location: LCCOMB_X10_Y4_N16
\adc_ram_shifter_1|data~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~367_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(83))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(83),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(99),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~367_combout\);

-- Location: LCFF_X10_Y4_N17
\adc_ram_shifter_1|data[491]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~367_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(491));

-- Location: LCCOMB_X13_Y4_N10
\adc_ram_shifter_1|data~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~358_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~358_combout\);

-- Location: LCFF_X13_Y4_N11
\adc_ram_shifter_1|data[375]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~358_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(375));

-- Location: LCCOMB_X13_Y4_N14
\adc_ram_shifter_1|data~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~366_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(83)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(83),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~366_combout\);

-- Location: LCFF_X12_Y4_N29
\adc_ram_shifter_1|data[363]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~366_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(363));

-- Location: LCCOMB_X12_Y8_N24
\adc_ram_shifter_1|data~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~351_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(91))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(91),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(107),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~351_combout\);

-- Location: LCFF_X12_Y8_N25
\adc_ram_shifter_1|data[499]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~351_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(499));

-- Location: LCCOMB_X10_Y4_N4
\adc_ram_shifter_1|data~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~337_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(116),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(100),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~337_combout\);

-- Location: LCFF_X10_Y4_N5
\adc_ram_shifter_1|data[508]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~337_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(508));

-- Location: LCCOMB_X10_Y4_N24
\adc_ram_shifter_1|data~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~339_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(101)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(117)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(117),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(101),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~339_combout\);

-- Location: LCFF_X10_Y4_N25
\adc_ram_shifter_1|data[509]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~339_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(509));

-- Location: LCCOMB_X12_Y4_N30
\adc_ram_shifter_1|data~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~341_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(102),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(118),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~341_combout\);

-- Location: LCFF_X12_Y4_N31
\adc_ram_shifter_1|data[510]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~341_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(510));

-- Location: LCCOMB_X12_Y4_N16
\adc_ram_shifter_1|data~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~343_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(103),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(119),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~343_combout\);

-- Location: LCFF_X12_Y4_N17
\adc_ram_shifter_1|data[511]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~343_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(511));

-- Location: LCCOMB_X10_Y11_N24
\adc_ram_shifter_1|data~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~335_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(99),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(115),
	combout => \adc_ram_shifter_1|data~335_combout\);

-- Location: LCFF_X10_Y11_N25
\adc_ram_shifter_1|data[507]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~335_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(507));

-- Location: LCCOMB_X10_Y11_N16
\adc_ram_shifter_1|data~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~333_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(98))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(114))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(98),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(114),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~333_combout\);

-- Location: LCFF_X10_Y11_N17
\adc_ram_shifter_1|data[506]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~333_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(506));

-- Location: LCCOMB_X10_Y11_N12
\adc_ram_shifter_1|data~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~331_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(97)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(113),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(97),
	combout => \adc_ram_shifter_1|data~331_combout\);

-- Location: LCFF_X10_Y11_N13
\adc_ram_shifter_1|data[505]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~331_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(505));

-- Location: LCCOMB_X10_Y11_N4
\adc_ram_shifter_1|data~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~329_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(96))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(96),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(112),
	combout => \adc_ram_shifter_1|data~329_combout\);

-- Location: LCFF_X10_Y11_N5
\adc_ram_shifter_1|data[504]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~329_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(504));

-- Location: LCCOMB_X19_Y7_N2
\adc_ram_shifter_1|data~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~93_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(111))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(127),
	combout => \adc_ram_shifter_1|data~93_combout\);

-- Location: LCFF_X19_Y7_N3
\adc_ram_shifter_1|data[391]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~93_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(391));

-- Location: M4K_X23_Y10
\ram1|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y7_N8
\adc_ram_shifter_1|data~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~61_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(119))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(119),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data~61_combout\);

-- Location: LCFF_X18_Y7_N9
\adc_ram_shifter_1|data[399]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~61_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(399));

-- Location: LCCOMB_X22_Y9_N14
\adc_ram_shifter_1|data~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~149_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(13)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(29),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(13),
	combout => \adc_ram_shifter_1|data~149_combout\);

-- Location: LCFF_X22_Y9_N15
\adc_ram_shifter_1|data[421]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~149_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(421));

-- Location: LCCOMB_X18_Y7_N0
\adc_ram_shifter_1|data~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~439_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(23))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(23),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(39),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~439_combout\);

-- Location: LCFF_X18_Y7_N1
\adc_ram_shifter_1|data[431]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~439_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(431));

-- Location: LCCOMB_X12_Y5_N24
\adc_ram_shifter_1|data~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~488_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(48))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(48),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(64),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~488_combout\);

-- Location: LCFF_X12_Y5_N25
\adc_ram_shifter_1|data[328]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~488_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(328));

-- Location: LCCOMB_X10_Y5_N4
\adc_ram_shifter_1|data~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~393_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(64))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(64),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(80),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~393_combout\);

-- Location: LCFF_X10_Y5_N5
\adc_ram_shifter_1|data[472]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~393_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(472));

-- Location: LCCOMB_X12_Y6_N12
\adc_ram_shifter_1|data~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~470_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(39)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(55),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(39),
	combout => \adc_ram_shifter_1|data~470_combout\);

-- Location: LCFF_X12_Y6_N13
\adc_ram_shifter_1|data[319]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~470_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(319));

-- Location: LCCOMB_X10_Y4_N22
\adc_ram_shifter_1|data~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~363_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(81)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(97)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(97),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(81),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~363_combout\);

-- Location: LCFF_X10_Y4_N23
\adc_ram_shifter_1|data[489]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~363_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(489));

-- Location: LCCOMB_X10_Y5_N26
\adc_ram_shifter_1|data~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~361_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(96),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(80),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~361_combout\);

-- Location: LCFF_X10_Y5_N27
\adc_ram_shifter_1|data[488]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~361_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(488));

-- Location: LCCOMB_X14_Y4_N26
\adc_ram_shifter_1|data~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~89_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(110)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(126)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(110),
	combout => \adc_ram_shifter_1|data~89_combout\);

-- Location: LCFF_X14_Y4_N27
\adc_ram_shifter_1|data[390]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~89_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(390));

-- Location: LCCOMB_X20_Y10_N26
\adc_ram_shifter_1|data~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~53_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data~53_combout\);

-- Location: LCFF_X20_Y10_N27
\adc_ram_shifter_1|data[397]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~53_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(397));

-- Location: LCCOMB_X19_Y11_N2
\adc_ram_shifter_1|data~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~145_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(12)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(28),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(12),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~145_combout\);

-- Location: LCFF_X19_Y11_N3
\adc_ram_shifter_1|data[420]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~145_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(420));

-- Location: LCCOMB_X19_Y8_N8
\adc_ram_shifter_1|data~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~437_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(22))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(22),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(38),
	combout => \adc_ram_shifter_1|data~437_combout\);

-- Location: LCFF_X19_Y8_N9
\adc_ram_shifter_1|data[430]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~437_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(430));

-- Location: LCCOMB_X10_Y6_N8
\adc_ram_shifter_1|data~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~496_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(52)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(68),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(52),
	combout => \adc_ram_shifter_1|data~496_combout\);

-- Location: LCFF_X10_Y6_N9
\adc_ram_shifter_1|data[332]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~496_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(332));

-- Location: LCCOMB_X10_Y4_N10
\adc_ram_shifter_1|data~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~387_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(77)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(93),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(77),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~387_combout\);

-- Location: LCFF_X10_Y4_N11
\adc_ram_shifter_1|data[485]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~387_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(485));

-- Location: LCCOMB_X21_Y10_N24
\adc_ram_shifter_1|data~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~85_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(109),
	combout => \adc_ram_shifter_1|data~85_combout\);

-- Location: LCFF_X21_Y10_N25
\adc_ram_shifter_1|data[389]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~85_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(389));

-- Location: LCCOMB_X22_Y10_N10
\adc_ram_shifter_1|data~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~177_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data~177_combout\);

-- Location: LCFF_X22_Y10_N11
\adc_ram_shifter_1|data[412]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~177_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(412));

-- Location: LCCOMB_X22_Y8_N22
\adc_ram_shifter_1|data~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~435_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(21))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(21),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(37),
	combout => \adc_ram_shifter_1|data~435_combout\);

-- Location: LCFF_X22_Y8_N23
\adc_ram_shifter_1|data[429]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~435_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(429));

-- Location: LCCOMB_X10_Y8_N14
\adc_ram_shifter_1|data~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~423_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(31))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(31),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(47),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~423_combout\);

-- Location: LCFF_X10_Y8_N15
\adc_ram_shifter_1|data[439]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~423_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(439));

-- Location: LCCOMB_X10_Y4_N12
\adc_ram_shifter_1|data~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~385_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(76)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(92),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(76),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~385_combout\);

-- Location: LCFF_X10_Y4_N13
\adc_ram_shifter_1|data[484]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~385_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(484));

-- Location: LCCOMB_X19_Y10_N30
\adc_ram_shifter_1|data~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~49_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(116))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(116),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~49_combout\);

-- Location: LCFF_X19_Y10_N31
\adc_ram_shifter_1|data[396]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~49_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(396));

-- Location: LCCOMB_X22_Y11_N26
\adc_ram_shifter_1|data~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~25_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(126))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~25_combout\);

-- Location: LCFF_X22_Y11_N27
\adc_ram_shifter_1|data[406]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~25_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(406));

-- Location: LCCOMB_X19_Y7_N24
\adc_ram_shifter_1|data~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~29_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(127))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(127),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data~29_combout\);

-- Location: LCFF_X19_Y7_N25
\adc_ram_shifter_1|data[407]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~29_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(407));

-- Location: M4K_X23_Y7
\ram1|altsyncram_component|auto_generated|ram_block1a64\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y8_N26
\adc_ram_shifter_1|data~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~433_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(20)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(36),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(20),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~433_combout\);

-- Location: LCFF_X22_Y8_N27
\adc_ram_shifter_1|data[428]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~433_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(428));

-- Location: LCCOMB_X10_Y6_N14
\adc_ram_shifter_1|data~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~421_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(30))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(30),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(46),
	combout => \adc_ram_shifter_1|data~421_combout\);

-- Location: LCFF_X10_Y6_N15
\adc_ram_shifter_1|data[438]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~421_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(438));

-- Location: LCCOMB_X12_Y5_N18
\adc_ram_shifter_1|data~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~383_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(91),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(75),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~383_combout\);

-- Location: LCFF_X12_Y5_N19
\adc_ram_shifter_1|data[483]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~383_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(483));

-- Location: LCCOMB_X12_Y11_N28
\adc_ram_shifter_1|data~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~342_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(103))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(103),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(119),
	combout => \adc_ram_shifter_1|data~342_combout\);

-- Location: LCFF_X12_Y11_N29
\adc_ram_shifter_1|data[383]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~342_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(383));

-- Location: LCCOMB_X21_Y10_N30
\adc_ram_shifter_1|data~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~21_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(125))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(125),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(13),
	combout => \adc_ram_shifter_1|data~21_combout\);

-- Location: LCFF_X22_Y10_N27
\adc_ram_shifter_1|data[405]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~21_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(405));

-- Location: LCCOMB_X10_Y8_N4
\adc_ram_shifter_1|data~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~431_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(19)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(35),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(19),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~431_combout\);

-- Location: LCFF_X10_Y8_N5
\adc_ram_shifter_1|data[427]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~431_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(427));

-- Location: LCCOMB_X10_Y8_N18
\adc_ram_shifter_1|data~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~419_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(29),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(45),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~419_combout\);

-- Location: LCFF_X10_Y8_N19
\adc_ram_shifter_1|data[437]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~419_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(437));

-- Location: LCCOMB_X12_Y4_N26
\adc_ram_shifter_1|data~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~381_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(74)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(90),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(74),
	combout => \adc_ram_shifter_1|data~381_combout\);

-- Location: LCFF_X12_Y4_N27
\adc_ram_shifter_1|data[482]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~381_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(482));

-- Location: LCCOMB_X19_Y7_N20
\adc_ram_shifter_1|data~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~81_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(108)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(124),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(108),
	combout => \adc_ram_shifter_1|data~81_combout\);

-- Location: LCFF_X19_Y7_N21
\adc_ram_shifter_1|data[388]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~81_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(388));

-- Location: LCCOMB_X22_Y9_N22
\adc_ram_shifter_1|data~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~173_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(3),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data~173_combout\);

-- Location: LCFF_X22_Y9_N23
\adc_ram_shifter_1|data[411]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~173_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(411));

-- Location: LCCOMB_X10_Y9_N18
\adc_ram_shifter_1|data~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~417_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(28)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(44),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(28),
	combout => \adc_ram_shifter_1|data~417_combout\);

-- Location: LCFF_X10_Y9_N19
\adc_ram_shifter_1|data[436]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~417_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(436));

-- Location: LCCOMB_X14_Y9_N2
\adc_ram_shifter_1|data~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~468_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(54),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(38),
	combout => \adc_ram_shifter_1|data~468_combout\);

-- Location: LCFF_X14_Y9_N3
\adc_ram_shifter_1|data[318]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~468_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(318));

-- Location: LCCOMB_X10_Y7_N22
\adc_ram_shifter_1|data~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~379_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(89),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data~379_combout\);

-- Location: LCFF_X10_Y7_N23
\adc_ram_shifter_1|data[481]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~379_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(481));

-- Location: LCCOMB_X12_Y11_N0
\adc_ram_shifter_1|data~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~340_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(102),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~340_combout\);

-- Location: LCFF_X12_Y11_N1
\adc_ram_shifter_1|data[382]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~340_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(382));

-- Location: LCCOMB_X19_Y7_N30
\adc_ram_shifter_1|data~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~17_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(124))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(124),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(12),
	combout => \adc_ram_shifter_1|data~17_combout\);

-- Location: LCFF_X19_Y7_N31
\adc_ram_shifter_1|data[404]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~17_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(404));

-- Location: LCCOMB_X14_Y8_N24
\adc_ram_shifter_1|data~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~429_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(18)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(34),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(18),
	combout => \adc_ram_shifter_1|data~429_combout\);

-- Location: LCFF_X14_Y8_N25
\adc_ram_shifter_1|data[426]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~429_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(426));

-- Location: LCCOMB_X12_Y6_N14
\adc_ram_shifter_1|data~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~415_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(43),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data~415_combout\);

-- Location: LCFF_X12_Y6_N15
\adc_ram_shifter_1|data[435]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~415_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(435));

-- Location: LCCOMB_X12_Y8_N22
\adc_ram_shifter_1|data~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~456_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(32)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(48),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~456_combout\);

-- Location: LCFF_X12_Y8_N23
\adc_ram_shifter_1|data[312]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~456_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(312));

-- Location: LCCOMB_X13_Y8_N26
\adc_ram_shifter_1|data~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~413_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(26)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(42),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(26),
	combout => \adc_ram_shifter_1|data~413_combout\);

-- Location: LCFF_X13_Y8_N27
\adc_ram_shifter_1|data[434]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~413_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(434));

-- Location: LCCOMB_X13_Y6_N6
\adc_ram_shifter_1|data~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~466_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(37))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(37),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data~466_combout\);

-- Location: LCFF_X13_Y6_N7
\adc_ram_shifter_1|data[317]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~466_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(317));

-- Location: LCCOMB_X12_Y4_N18
\adc_ram_shifter_1|data~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~364_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(98))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~364_combout\);

-- Location: LCFF_X12_Y4_N19
\adc_ram_shifter_1|data[362]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~364_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(362));

-- Location: LCCOMB_X14_Y10_N24
\adc_ram_shifter_1|data~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~73_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(106)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(122)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(122),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(106),
	combout => \adc_ram_shifter_1|data~73_combout\);

-- Location: LCFF_X14_Y10_N25
\adc_ram_shifter_1|data[386]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~73_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(386));

-- Location: LCCOMB_X21_Y10_N28
\adc_ram_shifter_1|data~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~41_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(114)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(2),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(114),
	combout => \adc_ram_shifter_1|data~41_combout\);

-- Location: LCFF_X21_Y10_N29
\adc_ram_shifter_1|data[394]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~41_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(394));

-- Location: LCCOMB_X20_Y11_N24
\adc_ram_shifter_1|data~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~165_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(1),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data~165_combout\);

-- Location: LCFF_X20_Y11_N25
\adc_ram_shifter_1|data[409]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~165_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(409));

-- Location: LCCOMB_X20_Y8_N2
\adc_ram_shifter_1|data~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~411_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(25))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(25),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(41),
	combout => \adc_ram_shifter_1|data~411_combout\);

-- Location: LCFF_X20_Y8_N3
\adc_ram_shifter_1|data[433]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~411_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(433));

-- Location: LCCOMB_X14_Y6_N12
\adc_ram_shifter_1|data~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~464_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(36))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(36),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(52),
	combout => \adc_ram_shifter_1|data~464_combout\);

-- Location: LCFF_X14_Y6_N13
\adc_ram_shifter_1|data[316]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~464_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(316));

-- Location: LCCOMB_X12_Y4_N20
\adc_ram_shifter_1|data~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~362_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(81))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data~362_combout\);

-- Location: LCFF_X12_Y4_N21
\adc_ram_shifter_1|data[361]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~362_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(361));

-- Location: LCCOMB_X14_Y7_N18
\adc_ram_shifter_1|data~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~338_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(101))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(101),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(117),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~338_combout\);

-- Location: LCFF_X14_Y7_N19
\adc_ram_shifter_1|data[381]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~338_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(381));

-- Location: LCCOMB_X19_Y7_N8
\adc_ram_shifter_1|data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~13_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(123)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(123),
	combout => \adc_ram_shifter_1|data~13_combout\);

-- Location: LCFF_X19_Y7_N9
\adc_ram_shifter_1|data[403]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~13_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(403));

-- Location: LCCOMB_X19_Y9_N28
\adc_ram_shifter_1|data~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~161_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(0),
	datab => \ram2|altsyncram_component|auto_generated|q_b\(16),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~161_combout\);

-- Location: LCFF_X19_Y9_N29
\adc_ram_shifter_1|data[408]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~161_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(408));

-- Location: LCCOMB_X20_Y10_N8
\adc_ram_shifter_1|data~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~438_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(23)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(23),
	combout => \adc_ram_shifter_1|data~438_combout\);

-- Location: LCFF_X20_Y10_N9
\adc_ram_shifter_1|data[303]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~438_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(303));

-- Location: LCCOMB_X10_Y7_N4
\adc_ram_shifter_1|data~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~422_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(31))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(31),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(47),
	combout => \adc_ram_shifter_1|data~422_combout\);

-- Location: LCFF_X10_Y7_N5
\adc_ram_shifter_1|data[311]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~422_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(311));

-- Location: LCCOMB_X13_Y5_N26
\adc_ram_shifter_1|data~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~462_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(35))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(51),
	combout => \adc_ram_shifter_1|data~462_combout\);

-- Location: LCFF_X12_Y5_N17
\adc_ram_shifter_1|data[315]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~462_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(315));

-- Location: LCCOMB_X14_Y6_N10
\adc_ram_shifter_1|data~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~360_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(80),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~360_combout\);

-- Location: LCFF_X14_Y6_N11
\adc_ram_shifter_1|data[360]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~360_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(360));

-- Location: LCCOMB_X14_Y7_N22
\adc_ram_shifter_1|data~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~336_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(100))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(116))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(116),
	combout => \adc_ram_shifter_1|data~336_combout\);

-- Location: LCFF_X14_Y7_N23
\adc_ram_shifter_1|data[380]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~336_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(380));

-- Location: LCCOMB_X12_Y11_N4
\adc_ram_shifter_1|data~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~334_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(99)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(115)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~334_combout\);

-- Location: LCFF_X12_Y11_N5
\adc_ram_shifter_1|data[379]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~334_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(379));

-- Location: LCCOMB_X22_Y7_N16
\adc_ram_shifter_1|data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~9_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(122))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(122),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(10),
	combout => \adc_ram_shifter_1|data~9_combout\);

-- Location: LCFF_X22_Y7_N17
\adc_ram_shifter_1|data[402]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~9_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(402));

-- Location: LCCOMB_X21_Y9_N12
\adc_ram_shifter_1|data~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~436_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(38),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(22),
	combout => \adc_ram_shifter_1|data~436_combout\);

-- Location: LCFF_X21_Y9_N13
\adc_ram_shifter_1|data[302]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~436_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(302));

-- Location: LCCOMB_X13_Y9_N12
\adc_ram_shifter_1|data~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~420_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(30)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(46),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(30),
	combout => \adc_ram_shifter_1|data~420_combout\);

-- Location: LCFF_X12_Y6_N17
\adc_ram_shifter_1|data[310]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~420_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(310));

-- Location: LCCOMB_X13_Y4_N8
\adc_ram_shifter_1|data~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~386_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(77))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(93),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~386_combout\);

-- Location: LCFF_X13_Y4_N9
\adc_ram_shifter_1|data[357]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~386_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(357));

-- Location: LCCOMB_X14_Y7_N10
\adc_ram_shifter_1|data~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~332_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(98)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(114),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(98),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~332_combout\);

-- Location: LCFF_X14_Y7_N11
\adc_ram_shifter_1|data[378]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~332_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(378));

-- Location: LCCOMB_X20_Y8_N16
\adc_ram_shifter_1|data~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~5_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(121)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(9),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(121),
	combout => \adc_ram_shifter_1|data~5_combout\);

-- Location: LCFF_X20_Y8_N17
\adc_ram_shifter_1|data[401]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~5_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(401));

-- Location: LCCOMB_X19_Y8_N24
\adc_ram_shifter_1|data~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~434_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(21))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(21),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(37),
	combout => \adc_ram_shifter_1|data~434_combout\);

-- Location: LCFF_X19_Y8_N25
\adc_ram_shifter_1|data[301]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~434_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(301));

-- Location: LCCOMB_X14_Y7_N4
\adc_ram_shifter_1|data~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~418_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(29),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~418_combout\);

-- Location: LCFF_X14_Y7_N5
\adc_ram_shifter_1|data[309]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~418_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(309));

-- Location: LCCOMB_X10_Y4_N2
\adc_ram_shifter_1|data~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~384_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(76))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(76),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~384_combout\);

-- Location: LCFF_X10_Y4_N3
\adc_ram_shifter_1|data[356]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~384_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(356));

-- Location: LCCOMB_X12_Y11_N18
\adc_ram_shifter_1|data~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~328_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(96)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(112)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(112),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~328_combout\);

-- Location: LCFF_X12_Y11_N19
\adc_ram_shifter_1|data[376]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~328_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(376));

-- Location: LCCOMB_X19_Y11_N22
\adc_ram_shifter_1|data~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~33_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(112)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(0),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(112),
	combout => \adc_ram_shifter_1|data~33_combout\);

-- Location: LCFF_X19_Y11_N23
\adc_ram_shifter_1|data[392]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~33_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(392));

-- Location: LCCOMB_X18_Y7_N16
\adc_ram_shifter_1|data~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~189_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(23),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(7),
	combout => \adc_ram_shifter_1|data~189_combout\);

-- Location: LCFF_X18_Y7_N17
\adc_ram_shifter_1|data[415]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~189_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(415));

-- Location: LCCOMB_X18_Y11_N18
\adc_ram_shifter_1|data~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~156_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(31),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data~156_combout\);

-- Location: LCFF_X18_Y11_N19
\adc_ram_shifter_1|data[295]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~156_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(295));

-- Location: LCCOMB_X24_Y10_N20
\adc_ram_shifter_1|data~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~432_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(20))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(20),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(36),
	combout => \adc_ram_shifter_1|data~432_combout\);

-- Location: LCFF_X24_Y10_N21
\adc_ram_shifter_1|data[300]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~432_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(300));

-- Location: LCCOMB_X19_Y7_N6
\adc_ram_shifter_1|data~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~416_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(28))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(28),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(44),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~416_combout\);

-- Location: LCFF_X19_Y7_N7
\adc_ram_shifter_1|data[308]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~416_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(308));

-- Location: LCCOMB_X12_Y4_N24
\adc_ram_shifter_1|data~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~382_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(75))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(91),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~382_combout\);

-- Location: LCFF_X12_Y4_N25
\adc_ram_shifter_1|data[355]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~382_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(355));

-- Location: LCCOMB_X12_Y4_N10
\adc_ram_shifter_1|data~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~349_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(106),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(90),
	combout => \adc_ram_shifter_1|data~349_combout\);

-- Location: LCFF_X12_Y4_N11
\adc_ram_shifter_1|data[498]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~349_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(498));

-- Location: LCCOMB_X22_Y11_N4
\adc_ram_shifter_1|data~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~37_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(113)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(1),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(113),
	combout => \adc_ram_shifter_1|data~37_combout\);

-- Location: LCFF_X22_Y11_N5
\adc_ram_shifter_1|data[393]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~37_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(393));

-- Location: LCCOMB_X18_Y11_N14
\adc_ram_shifter_1|data~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~28_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(127))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(127),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data~28_combout\);

-- Location: LCFF_X18_Y11_N15
\adc_ram_shifter_1|data[279]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~28_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(279));

-- Location: LCCOMB_X21_Y9_N26
\adc_ram_shifter_1|data~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~185_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(22),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(6),
	combout => \adc_ram_shifter_1|data~185_combout\);

-- Location: LCCOMB_X18_Y9_N8
\adc_ram_shifter_1|data[414]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data[414]~feeder_combout\ = \adc_ram_shifter_1|data~185_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|data~185_combout\,
	combout => \adc_ram_shifter_1|data[414]~feeder_combout\);

-- Location: LCFF_X18_Y9_N9
\adc_ram_shifter_1|data[414]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data[414]~feeder_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(414));

-- Location: LCCOMB_X19_Y11_N8
\adc_ram_shifter_1|data~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~148_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data~148_combout\);

-- Location: LCFF_X19_Y11_N9
\adc_ram_shifter_1|data[293]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~148_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(293));

-- Location: LCCOMB_X22_Y13_N8
\adc_ram_shifter_1|data~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~144_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(12))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(12),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \adc_ram_shifter_1|data~144_combout\);

-- Location: LCFF_X22_Y13_N9
\adc_ram_shifter_1|data[292]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~144_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(292));

-- Location: LCCOMB_X18_Y10_N8
\adc_ram_shifter_1|data~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~141_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(11))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(11),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data~141_combout\);

-- Location: LCFF_X18_Y10_N9
\adc_ram_shifter_1|data[419]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~141_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(419));

-- Location: LCCOMB_X10_Y5_N0
\adc_ram_shifter_1|data~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~461_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(34)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(50),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(34),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~461_combout\);

-- Location: LCFF_X10_Y5_N1
\adc_ram_shifter_1|data[442]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~461_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(442));

-- Location: LCCOMB_X10_Y8_N10
\adc_ram_shifter_1|data~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~378_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~378_combout\);

-- Location: LCFF_X10_Y8_N11
\adc_ram_shifter_1|data[353]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~378_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(353));

-- Location: LCCOMB_X14_Y7_N26
\adc_ram_shifter_1|data~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~69_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(105))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(105),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(121),
	combout => \adc_ram_shifter_1|data~69_combout\);

-- Location: LCFF_X14_Y7_N27
\adc_ram_shifter_1|data[385]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~69_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(385));

-- Location: LCCOMB_X19_Y10_N14
\adc_ram_shifter_1|data~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~137_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(10)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(26),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(10),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~137_combout\);

-- Location: LCFF_X19_Y10_N15
\adc_ram_shifter_1|data[418]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~137_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(418));

-- Location: LCCOMB_X14_Y10_N26
\adc_ram_shifter_1|data~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~426_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(17))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(17),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(33),
	combout => \adc_ram_shifter_1|data~426_combout\);

-- Location: LCFF_X14_Y10_N27
\adc_ram_shifter_1|data[297]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~426_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(297));

-- Location: LCCOMB_X13_Y6_N10
\adc_ram_shifter_1|data~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~414_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(43),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data~414_combout\);

-- Location: LCFF_X13_Y6_N11
\adc_ram_shifter_1|data[307]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~414_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(307));

-- Location: LCCOMB_X10_Y7_N28
\adc_ram_shifter_1|data~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~347_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(89),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data~347_combout\);

-- Location: LCFF_X10_Y7_N29
\adc_ram_shifter_1|data[497]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~347_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(497));

-- Location: LCCOMB_X22_Y7_N10
\adc_ram_shifter_1|data~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~65_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(104)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(120),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(104),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~65_combout\);

-- Location: LCFF_X22_Y7_N11
\adc_ram_shifter_1|data[384]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~65_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(384));

-- Location: LCCOMB_X20_Y8_N30
\adc_ram_shifter_1|data~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~133_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(9))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_b\(9),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(25),
	combout => \adc_ram_shifter_1|data~133_combout\);

-- Location: LCFF_X20_Y8_N31
\adc_ram_shifter_1|data[417]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~133_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(417));

-- Location: LCCOMB_X18_Y11_N2
\adc_ram_shifter_1|data~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~92_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(111))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(111),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(127),
	combout => \adc_ram_shifter_1|data~92_combout\);

-- Location: LCFF_X18_Y11_N3
\adc_ram_shifter_1|data[263]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~92_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(263));

-- Location: LCCOMB_X24_Y10_N30
\adc_ram_shifter_1|data~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~176_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(20),
	combout => \adc_ram_shifter_1|data~176_combout\);

-- Location: LCFF_X24_Y10_N31
\adc_ram_shifter_1|data[284]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~176_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(284));

-- Location: LCCOMB_X19_Y8_N28
\adc_ram_shifter_1|data~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~412_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(42),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(26),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~412_combout\);

-- Location: LCFF_X19_Y8_N29
\adc_ram_shifter_1|data[306]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~412_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(306));

-- Location: LCCOMB_X10_Y6_N26
\adc_ram_shifter_1|data~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~377_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(72)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(88),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(72),
	combout => \adc_ram_shifter_1|data~377_combout\);

-- Location: LCFF_X10_Y6_N27
\adc_ram_shifter_1|data[480]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~377_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(480));

-- Location: LCCOMB_X10_Y6_N4
\adc_ram_shifter_1|data~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~345_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(88)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(104)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(104),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(88),
	combout => \adc_ram_shifter_1|data~345_combout\);

-- Location: LCFF_X10_Y6_N5
\adc_ram_shifter_1|data[496]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~345_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(496));

-- Location: LCCOMB_X18_Y11_N30
\adc_ram_shifter_1|data~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~293_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(111)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(111),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data~293_combout\);

-- Location: LCFF_X18_Y11_N31
\adc_ram_shifter_1|data[247]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~293_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(247));

-- Location: M4K_X23_Y12
\ram1|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 3,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 32,
	port_a_last_address => 7,
	port_a_logical_ram_depth => 8,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 3,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 32,
	port_b_last_address => 7,
	port_b_logical_ram_depth => 8,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => VCC,
	portbrewe => VCC,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portbdatain => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAIN_bus\,
	portaaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\,
	portbdataout => \ram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y10_N0
\adc_ram_shifter_1|data~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~60_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(119))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(119),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \adc_ram_shifter_1|data~60_combout\);

-- Location: LCFF_X20_Y10_N1
\adc_ram_shifter_1|data[271]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~60_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(271));

-- Location: LCCOMB_X12_Y10_N28
\adc_ram_shifter_1|data~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~24_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(126))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~24_combout\);

-- Location: LCFF_X12_Y10_N29
\adc_ram_shifter_1|data[278]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~24_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(278));

-- Location: LCCOMB_X20_Y10_N28
\adc_ram_shifter_1|data~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~181_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(21),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~181_combout\);

-- Location: LCFF_X20_Y10_N29
\adc_ram_shifter_1|data[413]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~181_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(413));

-- Location: LCCOMB_X14_Y10_N20
\adc_ram_shifter_1|data~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~325_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(87))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(103),
	combout => \adc_ram_shifter_1|data~325_combout\);

-- Location: LCFF_X14_Y10_N21
\adc_ram_shifter_1|data[239]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~325_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(239));

-- Location: LCCOMB_X14_Y12_N16
\adc_ram_shifter_1|data~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~289_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(94))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(110),
	combout => \adc_ram_shifter_1|data~289_combout\);

-- Location: LCFF_X19_Y12_N31
\adc_ram_shifter_1|data[246]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~289_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(246));

-- Location: LCCOMB_X19_Y11_N26
\adc_ram_shifter_1|data~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~56_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(118)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(6),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(118),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~56_combout\);

-- Location: LCFF_X19_Y11_N27
\adc_ram_shifter_1|data[270]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~56_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(270));

-- Location: LCCOMB_X21_Y11_N20
\adc_ram_shifter_1|data~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~20_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(125))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(13),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~20_combout\);

-- Location: LCFF_X21_Y11_N21
\adc_ram_shifter_1|data[277]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~20_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(277));

-- Location: LCCOMB_X22_Y13_N2
\adc_ram_shifter_1|data~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~172_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~172_combout\);

-- Location: LCFF_X22_Y13_N3
\adc_ram_shifter_1|data[283]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~172_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(283));

-- Location: LCCOMB_X21_Y11_N0
\adc_ram_shifter_1|data~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~285_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(93)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(109),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(93),
	combout => \adc_ram_shifter_1|data~285_combout\);

-- Location: LCFF_X21_Y11_N1
\adc_ram_shifter_1|data[245]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~285_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(245));

-- Location: LCCOMB_X24_Y12_N6
\adc_ram_shifter_1|data~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~281_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(92))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(92),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \adc_ram_shifter_1|data~281_combout\);

-- Location: LCFF_X24_Y12_N7
\adc_ram_shifter_1|data[244]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~281_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(244));

-- Location: LCCOMB_X24_Y11_N10
\adc_ram_shifter_1|data~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~52_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(117),
	combout => \adc_ram_shifter_1|data~52_combout\);

-- Location: LCFF_X24_Y11_N11
\adc_ram_shifter_1|data[269]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~52_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(269));

-- Location: LCCOMB_X19_Y12_N20
\adc_ram_shifter_1|data~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~16_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(124))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(12),
	combout => \adc_ram_shifter_1|data~16_combout\);

-- Location: LCFF_X19_Y12_N21
\adc_ram_shifter_1|data[276]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~16_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(276));

-- Location: LCCOMB_X24_Y10_N18
\adc_ram_shifter_1|data~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~168_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(18),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data~168_combout\);

-- Location: LCFF_X24_Y10_N19
\adc_ram_shifter_1|data[282]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~168_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(282));

-- Location: LCCOMB_X18_Y12_N18
\adc_ram_shifter_1|data~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~309_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \adc_ram_shifter_1|data~309_combout\);

-- Location: LCFF_X18_Y12_N19
\adc_ram_shifter_1|data[235]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~309_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(235));

-- Location: LCCOMB_X24_Y10_N24
\adc_ram_shifter_1|data~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~113_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(100)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(100),
	combout => \adc_ram_shifter_1|data~113_combout\);

-- Location: LCFF_X24_Y10_N25
\adc_ram_shifter_1|data[252]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~113_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(252));

-- Location: LCCOMB_X12_Y10_N0
\adc_ram_shifter_1|data~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~88_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(110))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(110),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~88_combout\);

-- Location: LCFF_X12_Y10_N1
\adc_ram_shifter_1|data[262]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~88_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(262));

-- Location: LCCOMB_X19_Y12_N16
\adc_ram_shifter_1|data~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~44_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~44_combout\);

-- Location: LCFF_X19_Y12_N17
\adc_ram_shifter_1|data[267]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~44_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(267));

-- Location: LCCOMB_X21_Y12_N16
\adc_ram_shifter_1|data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~12_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(123))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(11),
	combout => \adc_ram_shifter_1|data~12_combout\);

-- Location: LCFF_X21_Y12_N17
\adc_ram_shifter_1|data[275]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~12_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(275));

-- Location: LCCOMB_X22_Y11_N2
\adc_ram_shifter_1|data~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~164_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(17),
	combout => \adc_ram_shifter_1|data~164_combout\);

-- Location: LCFF_X22_Y11_N3
\adc_ram_shifter_1|data[281]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~164_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(281));

-- Location: LCCOMB_X22_Y8_N30
\adc_ram_shifter_1|data~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~241_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(78))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(78),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(94),
	combout => \adc_ram_shifter_1|data~241_combout\);

-- Location: LCFF_X22_Y8_N31
\adc_ram_shifter_1|data[230]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~241_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(230));

-- Location: LCCOMB_X20_Y12_N24
\adc_ram_shifter_1|data~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~301_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(81))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(81),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(97),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~301_combout\);

-- Location: LCFF_X20_Y12_N25
\adc_ram_shifter_1|data[233]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~301_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(233));

-- Location: LCCOMB_X14_Y12_N20
\adc_ram_shifter_1|data~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~277_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(91))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(107),
	combout => \adc_ram_shifter_1|data~277_combout\);

-- Location: LCFF_X14_Y12_N21
\adc_ram_shifter_1|data[243]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~277_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(243));

-- Location: LCCOMB_X24_Y12_N20
\adc_ram_shifter_1|data~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~40_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(114))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(114),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(2),
	combout => \adc_ram_shifter_1|data~40_combout\);

-- Location: LCFF_X24_Y12_N21
\adc_ram_shifter_1|data[266]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~40_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(266));

-- Location: LCCOMB_X22_Y11_N30
\adc_ram_shifter_1|data~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~36_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(113))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(113),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~36_combout\);

-- Location: LCFF_X22_Y11_N31
\adc_ram_shifter_1|data[265]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~36_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(265));

-- Location: LCCOMB_X22_Y10_N8
\adc_ram_shifter_1|data~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~32_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(112))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(112),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(0),
	combout => \adc_ram_shifter_1|data~32_combout\);

-- Location: LCFF_X22_Y10_N9
\adc_ram_shifter_1|data[264]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~32_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(264));

-- Location: LCCOMB_X22_Y10_N24
\adc_ram_shifter_1|data~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~160_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(0),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~160_combout\);

-- Location: LCFF_X22_Y10_N25
\adc_ram_shifter_1|data[280]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~160_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(280));

-- Location: LCCOMB_X24_Y12_N2
\adc_ram_shifter_1|data~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~233_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(92))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(92),
	combout => \adc_ram_shifter_1|data~233_combout\);

-- Location: LCFF_X24_Y12_N3
\adc_ram_shifter_1|data[228]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~233_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(228));

-- Location: LCCOMB_X12_Y11_N20
\adc_ram_shifter_1|data~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~317_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(101),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(85),
	combout => \adc_ram_shifter_1|data~317_combout\);

-- Location: LCFF_X12_Y11_N21
\adc_ram_shifter_1|data[237]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~317_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(237));

-- Location: LCCOMB_X21_Y11_N16
\adc_ram_shifter_1|data~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~84_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(109)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(109),
	combout => \adc_ram_shifter_1|data~84_combout\);

-- Location: LCFF_X21_Y11_N17
\adc_ram_shifter_1|data[261]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~84_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(261));

-- Location: LCCOMB_X20_Y11_N6
\adc_ram_shifter_1|data~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~68_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(105)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data~68_combout\);

-- Location: LCFF_X20_Y11_N7
\adc_ram_shifter_1|data[257]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~68_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(257));

-- Location: LCCOMB_X18_Y10_N14
\adc_ram_shifter_1|data~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~136_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(10))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(10),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(26),
	combout => \adc_ram_shifter_1|data~136_combout\);

-- Location: LCFF_X18_Y10_N15
\adc_ram_shifter_1|data[290]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~136_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(290));

-- Location: LCCOMB_X19_Y12_N18
\adc_ram_shifter_1|data~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~80_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \adc_ram_shifter_1|data~80_combout\);

-- Location: LCFF_X19_Y12_N19
\adc_ram_shifter_1|data[260]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~80_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(260));

-- Location: LCCOMB_X19_Y11_N28
\adc_ram_shifter_1|data~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~64_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(104))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(120))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(120),
	combout => \adc_ram_shifter_1|data~64_combout\);

-- Location: LCFF_X19_Y11_N29
\adc_ram_shifter_1|data[256]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~64_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(256));

-- Location: LCCOMB_X20_Y11_N0
\adc_ram_shifter_1|data~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~132_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(25),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(9),
	combout => \adc_ram_shifter_1|data~132_combout\);

-- Location: LCFF_X20_Y11_N1
\adc_ram_shifter_1|data[289]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~132_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(289));

-- Location: LCCOMB_X21_Y12_N24
\adc_ram_shifter_1|data~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~76_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(107))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(107),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~76_combout\);

-- Location: LCFF_X21_Y12_N25
\adc_ram_shifter_1|data[259]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~76_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(259));

-- Location: LCCOMB_X22_Y12_N22
\adc_ram_shifter_1|data~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~72_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(106),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(122),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~72_combout\);

-- Location: LCFF_X22_Y12_N23
\adc_ram_shifter_1|data[258]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~72_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(258));

-- Location: LCCOMB_X19_Y11_N12
\adc_ram_shifter_1|data~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~63_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(47)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(63),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \adc_ram_shifter_1|data~63_combout\);

-- Location: LCFF_X19_Y11_N13
\adc_ram_shifter_1|data[199]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~63_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(199));

-- Location: LCCOMB_X19_Y7_N10
\adc_ram_shifter_1|data~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~31_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(55),
	combout => \adc_ram_shifter_1|data~31_combout\);

-- Location: LCFF_X19_Y7_N11
\adc_ram_shifter_1|data[207]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~31_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(207));

-- Location: LCCOMB_X22_Y9_N30
\adc_ram_shifter_1|data~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~187_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(62))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(78))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(62),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(78),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~187_combout\);

-- Location: LCFF_X22_Y9_N31
\adc_ram_shifter_1|data[214]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~187_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(214));

-- Location: LCCOMB_X19_Y11_N24
\adc_ram_shifter_1|data~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~155_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(70))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(86),
	combout => \adc_ram_shifter_1|data~155_combout\);

-- Location: LCFF_X19_Y11_N25
\adc_ram_shifter_1|data[222]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~155_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(222));

-- Location: LCCOMB_X22_Y12_N18
\adc_ram_shifter_1|data~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~297_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(96),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(80),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~297_combout\);

-- Location: LCFF_X22_Y12_N19
\adc_ram_shifter_1|data[232]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~297_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(232));

-- Location: LCCOMB_X22_Y10_N12
\adc_ram_shifter_1|data~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~59_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(46)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(62),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(46),
	combout => \adc_ram_shifter_1|data~59_combout\);

-- Location: LCFF_X22_Y10_N13
\adc_ram_shifter_1|data[198]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~59_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(198));

-- Location: LCCOMB_X21_Y11_N28
\adc_ram_shifter_1|data~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~27_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(54))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(54),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(70),
	combout => \adc_ram_shifter_1|data~27_combout\);

-- Location: LCFF_X21_Y11_N29
\adc_ram_shifter_1|data[206]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~27_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(206));

-- Location: LCCOMB_X21_Y11_N2
\adc_ram_shifter_1|data~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~183_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(61)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(77),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(61),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~183_combout\);

-- Location: LCFF_X21_Y11_N3
\adc_ram_shifter_1|data[213]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~183_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(213));

-- Location: LCCOMB_X22_Y13_N26
\adc_ram_shifter_1|data~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~151_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(69))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(69),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(85),
	combout => \adc_ram_shifter_1|data~151_combout\);

-- Location: LCFF_X22_Y13_N27
\adc_ram_shifter_1|data[221]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~151_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(221));

-- Location: LCCOMB_X22_Y13_N24
\adc_ram_shifter_1|data~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~147_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(68))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(68),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \adc_ram_shifter_1|data~147_combout\);

-- Location: LCFF_X22_Y13_N25
\adc_ram_shifter_1|data[220]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~147_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(220));

-- Location: LCCOMB_X19_Y13_N0
\adc_ram_shifter_1|data~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~128_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(8),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(24),
	combout => \adc_ram_shifter_1|data~128_combout\);

-- Location: LCFF_X14_Y10_N23
\adc_ram_shifter_1|data[288]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~128_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(288));

-- Location: LCCOMB_X10_Y8_N30
\adc_ram_shifter_1|data~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~425_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(16)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(32),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(16),
	combout => \adc_ram_shifter_1|data~425_combout\);

-- Location: LCFF_X10_Y8_N31
\adc_ram_shifter_1|data[424]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~425_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(424));

-- Location: LCCOMB_X14_Y8_N22
\adc_ram_shifter_1|data~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~410_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(25)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(25),
	combout => \adc_ram_shifter_1|data~410_combout\);

-- Location: LCFF_X14_Y8_N23
\adc_ram_shifter_1|data[305]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~410_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(305));

-- Location: LCCOMB_X12_Y11_N14
\adc_ram_shifter_1|data~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~348_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(90),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~348_combout\);

-- Location: LCFF_X12_Y11_N15
\adc_ram_shifter_1|data[370]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~348_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(370));

-- Location: LCCOMB_X20_Y10_N12
\adc_ram_shifter_1|data~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~292_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(95))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(95),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(111),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~292_combout\);

-- Location: LCFF_X20_Y10_N13
\adc_ram_shifter_1|data[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~292_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(119));

-- Location: LCCOMB_X22_Y12_N4
\adc_ram_shifter_1|data~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~273_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(106))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(106),
	combout => \adc_ram_shifter_1|data~273_combout\);

-- Location: LCFF_X22_Y12_N5
\adc_ram_shifter_1|data[242]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~273_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(242));

-- Location: LCCOMB_X22_Y12_N12
\adc_ram_shifter_1|data~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~100_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(97)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(113)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(113),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(97),
	combout => \adc_ram_shifter_1|data~100_combout\);

-- Location: LCFF_X22_Y12_N13
\adc_ram_shifter_1|data[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~100_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(121));

-- Location: LCCOMB_X21_Y11_N4
\adc_ram_shifter_1|data~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~55_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(61),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(45),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~55_combout\);

-- Location: LCFF_X22_Y11_N17
\adc_ram_shifter_1|data[197]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~55_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(197));

-- Location: LCCOMB_X22_Y10_N18
\adc_ram_shifter_1|data~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~23_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(53)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(69),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(53),
	combout => \adc_ram_shifter_1|data~23_combout\);

-- Location: LCFF_X22_Y10_N19
\adc_ram_shifter_1|data[205]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~23_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(205));

-- Location: LCCOMB_X22_Y13_N18
\adc_ram_shifter_1|data~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~179_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(60)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(60),
	combout => \adc_ram_shifter_1|data~179_combout\);

-- Location: LCFF_X22_Y13_N19
\adc_ram_shifter_1|data[212]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~179_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(212));

-- Location: LCCOMB_X10_Y6_N18
\adc_ram_shifter_1|data~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~409_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(24)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(40),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data~409_combout\);

-- Location: LCFF_X10_Y6_N19
\adc_ram_shifter_1|data[432]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~409_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(432));

-- Location: LCCOMB_X10_Y8_N24
\adc_ram_shifter_1|data~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~346_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(105),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~346_combout\);

-- Location: LCFF_X10_Y8_N25
\adc_ram_shifter_1|data[369]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~346_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(369));

-- Location: LCCOMB_X22_Y8_N10
\adc_ram_shifter_1|data~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~288_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(94))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(94),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(110),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~288_combout\);

-- Location: LCFF_X22_Y8_N11
\adc_ram_shifter_1|data[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~288_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(118));

-- Location: LCCOMB_X14_Y4_N28
\adc_ram_shifter_1|data~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~120_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(102))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \adc_ram_shifter_1|data~120_combout\);

-- Location: LCFF_X14_Y4_N29
\adc_ram_shifter_1|data[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~120_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(126));

-- Location: LCCOMB_X12_Y8_N28
\adc_ram_shifter_1|data~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~424_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(16)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data~424_combout\);

-- Location: LCFF_X12_Y8_N29
\adc_ram_shifter_1|data[296]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~424_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(296));

-- Location: LCCOMB_X18_Y8_N20
\adc_ram_shifter_1|data~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~408_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(24)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(24),
	combout => \adc_ram_shifter_1|data~408_combout\);

-- Location: LCFF_X18_Y8_N21
\adc_ram_shifter_1|data[304]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~408_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(304));

-- Location: LCCOMB_X19_Y8_N14
\adc_ram_shifter_1|data~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~460_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(34)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(50),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(34),
	combout => \adc_ram_shifter_1|data~460_combout\);

-- Location: LCFF_X19_Y8_N15
\adc_ram_shifter_1|data[314]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~460_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(314));

-- Location: LCCOMB_X18_Y8_N12
\adc_ram_shifter_1|data~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~376_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(72)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(88),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~376_combout\);

-- Location: LCFF_X18_Y8_N13
\adc_ram_shifter_1|data[352]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~376_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(352));

-- Location: LCCOMB_X18_Y8_N2
\adc_ram_shifter_1|data~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~344_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(88))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(88),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data~344_combout\);

-- Location: LCFF_X18_Y8_N3
\adc_ram_shifter_1|data[368]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~344_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(368));

-- Location: LCCOMB_X24_Y12_N4
\adc_ram_shifter_1|data~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~284_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(93)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(109),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(93),
	combout => \adc_ram_shifter_1|data~284_combout\);

-- Location: LCFF_X24_Y12_N5
\adc_ram_shifter_1|data[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~284_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(117));

-- Location: LCCOMB_X24_Y12_N18
\adc_ram_shifter_1|data~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~280_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(92)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(108),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(92),
	combout => \adc_ram_shifter_1|data~280_combout\);

-- Location: LCFF_X24_Y12_N19
\adc_ram_shifter_1|data[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~280_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(116));

-- Location: LCCOMB_X14_Y7_N6
\adc_ram_shifter_1|data~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~116_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(101))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(101),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data~116_combout\);

-- Location: LCFF_X14_Y7_N7
\adc_ram_shifter_1|data[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~116_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(125));

-- Location: LCCOMB_X22_Y8_N8
\adc_ram_shifter_1|data~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~229_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data~229_combout\);

-- Location: LCFF_X22_Y8_N9
\adc_ram_shifter_1|data[227]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~229_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(227));

-- Location: LCCOMB_X19_Y12_N26
\adc_ram_shifter_1|data~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~312_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(84)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(100),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(84),
	combout => \adc_ram_shifter_1|data~312_combout\);

-- Location: LCFF_X19_Y12_N27
\adc_ram_shifter_1|data[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~312_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(108));

-- Location: LCCOMB_X20_Y11_N26
\adc_ram_shifter_1|data~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~269_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(105),
	combout => \adc_ram_shifter_1|data~269_combout\);

-- Location: LCFF_X20_Y11_N27
\adc_ram_shifter_1|data[241]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~269_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(241));

-- Location: LCCOMB_X12_Y10_N30
\adc_ram_shifter_1|data~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~108_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \adc_ram_shifter_1|data~108_combout\);

-- Location: LCFF_X12_Y10_N31
\adc_ram_shifter_1|data[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~108_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(123));

-- Location: LCCOMB_X22_Y12_N14
\adc_ram_shifter_1|data~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~225_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(74)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(74),
	combout => \adc_ram_shifter_1|data~225_combout\);

-- Location: LCFF_X22_Y12_N15
\adc_ram_shifter_1|data[226]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~225_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(226));

-- Location: LCCOMB_X21_Y12_N2
\adc_ram_shifter_1|data~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~308_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(83)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(99)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(83),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~308_combout\);

-- Location: LCFF_X21_Y12_N3
\adc_ram_shifter_1|data[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~308_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(107));

-- Location: LCCOMB_X19_Y10_N16
\adc_ram_shifter_1|data~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~51_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(44)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(60),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(44),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~51_combout\);

-- Location: LCFF_X19_Y10_N17
\adc_ram_shifter_1|data[196]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~51_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(196));

-- Location: LCCOMB_X18_Y12_N24
\adc_ram_shifter_1|data~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~143_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(67),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \adc_ram_shifter_1|data~143_combout\);

-- Location: LCFF_X18_Y12_N25
\adc_ram_shifter_1|data[219]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~143_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(219));

-- Location: LCCOMB_X20_Y8_N18
\adc_ram_shifter_1|data~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~15_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(51)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(67),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(51),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~15_combout\);

-- Location: LCFF_X20_Y8_N19
\adc_ram_shifter_1|data[203]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~15_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(203));

-- Location: LCCOMB_X24_Y9_N22
\adc_ram_shifter_1|data~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~175_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(59))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(75),
	combout => \adc_ram_shifter_1|data~175_combout\);

-- Location: LCFF_X24_Y9_N23
\adc_ram_shifter_1|data[211]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~175_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(211));

-- Location: LCCOMB_X19_Y10_N20
\adc_ram_shifter_1|data~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~139_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(66))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(82))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(66),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(82),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~139_combout\);

-- Location: LCFF_X19_Y10_N21
\adc_ram_shifter_1|data[218]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~139_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(218));

-- Location: LCCOMB_X20_Y11_N16
\adc_ram_shifter_1|data~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~221_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(73)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(73),
	combout => \adc_ram_shifter_1|data~221_combout\);

-- Location: LCFF_X20_Y11_N17
\adc_ram_shifter_1|data[225]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~221_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(225));

-- Location: LCCOMB_X22_Y12_N30
\adc_ram_shifter_1|data~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~304_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(82)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(98),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(82),
	combout => \adc_ram_shifter_1|data~304_combout\);

-- Location: LCFF_X22_Y12_N31
\adc_ram_shifter_1|data[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~304_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(106));

-- Location: LCCOMB_X14_Y12_N22
\adc_ram_shifter_1|data~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~265_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(88))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(88),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~265_combout\);

-- Location: LCFF_X14_Y12_N23
\adc_ram_shifter_1|data[240]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~265_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(240));

-- Location: LCCOMB_X12_Y11_N6
\adc_ram_shifter_1|data~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~324_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(87)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(103)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(87),
	combout => \adc_ram_shifter_1|data~324_combout\);

-- Location: LCFF_X12_Y11_N7
\adc_ram_shifter_1|data[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~324_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(111));

-- Location: LCCOMB_X19_Y7_N0
\adc_ram_shifter_1|data~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~95_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(39))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(55),
	combout => \adc_ram_shifter_1|data~95_combout\);

-- Location: LCFF_X19_Y7_N1
\adc_ram_shifter_1|data[191]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~95_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(191));

-- Location: LCCOMB_X22_Y11_N6
\adc_ram_shifter_1|data~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~47_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(43))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(59),
	combout => \adc_ram_shifter_1|data~47_combout\);

-- Location: LCFF_X22_Y11_N7
\adc_ram_shifter_1|data[195]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~47_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(195));

-- Location: LCCOMB_X22_Y7_N12
\adc_ram_shifter_1|data~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~11_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(50))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(50),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(66),
	combout => \adc_ram_shifter_1|data~11_combout\);

-- Location: LCFF_X22_Y7_N13
\adc_ram_shifter_1|data[202]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~11_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(202));

-- Location: LCCOMB_X20_Y11_N10
\adc_ram_shifter_1|data~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~167_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(73),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(57),
	combout => \adc_ram_shifter_1|data~167_combout\);

-- Location: LCFF_X20_Y11_N11
\adc_ram_shifter_1|data[209]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~167_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(209));

-- Location: LCCOMB_X19_Y10_N4
\adc_ram_shifter_1|data~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~135_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(65))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(65),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(81),
	combout => \adc_ram_shifter_1|data~135_combout\);

-- Location: LCFF_X19_Y10_N5
\adc_ram_shifter_1|data[217]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~135_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(217));

-- Location: LCCOMB_X19_Y9_N16
\adc_ram_shifter_1|data~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~217_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(72))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(88),
	combout => \adc_ram_shifter_1|data~217_combout\);

-- Location: LCFF_X19_Y9_N17
\adc_ram_shifter_1|data[224]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~217_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(224));

-- Location: LCCOMB_X14_Y11_N10
\adc_ram_shifter_1|data~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~320_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(102),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~320_combout\);

-- Location: LCFF_X14_Y11_N11
\adc_ram_shifter_1|data[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~320_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(110));

-- Location: LCCOMB_X21_Y11_N10
\adc_ram_shifter_1|data~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~91_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(38)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(54),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(38),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~91_combout\);

-- Location: LCFF_X21_Y11_N11
\adc_ram_shifter_1|data[190]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~91_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(190));

-- Location: LCCOMB_X20_Y12_N16
\adc_ram_shifter_1|data~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~43_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(42))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(58))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(58),
	combout => \adc_ram_shifter_1|data~43_combout\);

-- Location: LCFF_X22_Y11_N11
\adc_ram_shifter_1|data[194]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~43_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(194));

-- Location: LCCOMB_X20_Y11_N30
\adc_ram_shifter_1|data~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~39_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(57),
	combout => \adc_ram_shifter_1|data~39_combout\);

-- Location: LCFF_X20_Y11_N31
\adc_ram_shifter_1|data[193]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~39_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(193));

-- Location: LCCOMB_X22_Y7_N18
\adc_ram_shifter_1|data~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~7_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(49))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(49),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(65),
	combout => \adc_ram_shifter_1|data~7_combout\);

-- Location: LCFF_X22_Y7_N19
\adc_ram_shifter_1|data[201]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~7_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(201));

-- Location: LCCOMB_X21_Y10_N8
\adc_ram_shifter_1|data~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~131_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(64))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(80))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(64),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(80),
	combout => \adc_ram_shifter_1|data~131_combout\);

-- Location: LCFF_X21_Y10_N9
\adc_ram_shifter_1|data[216]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~131_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(216));

-- Location: LCCOMB_X21_Y10_N4
\adc_ram_shifter_1|data~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~87_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(53),
	combout => \adc_ram_shifter_1|data~87_combout\);

-- Location: LCFF_X22_Y10_N3
\adc_ram_shifter_1|data[189]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~87_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(189));

-- Location: LCCOMB_X22_Y7_N26
\adc_ram_shifter_1|data~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~3_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(48)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(64)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(64),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(48),
	combout => \adc_ram_shifter_1|data~3_combout\);

-- Location: LCFF_X22_Y7_N27
\adc_ram_shifter_1|data[200]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~3_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(200));

-- Location: LCCOMB_X18_Y11_N22
\adc_ram_shifter_1|data~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~245_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(79),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(95),
	combout => \adc_ram_shifter_1|data~245_combout\);

-- Location: LCFF_X18_Y11_N23
\adc_ram_shifter_1|data[231]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~245_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(231));

-- Location: LCCOMB_X12_Y12_N28
\adc_ram_shifter_1|data~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~275_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(34),
	combout => \adc_ram_shifter_1|data~275_combout\);

-- Location: LCFF_X12_Y12_N29
\adc_ram_shifter_1|data[170]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~275_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(170));

-- Location: LCCOMB_X19_Y12_N22
\adc_ram_shifter_1|data~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~267_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(16)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(32)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(32),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(16),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~267_combout\);

-- Location: LCFF_X19_Y12_N23
\adc_ram_shifter_1|data[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~267_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(168));

-- Location: LCCOMB_X22_Y8_N14
\adc_ram_shifter_1|data~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~239_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(5))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(21),
	combout => \adc_ram_shifter_1|data~239_combout\);

-- Location: LCFF_X22_Y8_N15
\adc_ram_shifter_1|data[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~239_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(157));

-- Location: LCCOMB_X22_Y12_N0
\adc_ram_shifter_1|data~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~296_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(80)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(96),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(80),
	combout => \adc_ram_shifter_1|data~296_combout\);

-- Location: LCFF_X22_Y12_N1
\adc_ram_shifter_1|data[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~296_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(104));

-- Location: LCCOMB_X12_Y9_N4
\adc_ram_shifter_1|data~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~276_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(91))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(91),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(107),
	combout => \adc_ram_shifter_1|data~276_combout\);

-- Location: LCFF_X12_Y9_N5
\adc_ram_shifter_1|data[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~276_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(115));

-- Location: LCCOMB_X12_Y10_N2
\adc_ram_shifter_1|data~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~127_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(31)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(47),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(31),
	combout => \adc_ram_shifter_1|data~127_combout\);

-- Location: LCFF_X12_Y10_N3
\adc_ram_shifter_1|data[183]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~127_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(183));

-- Location: LCCOMB_X12_Y12_N16
\adc_ram_shifter_1|data~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~268_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(89))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(89),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data~268_combout\);

-- Location: LCFF_X12_Y12_N17
\adc_ram_shifter_1|data[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~268_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(113));

-- Location: LCCOMB_X18_Y12_N14
\adc_ram_shifter_1|data~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~295_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(39),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(23),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~295_combout\);

-- Location: LCFF_X18_Y12_N15
\adc_ram_shifter_1|data[175]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~295_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(175));

-- Location: LCCOMB_X12_Y12_N26
\adc_ram_shifter_1|data~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~264_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(88))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(88),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(104),
	combout => \adc_ram_shifter_1|data~264_combout\);

-- Location: LCFF_X12_Y12_N27
\adc_ram_shifter_1|data[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~264_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(112));

-- Location: LCCOMB_X21_Y11_N26
\adc_ram_shifter_1|data~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~291_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(22)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(38),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(22),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~291_combout\);

-- Location: LCFF_X21_Y11_N27
\adc_ram_shifter_1|data[174]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~291_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(174));

-- Location: LCCOMB_X18_Y8_N30
\adc_ram_shifter_1|data~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~207_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(7),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(119),
	combout => \adc_ram_shifter_1|data~207_combout\);

-- Location: LCFF_X18_Y8_N31
\adc_ram_shifter_1|data[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~207_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(143));

-- Location: LCCOMB_X18_Y11_N26
\adc_ram_shifter_1|data~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~158_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(71)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(87),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(71),
	combout => \adc_ram_shifter_1|data~158_combout\);

-- Location: LCFF_X18_Y11_N27
\adc_ram_shifter_1|data[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~158_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(95));

-- Location: LCCOMB_X21_Y9_N16
\adc_ram_shifter_1|data~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~240_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(78))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(78),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(94),
	combout => \adc_ram_shifter_1|data~240_combout\);

-- Location: LCFF_X21_Y9_N17
\adc_ram_shifter_1|data[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~240_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(102));

-- Location: LCCOMB_X12_Y11_N8
\adc_ram_shifter_1|data~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~316_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(85)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(101),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(85),
	combout => \adc_ram_shifter_1|data~316_combout\);

-- Location: LCFF_X12_Y11_N9
\adc_ram_shifter_1|data[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~316_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(109));

-- Location: LCCOMB_X22_Y8_N28
\adc_ram_shifter_1|data~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~287_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(21)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(21),
	combout => \adc_ram_shifter_1|data~287_combout\);

-- Location: LCFF_X22_Y8_N29
\adc_ram_shifter_1|data[173]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~287_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(173));

-- Location: LCCOMB_X20_Y12_N22
\adc_ram_shifter_1|data~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~283_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(20)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(20),
	combout => \adc_ram_shifter_1|data~283_combout\);

-- Location: LCFF_X20_Y12_N23
\adc_ram_shifter_1|data[172]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~283_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(172));

-- Location: LCCOMB_X22_Y11_N0
\adc_ram_shifter_1|data~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~71_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(33)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(49),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(33),
	combout => \adc_ram_shifter_1|data~71_combout\);

-- Location: LCFF_X22_Y11_N1
\adc_ram_shifter_1|data[185]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~71_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(185));

-- Location: LCCOMB_X18_Y11_N10
\adc_ram_shifter_1|data~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~154_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(70)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(70),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~154_combout\);

-- Location: LCFF_X18_Y11_N11
\adc_ram_shifter_1|data[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~154_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(94));

-- Location: LCCOMB_X24_Y9_N16
\adc_ram_shifter_1|data~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~236_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(77))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(93),
	combout => \adc_ram_shifter_1|data~236_combout\);

-- Location: LCFF_X24_Y9_N17
\adc_ram_shifter_1|data[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~236_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(101));

-- Location: LCCOMB_X22_Y10_N28
\adc_ram_shifter_1|data~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~123_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(30))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(30),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(46),
	combout => \adc_ram_shifter_1|data~123_combout\);

-- Location: LCFF_X22_Y10_N29
\adc_ram_shifter_1|data[182]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~123_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(182));

-- Location: LCCOMB_X19_Y7_N28
\adc_ram_shifter_1|data~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~83_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(36)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~83_combout\);

-- Location: LCFF_X19_Y7_N29
\adc_ram_shifter_1|data[188]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~83_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(188));

-- Location: LCCOMB_X20_Y10_N18
\adc_ram_shifter_1|data~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~62_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(47))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(47),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(63),
	combout => \adc_ram_shifter_1|data~62_combout\);

-- Location: LCFF_X20_Y10_N19
\adc_ram_shifter_1|data[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~62_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(71));

-- Location: LCCOMB_X18_Y11_N20
\adc_ram_shifter_1|data~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~30_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(55)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(55),
	combout => \adc_ram_shifter_1|data~30_combout\);

-- Location: LCFF_X18_Y11_N21
\adc_ram_shifter_1|data[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~30_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(79));

-- Location: LCCOMB_X24_Y10_N26
\adc_ram_shifter_1|data~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~232_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(76)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(76),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~232_combout\);

-- Location: LCFF_X24_Y10_N27
\adc_ram_shifter_1|data[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~232_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(100));

-- Location: LCCOMB_X12_Y12_N18
\adc_ram_shifter_1|data~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~311_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(11)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(27),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data~311_combout\);

-- Location: LCFF_X12_Y12_N19
\adc_ram_shifter_1|data[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~311_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(163));

-- Location: LCCOMB_X18_Y10_N12
\adc_ram_shifter_1|data~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~119_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(29)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(45),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(29),
	combout => \adc_ram_shifter_1|data~119_combout\);

-- Location: LCFF_X18_Y10_N13
\adc_ram_shifter_1|data[181]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~119_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(181));

-- Location: LCCOMB_X22_Y8_N24
\adc_ram_shifter_1|data~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~228_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(91),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \adc_ram_shifter_1|data~228_combout\);

-- Location: LCFF_X22_Y8_N25
\adc_ram_shifter_1|data[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~228_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(99));

-- Location: LCCOMB_X19_Y10_N28
\adc_ram_shifter_1|data~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~115_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(28))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(28),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(44),
	combout => \adc_ram_shifter_1|data~115_combout\);

-- Location: LCFF_X19_Y10_N29
\adc_ram_shifter_1|data[180]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~115_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(180));

-- Location: LCCOMB_X19_Y8_N20
\adc_ram_shifter_1|data~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~224_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(74)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(90),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(74),
	combout => \adc_ram_shifter_1|data~224_combout\);

-- Location: LCFF_X19_Y8_N21
\adc_ram_shifter_1|data[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~224_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(98));

-- Location: LCCOMB_X14_Y4_N24
\adc_ram_shifter_1|data~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~205_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(118)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(6),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \adc_ram_shifter_1|data~205_combout\);

-- Location: LCFF_X14_Y4_N25
\adc_ram_shifter_1|data[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~205_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(142));

-- Location: LCCOMB_X19_Y11_N6
\adc_ram_shifter_1|data~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~150_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(69)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(85),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(69),
	combout => \adc_ram_shifter_1|data~150_combout\);

-- Location: LCFF_X19_Y11_N7
\adc_ram_shifter_1|data[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~150_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(93));

-- Location: LCCOMB_X20_Y12_N0
\adc_ram_shifter_1|data~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~146_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(68))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(84))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(68),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(84),
	combout => \adc_ram_shifter_1|data~146_combout\);

-- Location: LCFF_X20_Y12_N1
\adc_ram_shifter_1|data[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~146_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(92));

-- Location: LCCOMB_X21_Y12_N20
\adc_ram_shifter_1|data~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~142_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(67))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(83),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~142_combout\);

-- Location: LCFF_X21_Y12_N21
\adc_ram_shifter_1|data[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~142_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(91));

-- Location: LCCOMB_X18_Y10_N22
\adc_ram_shifter_1|data~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~26_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(54)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(70),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(54),
	combout => \adc_ram_shifter_1|data~26_combout\);

-- Location: LCFF_X18_Y10_N23
\adc_ram_shifter_1|data[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~26_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(78));

-- Location: LCCOMB_X22_Y13_N0
\adc_ram_shifter_1|data~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~174_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(59)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(75),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(59),
	combout => \adc_ram_shifter_1|data~174_combout\);

-- Location: LCFF_X22_Y13_N1
\adc_ram_shifter_1|data[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~174_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(83));

-- Location: LCCOMB_X22_Y13_N10
\adc_ram_shifter_1|data~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~138_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(66)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(82),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(66),
	combout => \adc_ram_shifter_1|data~138_combout\);

-- Location: LCFF_X22_Y13_N11
\adc_ram_shifter_1|data[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~138_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(90));

-- Location: LCCOMB_X22_Y10_N16
\adc_ram_shifter_1|data~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~216_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(72)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(88)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(88),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(72),
	combout => \adc_ram_shifter_1|data~216_combout\);

-- Location: LCFF_X22_Y10_N17
\adc_ram_shifter_1|data[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~216_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(96));

-- Location: LCCOMB_X19_Y8_N6
\adc_ram_shifter_1|data~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~307_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(10))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(10),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(26),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~307_combout\);

-- Location: LCFF_X19_Y8_N7
\adc_ram_shifter_1|data[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~307_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(162));

-- Location: LCCOMB_X21_Y10_N26
\adc_ram_shifter_1|data~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~79_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(51),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(35),
	combout => \adc_ram_shifter_1|data~79_combout\);

-- Location: LCFF_X21_Y10_N27
\adc_ram_shifter_1|data[187]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~79_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(187));

-- Location: LCCOMB_X22_Y7_N22
\adc_ram_shifter_1|data~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~75_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(34))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(34),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(50),
	combout => \adc_ram_shifter_1|data~75_combout\);

-- Location: LCFF_X22_Y7_N23
\adc_ram_shifter_1|data[186]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~75_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(186));

-- Location: LCCOMB_X22_Y11_N8
\adc_ram_shifter_1|data~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~58_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(46)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(46),
	combout => \adc_ram_shifter_1|data~58_combout\);

-- Location: LCFF_X22_Y11_N9
\adc_ram_shifter_1|data[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~58_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(70));

-- Location: LCCOMB_X21_Y11_N8
\adc_ram_shifter_1|data~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~22_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(53))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(53),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(69),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~22_combout\);

-- Location: LCFF_X21_Y11_N9
\adc_ram_shifter_1|data[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~22_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(77));

-- Location: LCCOMB_X22_Y11_N28
\adc_ram_shifter_1|data~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~166_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(57)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(57),
	combout => \adc_ram_shifter_1|data~166_combout\);

-- Location: LCFF_X22_Y11_N29
\adc_ram_shifter_1|data[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~166_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(81));

-- Location: LCCOMB_X20_Y10_N22
\adc_ram_shifter_1|data~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~244_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(79))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(79),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(95),
	combout => \adc_ram_shifter_1|data~244_combout\);

-- Location: LCFF_X20_Y10_N23
\adc_ram_shifter_1|data[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~244_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(103));

-- Location: LCCOMB_X18_Y12_N6
\adc_ram_shifter_1|data~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~242_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(6))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(22),
	combout => \adc_ram_shifter_1|data~242_combout\);

-- Location: LCFF_X18_Y12_N7
\adc_ram_shifter_1|data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~242_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(30));

-- Location: LCCOMB_X12_Y12_N20
\adc_ram_shifter_1|data~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~303_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(9))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(9),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \adc_ram_shifter_1|data~303_combout\);

-- Location: LCFF_X12_Y12_N21
\adc_ram_shifter_1|data[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~303_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(161));

-- Location: LCCOMB_X14_Y12_N26
\adc_ram_shifter_1|data~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~278_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(19))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(35),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~278_combout\);

-- Location: LCFF_X14_Y12_N27
\adc_ram_shifter_1|data[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~278_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(43));

-- Location: LCCOMB_X19_Y12_N12
\adc_ram_shifter_1|data~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~266_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(16))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(16),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \adc_ram_shifter_1|data~266_combout\);

-- Location: LCFF_X19_Y12_N13
\adc_ram_shifter_1|data[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~266_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(40));

-- Location: LCCOMB_X21_Y11_N18
\adc_ram_shifter_1|data~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~238_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(21),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(5),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~238_combout\);

-- Location: LCFF_X21_Y11_N19
\adc_ram_shifter_1|data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~238_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(29));

-- Location: LCCOMB_X18_Y8_N6
\adc_ram_shifter_1|data~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~247_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(7))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(7),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(23),
	combout => \adc_ram_shifter_1|data~247_combout\);

-- Location: LCFF_X18_Y8_N7
\adc_ram_shifter_1|data[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~247_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(159));

-- Location: LCCOMB_X20_Y12_N2
\adc_ram_shifter_1|data~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~235_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(4)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(4),
	combout => \adc_ram_shifter_1|data~235_combout\);

-- Location: LCFF_X20_Y12_N3
\adc_ram_shifter_1|data[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~235_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(156));

-- Location: LCCOMB_X14_Y7_N16
\adc_ram_shifter_1|data~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~203_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(117)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \adc_ram_shifter_1|data~203_combout\);

-- Location: LCFF_X14_Y7_N17
\adc_ram_shifter_1|data[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~203_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(141));

-- Location: LCCOMB_X12_Y12_N6
\adc_ram_shifter_1|data~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~263_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(127))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(127),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(15),
	combout => \adc_ram_shifter_1|data~263_combout\);

-- Location: LCFF_X12_Y12_N7
\adc_ram_shifter_1|data[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~263_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(151));

-- Location: LCCOMB_X22_Y8_N18
\adc_ram_shifter_1|data~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~107_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(26)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(26),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~107_combout\);

-- Location: LCFF_X22_Y8_N19
\adc_ram_shifter_1|data[178]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~107_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(178));

-- Location: LCCOMB_X20_Y10_N10
\adc_ram_shifter_1|data~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~188_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(7)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(23),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \adc_ram_shifter_1|data~188_combout\);

-- Location: LCFF_X20_Y10_N11
\adc_ram_shifter_1|data[287]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~188_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(287));

-- Location: LCCOMB_X12_Y12_N10
\adc_ram_shifter_1|data~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~261_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(126)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(126),
	combout => \adc_ram_shifter_1|data~261_combout\);

-- Location: LCFF_X12_Y12_N11
\adc_ram_shifter_1|data[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~261_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(150));

-- Location: LCCOMB_X14_Y11_N12
\adc_ram_shifter_1|data~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~103_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \adc_ram_shifter_1|data~103_combout\);

-- Location: LCFF_X14_Y11_N13
\adc_ram_shifter_1|data[177]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~103_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(177));

-- Location: LCCOMB_X24_Y10_N8
\adc_ram_shifter_1|data~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~50_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data~50_combout\);

-- Location: LCFF_X24_Y10_N9
\adc_ram_shifter_1|data[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~50_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(68));

-- Location: LCCOMB_X20_Y12_N18
\adc_ram_shifter_1|data~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~18_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(52))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(52),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(68),
	combout => \adc_ram_shifter_1|data~18_combout\);

-- Location: LCFF_X20_Y12_N19
\adc_ram_shifter_1|data[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~18_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(76));

-- Location: LCCOMB_X19_Y9_N8
\adc_ram_shifter_1|data~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~163_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(56))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(56),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(72),
	combout => \adc_ram_shifter_1|data~163_combout\);

-- Location: LCFF_X19_Y9_N9
\adc_ram_shifter_1|data[208]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~163_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(208));

-- Location: LCCOMB_X18_Y10_N20
\adc_ram_shifter_1|data~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~134_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(65))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(81))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(65),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~134_combout\);

-- Location: LCFF_X18_Y10_N21
\adc_ram_shifter_1|data[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~134_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(89));

-- Location: LCCOMB_X21_Y11_N12
\adc_ram_shifter_1|data~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~86_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(37))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(37),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(53),
	combout => \adc_ram_shifter_1|data~86_combout\);

-- Location: LCFF_X21_Y11_N13
\adc_ram_shifter_1|data[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~86_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(61));

-- Location: LCCOMB_X24_Y12_N14
\adc_ram_shifter_1|data~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~42_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(58),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(42),
	combout => \adc_ram_shifter_1|data~42_combout\);

-- Location: LCFF_X24_Y12_N15
\adc_ram_shifter_1|data[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~42_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(66));

-- Location: LCCOMB_X22_Y11_N18
\adc_ram_shifter_1|data~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~38_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(41))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(41),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(57),
	combout => \adc_ram_shifter_1|data~38_combout\);

-- Location: LCFF_X22_Y11_N19
\adc_ram_shifter_1|data[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~38_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(65));

-- Location: LCCOMB_X21_Y12_N18
\adc_ram_shifter_1|data~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~14_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(51))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(51),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~14_combout\);

-- Location: LCFF_X22_Y11_N13
\adc_ram_shifter_1|data[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|data~14_combout\,
	sload => VCC,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(75));

-- Location: LCCOMB_X22_Y10_N30
\adc_ram_shifter_1|data~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~162_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(72),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(56),
	combout => \adc_ram_shifter_1|data~162_combout\);

-- Location: LCFF_X22_Y10_N31
\adc_ram_shifter_1|data[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~162_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(80));

-- Location: LCCOMB_X19_Y13_N30
\adc_ram_shifter_1|data~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~130_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(64)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(80),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(64),
	combout => \adc_ram_shifter_1|data~130_combout\);

-- Location: LCFF_X19_Y13_N31
\adc_ram_shifter_1|data[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~130_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(88));

-- Location: LCCOMB_X20_Y12_N6
\adc_ram_shifter_1|data~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~82_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(36)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(52),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(36),
	combout => \adc_ram_shifter_1|data~82_combout\);

-- Location: LCFF_X20_Y12_N7
\adc_ram_shifter_1|data[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~82_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(60));

-- Location: LCCOMB_X21_Y9_N4
\adc_ram_shifter_1|data~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~184_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(6)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(22),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(6),
	combout => \adc_ram_shifter_1|data~184_combout\);

-- Location: LCFF_X21_Y9_N5
\adc_ram_shifter_1|data[286]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~184_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(286));

-- Location: LCCOMB_X18_Y8_N16
\adc_ram_shifter_1|data~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~257_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(124)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(12),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(124),
	combout => \adc_ram_shifter_1|data~257_combout\);

-- Location: LCFF_X18_Y8_N17
\adc_ram_shifter_1|data[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~257_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(148));

-- Location: LCCOMB_X10_Y11_N0
\adc_ram_shifter_1|data~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~326_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(31),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(15),
	combout => \adc_ram_shifter_1|data~326_combout\);

-- Location: LCFF_X10_Y11_N1
\adc_ram_shifter_1|data[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~326_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(39));

-- Location: LCCOMB_X18_Y11_N12
\adc_ram_shifter_1|data~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~294_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(23)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(23),
	combout => \adc_ram_shifter_1|data~294_combout\);

-- Location: LCFF_X18_Y11_N13
\adc_ram_shifter_1|data[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~294_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(47));

-- Location: LCCOMB_X14_Y10_N18
\adc_ram_shifter_1|data~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~126_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(31)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(47),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \adc_ram_shifter_1|data~126_combout\);

-- Location: LCFF_X14_Y10_N19
\adc_ram_shifter_1|data[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~126_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(55));

-- Location: LCCOMB_X21_Y12_N12
\adc_ram_shifter_1|data~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~78_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(35)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(51),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(35),
	combout => \adc_ram_shifter_1|data~78_combout\);

-- Location: LCFF_X21_Y12_N13
\adc_ram_shifter_1|data[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~78_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(59));

-- Location: LCCOMB_X24_Y9_N6
\adc_ram_shifter_1|data~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~180_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(5))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(5),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(21),
	combout => \adc_ram_shifter_1|data~180_combout\);

-- Location: LCFF_X24_Y9_N7
\adc_ram_shifter_1|data[285]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~180_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(285));

-- Location: LCCOMB_X12_Y11_N2
\adc_ram_shifter_1|data~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~319_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(29),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~319_combout\);

-- Location: LCFF_X12_Y11_N3
\adc_ram_shifter_1|data[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~319_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(165));

-- Location: LCCOMB_X18_Y12_N26
\adc_ram_shifter_1|data~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~290_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(22))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(22),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~290_combout\);

-- Location: LCFF_X18_Y12_N27
\adc_ram_shifter_1|data[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~290_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(46));

-- Location: LCCOMB_X22_Y12_N24
\adc_ram_shifter_1|data~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~74_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(34)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~74_combout\);

-- Location: LCFF_X22_Y12_N25
\adc_ram_shifter_1|data[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~74_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(58));

-- Location: LCCOMB_X22_Y12_N20
\adc_ram_shifter_1|data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~10_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(50))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(66),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~10_combout\);

-- Location: LCFF_X22_Y12_N21
\adc_ram_shifter_1|data[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~10_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(74));

-- Location: LCCOMB_X20_Y10_N20
\adc_ram_shifter_1|data~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~190_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(63)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(79),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(63),
	combout => \adc_ram_shifter_1|data~190_combout\);

-- Location: LCFF_X20_Y10_N21
\adc_ram_shifter_1|data[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~190_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(87));

-- Location: LCCOMB_X12_Y12_N4
\adc_ram_shifter_1|data~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~255_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(123))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(11),
	combout => \adc_ram_shifter_1|data~255_combout\);

-- Location: LCFF_X12_Y12_N5
\adc_ram_shifter_1|data[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~255_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(147));

-- Location: LCCOMB_X24_Y12_N12
\adc_ram_shifter_1|data~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~106_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(26))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(26),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(42),
	combout => \adc_ram_shifter_1|data~106_combout\);

-- Location: LCFF_X24_Y12_N13
\adc_ram_shifter_1|data[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~106_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(50));

-- Location: LCCOMB_X19_Y8_N10
\adc_ram_shifter_1|data~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~253_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(122))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(122),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(10),
	combout => \adc_ram_shifter_1|data~253_combout\);

-- Location: LCFF_X19_Y8_N11
\adc_ram_shifter_1|data[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~253_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(146));

-- Location: LCCOMB_X14_Y9_N4
\adc_ram_shifter_1|data~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~231_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(3),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(19),
	combout => \adc_ram_shifter_1|data~231_combout\);

-- Location: LCFF_X14_Y9_N5
\adc_ram_shifter_1|data[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~231_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(155));

-- Location: LCCOMB_X21_Y10_N18
\adc_ram_shifter_1|data~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~318_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(29),
	combout => \adc_ram_shifter_1|data~318_combout\);

-- Location: LCFF_X21_Y10_N19
\adc_ram_shifter_1|data[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~318_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(37));

-- Location: LCCOMB_X21_Y11_N22
\adc_ram_shifter_1|data~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~286_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(21)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(37),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(21),
	combout => \adc_ram_shifter_1|data~286_combout\);

-- Location: LCFF_X21_Y11_N23
\adc_ram_shifter_1|data[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~286_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(45));

-- Location: LCCOMB_X22_Y12_N28
\adc_ram_shifter_1|data~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~282_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(36),
	combout => \adc_ram_shifter_1|data~282_combout\);

-- Location: LCFF_X22_Y12_N29
\adc_ram_shifter_1|data[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~282_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(44));

-- Location: LCCOMB_X20_Y11_N22
\adc_ram_shifter_1|data~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~70_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(33)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(49),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(33),
	combout => \adc_ram_shifter_1|data~70_combout\);

-- Location: LCFF_X20_Y11_N23
\adc_ram_shifter_1|data[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~70_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(57));

-- Location: LCCOMB_X20_Y11_N20
\adc_ram_shifter_1|data~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~6_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(49))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(49),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(65),
	combout => \adc_ram_shifter_1|data~6_combout\);

-- Location: LCFF_X20_Y11_N21
\adc_ram_shifter_1|data[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~6_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(73));

-- Location: LCCOMB_X22_Y7_N2
\adc_ram_shifter_1|data~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~2_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(64),
	combout => \adc_ram_shifter_1|data~2_combout\);

-- Location: LCFF_X22_Y7_N3
\adc_ram_shifter_1|data[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~2_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(72));

-- Location: LCCOMB_X21_Y9_N6
\adc_ram_shifter_1|data~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~186_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(62)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(78),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(62),
	combout => \adc_ram_shifter_1|data~186_combout\);

-- Location: LCFF_X21_Y9_N7
\adc_ram_shifter_1|data[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~186_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(86));

-- Location: LCCOMB_X12_Y12_N14
\adc_ram_shifter_1|data~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~227_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(2),
	combout => \adc_ram_shifter_1|data~227_combout\);

-- Location: LCFF_X12_Y12_N15
\adc_ram_shifter_1|data[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~227_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(154));

-- Location: LCCOMB_X20_Y12_N8
\adc_ram_shifter_1|data~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~314_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(12))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(12),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(28),
	combout => \adc_ram_shifter_1|data~314_combout\);

-- Location: LCFF_X20_Y12_N9
\adc_ram_shifter_1|data[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~314_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(36));

-- Location: LCCOMB_X22_Y7_N30
\adc_ram_shifter_1|data~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~67_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(32)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(48),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \adc_ram_shifter_1|data~67_combout\);

-- Location: LCFF_X22_Y7_N31
\adc_ram_shifter_1|data[184]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~67_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(184));

-- Location: LCCOMB_X19_Y9_N18
\adc_ram_shifter_1|data~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~35_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(56),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~35_combout\);

-- Location: LCFF_X19_Y9_N19
\adc_ram_shifter_1|data[192]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~35_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(192));

-- Location: LCCOMB_X24_Y9_N28
\adc_ram_shifter_1|data~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~182_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(61)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(61),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~182_combout\);

-- Location: LCFF_X24_Y9_N29
\adc_ram_shifter_1|data[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~182_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(85));

-- Location: LCCOMB_X12_Y12_N12
\adc_ram_shifter_1|data~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~251_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(121))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(9),
	combout => \adc_ram_shifter_1|data~251_combout\);

-- Location: LCFF_X12_Y12_N13
\adc_ram_shifter_1|data[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~251_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(145));

-- Location: LCCOMB_X10_Y9_N20
\adc_ram_shifter_1|data~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~223_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(17),
	combout => \adc_ram_shifter_1|data~223_combout\);

-- Location: LCFF_X10_Y9_N21
\adc_ram_shifter_1|data[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~223_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(153));

-- Location: LCCOMB_X20_Y11_N8
\adc_ram_shifter_1|data~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~204_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(6))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(6),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~204_combout\);

-- Location: LCFF_X20_Y11_N9
\adc_ram_shifter_1|data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~204_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(14));

-- Location: LCCOMB_X18_Y8_N26
\adc_ram_shifter_1|data~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~219_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(0)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(16),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~219_combout\);

-- Location: LCFF_X18_Y8_N27
\adc_ram_shifter_1|data[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~219_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(152));

-- Location: LCCOMB_X19_Y10_N8
\adc_ram_shifter_1|data~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~122_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(30))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(30),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(46),
	combout => \adc_ram_shifter_1|data~122_combout\);

-- Location: LCFF_X19_Y10_N9
\adc_ram_shifter_1|data[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~122_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(54));

-- Location: LCCOMB_X19_Y8_N2
\adc_ram_shifter_1|data~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~215_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(111)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(127)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(127),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(111),
	combout => \adc_ram_shifter_1|data~215_combout\);

-- Location: LCFF_X19_Y8_N3
\adc_ram_shifter_1|data[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~215_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(135));

-- Location: LCCOMB_X18_Y12_N12
\adc_ram_shifter_1|data~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~310_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(11))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(11),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data~310_combout\);

-- Location: LCFF_X18_Y12_N13
\adc_ram_shifter_1|data[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~310_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(35));

-- Location: LCCOMB_X21_Y10_N22
\adc_ram_shifter_1|data~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~118_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(29))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(29),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(45),
	combout => \adc_ram_shifter_1|data~118_combout\);

-- Location: LCFF_X21_Y10_N23
\adc_ram_shifter_1|data[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~118_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(53));

-- Location: LCCOMB_X22_Y8_N6
\adc_ram_shifter_1|data~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~214_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(110))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(110),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(126),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~214_combout\);

-- Location: LCFF_X22_Y8_N7
\adc_ram_shifter_1|data[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~214_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(134));

-- Location: LCCOMB_X24_Y12_N22
\adc_ram_shifter_1|data~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~306_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(10)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(26),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(10),
	combout => \adc_ram_shifter_1|data~306_combout\);

-- Location: LCFF_X24_Y12_N23
\adc_ram_shifter_1|data[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~306_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(34));

-- Location: LCCOMB_X24_Y10_N4
\adc_ram_shifter_1|data~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~114_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(28))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \adc_ram_shifter_1|data~114_combout\);

-- Location: LCFF_X24_Y10_N5
\adc_ram_shifter_1|data[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~114_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(52));

-- Location: LCCOMB_X20_Y8_N8
\adc_ram_shifter_1|data~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~213_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(109))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(109),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(125),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~213_combout\);

-- Location: LCFF_X20_Y8_N9
\adc_ram_shifter_1|data[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~213_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(133));

-- Location: LCCOMB_X18_Y11_N28
\adc_ram_shifter_1|data~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~246_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(23),
	combout => \adc_ram_shifter_1|data~246_combout\);

-- Location: LCFF_X18_Y11_N29
\adc_ram_shifter_1|data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~246_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(31));

-- Location: LCCOMB_X22_Y12_N8
\adc_ram_shifter_1|data~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~234_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(4)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(4),
	combout => \adc_ram_shifter_1|data~234_combout\);

-- Location: LCFF_X22_Y12_N9
\adc_ram_shifter_1|data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~234_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(28));

-- Location: LCCOMB_X21_Y9_N10
\adc_ram_shifter_1|data~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~202_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(5))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \adc_ram_shifter_1|temp_shift\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(5),
	combout => \adc_ram_shifter_1|data~202_combout\);

-- Location: LCFF_X21_Y9_N11
\adc_ram_shifter_1|data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~202_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(13));

-- Location: LCCOMB_X18_Y9_N2
\adc_ram_shifter_1|temp_shift[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[15]~feeder_combout\ = \adc_ram_shifter_1|temp_shift\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|temp_shift\(7),
	combout => \adc_ram_shifter_1|temp_shift[15]~feeder_combout\);

-- Location: LCFF_X18_Y9_N3
\adc_ram_shifter_1|temp_shift[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[15]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(15));

-- Location: LCCOMB_X12_Y12_N2
\adc_ram_shifter_1|data~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~262_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(15)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(15),
	datad => \adc_ram_shifter_1|temp_shift\(15),
	combout => \adc_ram_shifter_1|data~262_combout\);

-- Location: LCFF_X12_Y12_N3
\adc_ram_shifter_1|data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~262_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(23));

-- Location: LCCOMB_X21_Y12_N22
\adc_ram_shifter_1|data~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~226_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(2))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(2),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(18),
	combout => \adc_ram_shifter_1|data~226_combout\);

-- Location: LCFF_X21_Y12_N23
\adc_ram_shifter_1|data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~226_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(26));

-- Location: LCCOMB_X19_Y9_N4
\adc_ram_shifter_1|data~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~302_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(9))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(9),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(25),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~302_combout\);

-- Location: LCFF_X19_Y9_N5
\adc_ram_shifter_1|data[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~302_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(33));

-- Location: LCCOMB_X20_Y12_N30
\adc_ram_shifter_1|data~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~201_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(4),
	combout => \adc_ram_shifter_1|data~201_combout\);

-- Location: LCFF_X20_Y12_N31
\adc_ram_shifter_1|data[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~201_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(140));

-- Location: LCCOMB_X14_Y9_N8
\adc_ram_shifter_1|data~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~199_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(3),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(115),
	combout => \adc_ram_shifter_1|data~199_combout\);

-- Location: LCFF_X14_Y9_N9
\adc_ram_shifter_1|data[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~199_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(139));

-- Location: LCCOMB_X19_Y11_N0
\adc_ram_shifter_1|data~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~260_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(14))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \adc_ram_shifter_1|temp_shift\(14),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(14),
	combout => \adc_ram_shifter_1|data~260_combout\);

-- Location: LCFF_X19_Y11_N1
\adc_ram_shifter_1|data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~260_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(22));

-- Location: LCCOMB_X10_Y9_N22
\adc_ram_shifter_1|data~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~197_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(114))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(114),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(2),
	combout => \adc_ram_shifter_1|data~197_combout\);

-- Location: LCFF_X10_Y9_N23
\adc_ram_shifter_1|data[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~197_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(138));

-- Location: LCCOMB_X10_Y9_N12
\adc_ram_shifter_1|data~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~195_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(113))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(113),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(1),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~195_combout\);

-- Location: LCFF_X10_Y9_N13
\adc_ram_shifter_1|data[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~195_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(137));

-- Location: LCCOMB_X21_Y10_N10
\adc_ram_shifter_1|data~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~258_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(13))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \adc_ram_shifter_1|temp_shift\(13),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(13),
	combout => \adc_ram_shifter_1|data~258_combout\);

-- Location: LCFF_X21_Y10_N11
\adc_ram_shifter_1|data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~258_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(21));

-- Location: LCCOMB_X10_Y9_N8
\adc_ram_shifter_1|data~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~193_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(112)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(0),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(112),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~193_combout\);

-- Location: LCFF_X10_Y9_N9
\adc_ram_shifter_1|data[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~193_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(136));

-- Location: LCCOMB_X22_Y13_N16
\adc_ram_shifter_1|temp_shift[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[4]~feeder_combout\ = \ADC_IN~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_IN~combout\(4),
	combout => \adc_ram_shifter_1|temp_shift[4]~feeder_combout\);

-- Location: LCFF_X22_Y13_N17
\adc_ram_shifter_1|temp_shift[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[4]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(4));

-- Location: LCFF_X19_Y12_N11
\adc_ram_shifter_1|temp_shift[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(4),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(12));

-- Location: LCCOMB_X19_Y12_N24
\adc_ram_shifter_1|data~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~256_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(12)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(12),
	datad => \adc_ram_shifter_1|temp_shift\(12),
	combout => \adc_ram_shifter_1|data~256_combout\);

-- Location: LCFF_X19_Y12_N25
\adc_ram_shifter_1|data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~256_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(20));

-- Location: LCCOMB_X12_Y11_N10
\adc_ram_shifter_1|data~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~111_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(27),
	combout => \adc_ram_shifter_1|data~111_combout\);

-- Location: LCFF_X12_Y11_N11
\adc_ram_shifter_1|data[179]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~111_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(179));

-- Location: LCCOMB_X12_Y9_N12
\adc_ram_shifter_1|data~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~211_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(107)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(123)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(107),
	combout => \adc_ram_shifter_1|data~211_combout\);

-- Location: LCFF_X12_Y9_N13
\adc_ram_shifter_1|data[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~211_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(131));

-- Location: LCCOMB_X19_Y9_N12
\adc_ram_shifter_1|data~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~299_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(8))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(8),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(24),
	combout => \adc_ram_shifter_1|data~299_combout\);

-- Location: LCFF_X19_Y9_N13
\adc_ram_shifter_1|data[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~299_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(160));

-- Location: LCCOMB_X19_Y8_N30
\adc_ram_shifter_1|data~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~210_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \adc_ram_shifter_1|data~210_combout\);

-- Location: LCFF_X19_Y8_N31
\adc_ram_shifter_1|data[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~210_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(130));

-- Location: LCCOMB_X10_Y9_N28
\adc_ram_shifter_1|data~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~254_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(11))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|temp_shift\(11),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(11),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~254_combout\);

-- Location: LCFF_X10_Y9_N29
\adc_ram_shifter_1|data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~254_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(19));

-- Location: LCCOMB_X22_Y11_N24
\adc_ram_shifter_1|data~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~102_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(25))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(25),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(41),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~102_combout\);

-- Location: LCFF_X22_Y11_N25
\adc_ram_shifter_1|data[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~102_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(49));

-- Location: LCCOMB_X12_Y12_N8
\adc_ram_shifter_1|data~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~209_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(121)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \adc_ram_shifter_1|data~209_combout\);

-- Location: LCFF_X12_Y12_N9
\adc_ram_shifter_1|data[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~209_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(129));

-- Location: LCCOMB_X18_Y9_N26
\adc_ram_shifter_1|temp_shift[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|temp_shift[9]~feeder_combout\ = \adc_ram_shifter_1|temp_shift\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \adc_ram_shifter_1|temp_shift\(1),
	combout => \adc_ram_shifter_1|temp_shift[9]~feeder_combout\);

-- Location: LCFF_X18_Y9_N27
\adc_ram_shifter_1|temp_shift[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|temp_shift[9]~feeder_combout\,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(9));

-- Location: LCCOMB_X18_Y9_N10
\adc_ram_shifter_1|data~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~250_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(9)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(9),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \adc_ram_shifter_1|temp_shift\(9),
	combout => \adc_ram_shifter_1|data~250_combout\);

-- Location: LCFF_X18_Y9_N11
\adc_ram_shifter_1|data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~250_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(17));

-- Location: LCCOMB_X19_Y12_N14
\adc_ram_shifter_1|data~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~222_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(1),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~222_combout\);

-- Location: LCFF_X19_Y12_N15
\adc_ram_shifter_1|data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~222_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(25));

-- Location: LCCOMB_X22_Y13_N20
\adc_ram_shifter_1|data~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~200_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(4))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(4),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(4),
	combout => \adc_ram_shifter_1|data~200_combout\);

-- Location: LCFF_X22_Y13_N21
\adc_ram_shifter_1|data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~200_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(12));

-- Location: LCCOMB_X10_Y9_N24
\adc_ram_shifter_1|data~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~198_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(3))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|temp_shift\(3),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(3),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~198_combout\);

-- Location: LCFF_X10_Y9_N25
\adc_ram_shifter_1|data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~198_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(11));

-- Location: LCCOMB_X21_Y12_N26
\adc_ram_shifter_1|data~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~196_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(2)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(2),
	datad => \adc_ram_shifter_1|temp_shift\(2),
	combout => \adc_ram_shifter_1|data~196_combout\);

-- Location: LCFF_X21_Y12_N27
\adc_ram_shifter_1|data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~196_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(10));

-- Location: LCCOMB_X18_Y9_N6
\adc_ram_shifter_1|data~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~194_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\adc_ram_shifter_1|temp_shift\(1))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \adc_ram_shifter_1|temp_shift\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(1),
	combout => \adc_ram_shifter_1|data~194_combout\);

-- Location: LCFF_X18_Y9_N7
\adc_ram_shifter_1|data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~194_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(9));

-- Location: LCCOMB_X19_Y12_N6
\adc_ram_shifter_1|data~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~218_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(0))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(0),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(16),
	combout => \adc_ram_shifter_1|data~218_combout\);

-- Location: LCFF_X19_Y12_N7
\adc_ram_shifter_1|data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~218_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(24));

-- Location: LCCOMB_X19_Y9_N10
\adc_ram_shifter_1|data~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~99_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(24)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(24),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~99_combout\);

-- Location: LCFF_X19_Y9_N11
\adc_ram_shifter_1|data[176]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~99_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(176));

-- Location: LCCOMB_X19_Y9_N30
\adc_ram_shifter_1|data~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~249_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(120))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \adc_ram_shifter_1|last_stop~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(120),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \adc_ram_shifter_1|data~249_combout\);

-- Location: LCFF_X19_Y9_N31
\adc_ram_shifter_1|data[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~249_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(144));

-- Location: LCCOMB_X18_Y12_N0
\adc_ram_shifter_1|data~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~110_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(27)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(43),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(27),
	combout => \adc_ram_shifter_1|data~110_combout\);

-- Location: LCFF_X18_Y12_N1
\adc_ram_shifter_1|data[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~110_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(51));

-- Location: LCCOMB_X18_Y8_N28
\adc_ram_shifter_1|data~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~212_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(108)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(124),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(108),
	combout => \adc_ram_shifter_1|data~212_combout\);

-- Location: LCFF_X18_Y8_N29
\adc_ram_shifter_1|data[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~212_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(132));

-- Location: LCCOMB_X22_Y10_N4
\adc_ram_shifter_1|data~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~98_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(24))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(24),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~98_combout\);

-- Location: LCFF_X22_Y10_N5
\adc_ram_shifter_1|data[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~98_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(48));

-- Location: LCCOMB_X22_Y12_N6
\adc_ram_shifter_1|data~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~66_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(32))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(32),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datad => \adc_ram_shifter_1|last_stop~regout\,
	combout => \adc_ram_shifter_1|data~66_combout\);

-- Location: LCFF_X22_Y12_N7
\adc_ram_shifter_1|data[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~66_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(56));

-- Location: LCCOMB_X22_Y10_N22
\adc_ram_shifter_1|data~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~34_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(40))) # (!\adc_ram_shifter_1|last_stop~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \adc_ram_shifter_1|last_stop~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(56),
	combout => \adc_ram_shifter_1|data~34_combout\);

-- Location: LCFF_X22_Y10_N23
\adc_ram_shifter_1|data[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~34_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(64));

-- Location: LCCOMB_X19_Y10_N24
\corr_long|f~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f~0_combout\ = (!\corr_long|f~regout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|f~0_combout\);

-- Location: LCCOMB_X18_Y10_N28
\corr_long|f~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f~feeder_combout\ = \corr_long|f~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f~0_combout\,
	combout => \corr_long|f~feeder_combout\);

-- Location: LCFF_X18_Y10_N29
\corr_long|f\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|f~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f~regout\);

-- Location: LCCOMB_X22_Y7_N24
\corr_long|input_adc_6[96]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[96]~16_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(8))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(8),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(64),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[96]~16_combout\);

-- Location: LCCOMB_X20_Y8_N14
\corr_long|input_adc_6[97]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[97]~17_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(9))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(9),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(65),
	combout => \corr_long|input_adc_6[97]~17_combout\);

-- Location: LCCOMB_X22_Y7_N8
\corr_long|input_adc_6[98]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[98]~18_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(10)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(66)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(66),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_adc_6[98]~18_combout\);

-- Location: LCCOMB_X20_Y8_N28
\corr_long|input_adc_6[99]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[99]~19_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(11)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(67),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(11),
	combout => \corr_long|input_adc_6[99]~19_combout\);

-- Location: LCCOMB_X19_Y11_N18
\corr_long|input_adc_6[100]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[100]~20_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(12)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(68),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(12),
	combout => \corr_long|input_adc_6[100]~20_combout\);

-- Location: LCCOMB_X22_Y9_N16
\corr_long|input_adc_6[101]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[101]~21_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(13)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(69),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(13),
	combout => \corr_long|input_adc_6[101]~21_combout\);

-- Location: LCCOMB_X22_Y11_N12
\corr_long|input_adc_6[102]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[102]~22_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(14))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_b\(14),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(70),
	combout => \corr_long|input_adc_6[102]~22_combout\);

-- Location: LCCOMB_X19_Y7_N14
\corr_long|input_adc_6[103]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[103]~23_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(15)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_b\(15),
	combout => \corr_long|input_adc_6[103]~23_combout\);

-- Location: LCCOMB_X24_Y6_N26
\ADC_Manager1|corr_func_rom_adress_a[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|corr_func_rom_adress_a[0]~0_combout\ = (\ADC_Manager1|corr_func_rom_adress_a\(0)) # ((!\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|corr_func_rom_adress_a\(0),
	combout => \ADC_Manager1|corr_func_rom_adress_a[0]~0_combout\);

-- Location: LCCOMB_X24_Y7_N2
\ADC_Manager1|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector20~0_combout\);

-- Location: LCCOMB_X24_Y7_N14
\ADC_Manager1|Selector21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector21~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & ((\ADC_Manager1|Selector20~0_combout\) # ((\ADC_Manager1|Selector21~0_combout\ & !\ADC_Manager1|c_short_func_input_index\(0))))) # 
-- (!\ADC_Manager1|c_short_func_input_index\(1) & (\ADC_Manager1|Selector21~0_combout\ & ((\ADC_Manager1|c_short_func_input_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector21~0_combout\,
	datab => \ADC_Manager1|Selector20~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Selector21~1_combout\);

-- Location: LCFF_X24_Y7_N15
\ADC_Manager1|c_short_func_input_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(1));

-- Location: LCCOMB_X24_Y7_N28
\ADC_Manager1|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add1~1_combout\ = (\ADC_Manager1|c_short_func_input_index\(1) & \ADC_Manager1|c_short_func_input_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Add1~1_combout\);

-- Location: LCCOMB_X24_Y7_N8
\ADC_Manager1|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector20~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add1~1_combout\ $ ((\ADC_Manager1|c_short_func_input_index\(2))))) # (!\ADC_Manager1|main_state.finding_bits~regout\ & 
-- (((\ADC_Manager1|c_short_func_input_index\(2) & !\ADC_Manager1|main_state.waiting_bits~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Add1~1_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(2),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector20~1_combout\);

-- Location: LCFF_X24_Y7_N9
\ADC_Manager1|c_short_func_input_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(2));

-- Location: LCCOMB_X24_Y7_N22
\ADC_Manager1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add1~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & \ADC_Manager1|c_short_func_input_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|Add1~0_combout\);

-- Location: LCCOMB_X24_Y7_N20
\ADC_Manager1|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector19~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(3) & ((\ADC_Manager1|Selector20~0_combout\) # ((\ADC_Manager1|Selector21~0_combout\ & !\ADC_Manager1|Add1~0_combout\)))) # (!\ADC_Manager1|c_short_func_input_index\(3) & 
-- (\ADC_Manager1|Selector21~0_combout\ & (\ADC_Manager1|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector21~0_combout\,
	datab => \ADC_Manager1|Add1~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|Selector20~0_combout\,
	combout => \ADC_Manager1|Selector19~0_combout\);

-- Location: LCFF_X24_Y7_N21
\ADC_Manager1|c_short_func_input_index[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(3));

-- Location: LCCOMB_X24_Y6_N22
\ADC_Manager1|corr_func_rom_adress_a[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|corr_func_rom_adress_a[0]~1_combout\ = (\ADC_Manager1|corr_func_rom_adress_a[0]~0_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|corr_func_rom_adress_a[0]~0_combout\,
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|c_short_func_input_index\(3),
	combout => \ADC_Manager1|corr_func_rom_adress_a[0]~1_combout\);

-- Location: LCFF_X24_Y6_N23
\ADC_Manager1|corr_func_rom_adress_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|corr_func_rom_adress_a[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|corr_func_rom_adress_a\(0));

-- Location: LCCOMB_X7_Y5_N18
\ADC_Manager1|Selector54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector54~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|bit_counter\(0) & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|bit_counter\(0),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector54~0_combout\);

-- Location: LCCOMB_X26_Y12_N0
\ADC_Manager1|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~1\ = CARRY(\ADC_Manager1|data_counts\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(0),
	datad => VCC,
	cout => \ADC_Manager1|Add0~1\);

-- Location: LCCOMB_X26_Y12_N2
\ADC_Manager1|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~2_combout\ = (\ADC_Manager1|data_counts\(1) & (!\ADC_Manager1|Add0~1\)) # (!\ADC_Manager1|data_counts\(1) & ((\ADC_Manager1|Add0~1\) # (GND)))
-- \ADC_Manager1|Add0~3\ = CARRY((!\ADC_Manager1|Add0~1\) # (!\ADC_Manager1|data_counts\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(1),
	datad => VCC,
	cin => \ADC_Manager1|Add0~1\,
	combout => \ADC_Manager1|Add0~2_combout\,
	cout => \ADC_Manager1|Add0~3\);

-- Location: LCCOMB_X26_Y12_N4
\ADC_Manager1|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~4_combout\ = (\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|Add0~3\ $ (GND))) # (!\ADC_Manager1|data_counts\(2) & (!\ADC_Manager1|Add0~3\ & VCC))
-- \ADC_Manager1|Add0~5\ = CARRY((\ADC_Manager1|data_counts\(2) & !\ADC_Manager1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(2),
	datad => VCC,
	cin => \ADC_Manager1|Add0~3\,
	combout => \ADC_Manager1|Add0~4_combout\,
	cout => \ADC_Manager1|Add0~5\);

-- Location: LCCOMB_X24_Y7_N10
\ADC_Manager1|data_counts[12]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_counts[12]~32_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & (\ADC_Manager1|c_short_func_input_index\(3) & \ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|data_counts[12]~32_combout\);

-- Location: LCFF_X26_Y12_N5
\ADC_Manager1|data_counts[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~4_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(2));

-- Location: LCCOMB_X26_Y12_N6
\ADC_Manager1|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~6_combout\ = (\ADC_Manager1|data_counts\(3) & (!\ADC_Manager1|Add0~5\)) # (!\ADC_Manager1|data_counts\(3) & ((\ADC_Manager1|Add0~5\) # (GND)))
-- \ADC_Manager1|Add0~7\ = CARRY((!\ADC_Manager1|Add0~5\) # (!\ADC_Manager1|data_counts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(3),
	datad => VCC,
	cin => \ADC_Manager1|Add0~5\,
	combout => \ADC_Manager1|Add0~6_combout\,
	cout => \ADC_Manager1|Add0~7\);

-- Location: LCCOMB_X26_Y12_N8
\ADC_Manager1|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~8_combout\ = (\ADC_Manager1|data_counts\(4) & (\ADC_Manager1|Add0~7\ $ (GND))) # (!\ADC_Manager1|data_counts\(4) & (!\ADC_Manager1|Add0~7\ & VCC))
-- \ADC_Manager1|Add0~9\ = CARRY((\ADC_Manager1|data_counts\(4) & !\ADC_Manager1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(4),
	datad => VCC,
	cin => \ADC_Manager1|Add0~7\,
	combout => \ADC_Manager1|Add0~8_combout\,
	cout => \ADC_Manager1|Add0~9\);

-- Location: LCFF_X26_Y12_N9
\ADC_Manager1|data_counts[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~8_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(4));

-- Location: LCCOMB_X26_Y12_N14
\ADC_Manager1|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~14_combout\ = (\ADC_Manager1|data_counts\(7) & (!\ADC_Manager1|Add0~13\)) # (!\ADC_Manager1|data_counts\(7) & ((\ADC_Manager1|Add0~13\) # (GND)))
-- \ADC_Manager1|Add0~15\ = CARRY((!\ADC_Manager1|Add0~13\) # (!\ADC_Manager1|data_counts\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(7),
	datad => VCC,
	cin => \ADC_Manager1|Add0~13\,
	combout => \ADC_Manager1|Add0~14_combout\,
	cout => \ADC_Manager1|Add0~15\);

-- Location: LCFF_X26_Y12_N15
\ADC_Manager1|data_counts[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~14_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(7));

-- Location: LCCOMB_X26_Y12_N18
\ADC_Manager1|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~18_combout\ = (\ADC_Manager1|data_counts\(9) & (!\ADC_Manager1|Add0~17\)) # (!\ADC_Manager1|data_counts\(9) & ((\ADC_Manager1|Add0~17\) # (GND)))
-- \ADC_Manager1|Add0~19\ = CARRY((!\ADC_Manager1|Add0~17\) # (!\ADC_Manager1|data_counts\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(9),
	datad => VCC,
	cin => \ADC_Manager1|Add0~17\,
	combout => \ADC_Manager1|Add0~18_combout\,
	cout => \ADC_Manager1|Add0~19\);

-- Location: LCFF_X26_Y12_N19
\ADC_Manager1|data_counts[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~18_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(9));

-- Location: LCCOMB_X26_Y12_N20
\ADC_Manager1|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~20_combout\ = (\ADC_Manager1|data_counts\(10) & (\ADC_Manager1|Add0~19\ $ (GND))) # (!\ADC_Manager1|data_counts\(10) & (!\ADC_Manager1|Add0~19\ & VCC))
-- \ADC_Manager1|Add0~21\ = CARRY((\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(10),
	datad => VCC,
	cin => \ADC_Manager1|Add0~19\,
	combout => \ADC_Manager1|Add0~20_combout\,
	cout => \ADC_Manager1|Add0~21\);

-- Location: LCCOMB_X26_Y12_N22
\ADC_Manager1|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~22_combout\ = (\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|Add0~21\)) # (!\ADC_Manager1|data_counts\(11) & ((\ADC_Manager1|Add0~21\) # (GND)))
-- \ADC_Manager1|Add0~23\ = CARRY((!\ADC_Manager1|Add0~21\) # (!\ADC_Manager1|data_counts\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(11),
	datad => VCC,
	cin => \ADC_Manager1|Add0~21\,
	combout => \ADC_Manager1|Add0~22_combout\,
	cout => \ADC_Manager1|Add0~23\);

-- Location: LCFF_X26_Y12_N23
\ADC_Manager1|data_counts[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~22_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(11));

-- Location: LCCOMB_X26_Y12_N24
\ADC_Manager1|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~24_combout\ = (\ADC_Manager1|data_counts\(12) & (\ADC_Manager1|Add0~23\ $ (GND))) # (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|Add0~23\ & VCC))
-- \ADC_Manager1|Add0~25\ = CARRY((\ADC_Manager1|data_counts\(12) & !\ADC_Manager1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(12),
	datad => VCC,
	cin => \ADC_Manager1|Add0~23\,
	combout => \ADC_Manager1|Add0~24_combout\,
	cout => \ADC_Manager1|Add0~25\);

-- Location: LCCOMB_X26_Y12_N26
\ADC_Manager1|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~26_combout\ = (\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|Add0~25\)) # (!\ADC_Manager1|data_counts\(13) & ((\ADC_Manager1|Add0~25\) # (GND)))
-- \ADC_Manager1|Add0~27\ = CARRY((!\ADC_Manager1|Add0~25\) # (!\ADC_Manager1|data_counts\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(13),
	datad => VCC,
	cin => \ADC_Manager1|Add0~25\,
	combout => \ADC_Manager1|Add0~26_combout\,
	cout => \ADC_Manager1|Add0~27\);

-- Location: LCFF_X26_Y12_N27
\ADC_Manager1|data_counts[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~26_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(13));

-- Location: LCCOMB_X26_Y12_N28
\ADC_Manager1|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~28_combout\ = (\ADC_Manager1|data_counts\(14) & (\ADC_Manager1|Add0~27\ $ (GND))) # (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|Add0~27\ & VCC))
-- \ADC_Manager1|Add0~29\ = CARRY((\ADC_Manager1|data_counts\(14) & !\ADC_Manager1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(14),
	datad => VCC,
	cin => \ADC_Manager1|Add0~27\,
	combout => \ADC_Manager1|Add0~28_combout\,
	cout => \ADC_Manager1|Add0~29\);

-- Location: LCFF_X26_Y12_N29
\ADC_Manager1|data_counts[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~28_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(14));

-- Location: LCCOMB_X26_Y12_N30
\ADC_Manager1|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~30_combout\ = (\ADC_Manager1|data_counts\(15) & (!\ADC_Manager1|Add0~29\)) # (!\ADC_Manager1|data_counts\(15) & ((\ADC_Manager1|Add0~29\) # (GND)))
-- \ADC_Manager1|Add0~31\ = CARRY((!\ADC_Manager1|Add0~29\) # (!\ADC_Manager1|data_counts\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(15),
	datad => VCC,
	cin => \ADC_Manager1|Add0~29\,
	combout => \ADC_Manager1|Add0~30_combout\,
	cout => \ADC_Manager1|Add0~31\);

-- Location: LCFF_X26_Y12_N31
\ADC_Manager1|data_counts[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~30_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(15));

-- Location: LCCOMB_X26_Y11_N0
\ADC_Manager1|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~32_combout\ = (\ADC_Manager1|data_counts\(16) & (\ADC_Manager1|Add0~31\ $ (GND))) # (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|Add0~31\ & VCC))
-- \ADC_Manager1|Add0~33\ = CARRY((\ADC_Manager1|data_counts\(16) & !\ADC_Manager1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(16),
	datad => VCC,
	cin => \ADC_Manager1|Add0~31\,
	combout => \ADC_Manager1|Add0~32_combout\,
	cout => \ADC_Manager1|Add0~33\);

-- Location: LCFF_X26_Y11_N1
\ADC_Manager1|data_counts[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~32_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(16));

-- Location: LCCOMB_X26_Y11_N2
\ADC_Manager1|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~34_combout\ = (\ADC_Manager1|data_counts\(17) & (!\ADC_Manager1|Add0~33\)) # (!\ADC_Manager1|data_counts\(17) & ((\ADC_Manager1|Add0~33\) # (GND)))
-- \ADC_Manager1|Add0~35\ = CARRY((!\ADC_Manager1|Add0~33\) # (!\ADC_Manager1|data_counts\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(17),
	datad => VCC,
	cin => \ADC_Manager1|Add0~33\,
	combout => \ADC_Manager1|Add0~34_combout\,
	cout => \ADC_Manager1|Add0~35\);

-- Location: LCFF_X26_Y11_N3
\ADC_Manager1|data_counts[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~34_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(17));

-- Location: LCCOMB_X27_Y11_N26
\ADC_Manager1|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~2_combout\ = (!\ADC_Manager1|data_counts\(14) & (!\ADC_Manager1|data_counts\(16) & (!\ADC_Manager1|data_counts\(15) & !\ADC_Manager1|data_counts\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(14),
	datab => \ADC_Manager1|data_counts\(16),
	datac => \ADC_Manager1|data_counts\(15),
	datad => \ADC_Manager1|data_counts\(17),
	combout => \ADC_Manager1|Equal2~2_combout\);

-- Location: LCFF_X26_Y12_N21
\ADC_Manager1|data_counts[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~20_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(10));

-- Location: LCCOMB_X27_Y12_N16
\ADC_Manager1|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~3_combout\ = (!\ADC_Manager1|data_counts\(13) & (!\ADC_Manager1|data_counts\(11) & (!\ADC_Manager1|data_counts\(10) & !\ADC_Manager1|data_counts\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(13),
	datab => \ADC_Manager1|data_counts\(11),
	datac => \ADC_Manager1|data_counts\(10),
	datad => \ADC_Manager1|data_counts\(9),
	combout => \ADC_Manager1|Equal2~3_combout\);

-- Location: LCFF_X26_Y12_N25
\ADC_Manager1|data_counts[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~24_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(12));

-- Location: LCCOMB_X26_Y11_N4
\ADC_Manager1|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~36_combout\ = (\ADC_Manager1|data_counts\(18) & (\ADC_Manager1|Add0~35\ $ (GND))) # (!\ADC_Manager1|data_counts\(18) & (!\ADC_Manager1|Add0~35\ & VCC))
-- \ADC_Manager1|Add0~37\ = CARRY((\ADC_Manager1|data_counts\(18) & !\ADC_Manager1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(18),
	datad => VCC,
	cin => \ADC_Manager1|Add0~35\,
	combout => \ADC_Manager1|Add0~36_combout\,
	cout => \ADC_Manager1|Add0~37\);

-- Location: LCFF_X26_Y11_N5
\ADC_Manager1|data_counts[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~36_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(18));

-- Location: LCCOMB_X26_Y11_N8
\ADC_Manager1|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~40_combout\ = (\ADC_Manager1|data_counts\(20) & (\ADC_Manager1|Add0~39\ $ (GND))) # (!\ADC_Manager1|data_counts\(20) & (!\ADC_Manager1|Add0~39\ & VCC))
-- \ADC_Manager1|Add0~41\ = CARRY((\ADC_Manager1|data_counts\(20) & !\ADC_Manager1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(20),
	datad => VCC,
	cin => \ADC_Manager1|Add0~39\,
	combout => \ADC_Manager1|Add0~40_combout\,
	cout => \ADC_Manager1|Add0~41\);

-- Location: LCFF_X26_Y11_N9
\ADC_Manager1|data_counts[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~40_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(20));

-- Location: LCCOMB_X26_Y11_N14
\ADC_Manager1|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~46_combout\ = (\ADC_Manager1|data_counts\(23) & (!\ADC_Manager1|Add0~45\)) # (!\ADC_Manager1|data_counts\(23) & ((\ADC_Manager1|Add0~45\) # (GND)))
-- \ADC_Manager1|Add0~47\ = CARRY((!\ADC_Manager1|Add0~45\) # (!\ADC_Manager1|data_counts\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(23),
	datad => VCC,
	cin => \ADC_Manager1|Add0~45\,
	combout => \ADC_Manager1|Add0~46_combout\,
	cout => \ADC_Manager1|Add0~47\);

-- Location: LCFF_X26_Y11_N15
\ADC_Manager1|data_counts[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~46_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(23));

-- Location: LCCOMB_X26_Y11_N18
\ADC_Manager1|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~50_combout\ = (\ADC_Manager1|data_counts\(25) & (!\ADC_Manager1|Add0~49\)) # (!\ADC_Manager1|data_counts\(25) & ((\ADC_Manager1|Add0~49\) # (GND)))
-- \ADC_Manager1|Add0~51\ = CARRY((!\ADC_Manager1|Add0~49\) # (!\ADC_Manager1|data_counts\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(25),
	datad => VCC,
	cin => \ADC_Manager1|Add0~49\,
	combout => \ADC_Manager1|Add0~50_combout\,
	cout => \ADC_Manager1|Add0~51\);

-- Location: LCFF_X26_Y11_N19
\ADC_Manager1|data_counts[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~50_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(25));

-- Location: LCCOMB_X26_Y11_N20
\ADC_Manager1|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~52_combout\ = (\ADC_Manager1|data_counts\(26) & (\ADC_Manager1|Add0~51\ $ (GND))) # (!\ADC_Manager1|data_counts\(26) & (!\ADC_Manager1|Add0~51\ & VCC))
-- \ADC_Manager1|Add0~53\ = CARRY((\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(26),
	datad => VCC,
	cin => \ADC_Manager1|Add0~51\,
	combout => \ADC_Manager1|Add0~52_combout\,
	cout => \ADC_Manager1|Add0~53\);

-- Location: LCCOMB_X26_Y11_N22
\ADC_Manager1|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~54_combout\ = (\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|Add0~53\)) # (!\ADC_Manager1|data_counts\(27) & ((\ADC_Manager1|Add0~53\) # (GND)))
-- \ADC_Manager1|Add0~55\ = CARRY((!\ADC_Manager1|Add0~53\) # (!\ADC_Manager1|data_counts\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(27),
	datad => VCC,
	cin => \ADC_Manager1|Add0~53\,
	combout => \ADC_Manager1|Add0~54_combout\,
	cout => \ADC_Manager1|Add0~55\);

-- Location: LCFF_X26_Y11_N23
\ADC_Manager1|data_counts[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~54_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(27));

-- Location: LCCOMB_X26_Y11_N24
\ADC_Manager1|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~56_combout\ = (\ADC_Manager1|data_counts\(28) & (\ADC_Manager1|Add0~55\ $ (GND))) # (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|Add0~55\ & VCC))
-- \ADC_Manager1|Add0~57\ = CARRY((\ADC_Manager1|data_counts\(28) & !\ADC_Manager1|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(28),
	datad => VCC,
	cin => \ADC_Manager1|Add0~55\,
	combout => \ADC_Manager1|Add0~56_combout\,
	cout => \ADC_Manager1|Add0~57\);

-- Location: LCCOMB_X26_Y11_N26
\ADC_Manager1|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~58_combout\ = (\ADC_Manager1|data_counts\(29) & (!\ADC_Manager1|Add0~57\)) # (!\ADC_Manager1|data_counts\(29) & ((\ADC_Manager1|Add0~57\) # (GND)))
-- \ADC_Manager1|Add0~59\ = CARRY((!\ADC_Manager1|Add0~57\) # (!\ADC_Manager1|data_counts\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(29),
	datad => VCC,
	cin => \ADC_Manager1|Add0~57\,
	combout => \ADC_Manager1|Add0~58_combout\,
	cout => \ADC_Manager1|Add0~59\);

-- Location: LCFF_X26_Y11_N27
\ADC_Manager1|data_counts[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~58_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(29));

-- Location: LCCOMB_X27_Y11_N2
\ADC_Manager1|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~0_combout\ = (!\ADC_Manager1|data_counts\(22) & (!\ADC_Manager1|data_counts\(12) & (!\ADC_Manager1|data_counts\(29) & !\ADC_Manager1|data_counts\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(22),
	datab => \ADC_Manager1|data_counts\(12),
	datac => \ADC_Manager1|data_counts\(29),
	datad => \ADC_Manager1|data_counts\(23),
	combout => \ADC_Manager1|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y11_N0
\ADC_Manager1|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~4_combout\ = (\ADC_Manager1|Equal2~1_combout\ & (\ADC_Manager1|Equal2~2_combout\ & (\ADC_Manager1|Equal2~3_combout\ & \ADC_Manager1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~1_combout\,
	datab => \ADC_Manager1|Equal2~2_combout\,
	datac => \ADC_Manager1|Equal2~3_combout\,
	datad => \ADC_Manager1|Equal2~0_combout\,
	combout => \ADC_Manager1|Equal2~4_combout\);

-- Location: LCCOMB_X26_Y11_N28
\ADC_Manager1|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~60_combout\ = (\ADC_Manager1|data_counts\(30) & (\ADC_Manager1|Add0~59\ $ (GND))) # (!\ADC_Manager1|data_counts\(30) & (!\ADC_Manager1|Add0~59\ & VCC))
-- \ADC_Manager1|Add0~61\ = CARRY((\ADC_Manager1|data_counts\(30) & !\ADC_Manager1|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|data_counts\(30),
	datad => VCC,
	cin => \ADC_Manager1|Add0~59\,
	combout => \ADC_Manager1|Add0~60_combout\,
	cout => \ADC_Manager1|Add0~61\);

-- Location: LCFF_X26_Y11_N29
\ADC_Manager1|data_counts[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~60_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(30));

-- Location: LCCOMB_X26_Y11_N30
\ADC_Manager1|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add0~62_combout\ = \ADC_Manager1|Add0~61\ $ (\ADC_Manager1|data_counts\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_counts\(31),
	cin => \ADC_Manager1|Add0~61\,
	combout => \ADC_Manager1|Add0~62_combout\);

-- Location: LCFF_X26_Y11_N31
\ADC_Manager1|data_counts[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~62_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(31));

-- Location: LCFF_X26_Y12_N7
\ADC_Manager1|data_counts[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~6_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(3));

-- Location: LCCOMB_X25_Y11_N0
\ADC_Manager1|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~7_combout\ = (!\ADC_Manager1|data_counts\(24) & (!\ADC_Manager1|data_counts\(31) & (!\ADC_Manager1|data_counts\(3) & !\ADC_Manager1|data_counts\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(24),
	datab => \ADC_Manager1|data_counts\(31),
	datac => \ADC_Manager1|data_counts\(3),
	datad => \ADC_Manager1|data_counts\(30),
	combout => \ADC_Manager1|Equal2~7_combout\);

-- Location: LCFF_X26_Y11_N25
\ADC_Manager1|data_counts[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~56_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(28));

-- Location: LCFF_X26_Y11_N21
\ADC_Manager1|data_counts[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Add0~52_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(26));

-- Location: LCCOMB_X27_Y11_N10
\ADC_Manager1|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~8_combout\ = (!\ADC_Manager1|data_counts\(27) & (!\ADC_Manager1|data_counts\(28) & (!\ADC_Manager1|data_counts\(26) & !\ADC_Manager1|data_counts\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(27),
	datab => \ADC_Manager1|data_counts\(28),
	datac => \ADC_Manager1|data_counts\(26),
	datad => \ADC_Manager1|data_counts\(25),
	combout => \ADC_Manager1|Equal2~8_combout\);

-- Location: LCCOMB_X25_Y12_N14
\ADC_Manager1|Mux94~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux94~0_combout\ = (\ADC_Manager1|Add0~2_combout\ & ((!\ADC_Manager1|Equal2~4_combout\) # (!\ADC_Manager1|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~9_combout\,
	datac => \ADC_Manager1|Equal2~4_combout\,
	datad => \ADC_Manager1|Add0~2_combout\,
	combout => \ADC_Manager1|Mux94~0_combout\);

-- Location: LCFF_X25_Y12_N15
\ADC_Manager1|data_counts[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux94~0_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(1));

-- Location: LCCOMB_X25_Y12_N30
\ADC_Manager1|Mux95~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux95~0_combout\ = (!\ADC_Manager1|data_counts\(0) & ((!\ADC_Manager1|Equal2~9_combout\) # (!\ADC_Manager1|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~4_combout\,
	datac => \ADC_Manager1|data_counts\(0),
	datad => \ADC_Manager1|Equal2~9_combout\,
	combout => \ADC_Manager1|Mux95~0_combout\);

-- Location: LCFF_X25_Y12_N31
\ADC_Manager1|data_counts[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux95~0_combout\,
	ena => \ADC_Manager1|data_counts[12]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_counts\(0));

-- Location: LCCOMB_X25_Y12_N2
\ADC_Manager1|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~6_combout\ = (!\ADC_Manager1|data_counts\(2) & (\ADC_Manager1|data_counts\(1) & (!\ADC_Manager1|data_counts\(4) & !\ADC_Manager1|data_counts\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts\(2),
	datab => \ADC_Manager1|data_counts\(1),
	datac => \ADC_Manager1|data_counts\(4),
	datad => \ADC_Manager1|data_counts\(0),
	combout => \ADC_Manager1|Equal2~6_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ADC_Manager1|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal2~9_combout\ = (\ADC_Manager1|Equal2~5_combout\ & (\ADC_Manager1|Equal2~7_combout\ & (\ADC_Manager1|Equal2~8_combout\ & \ADC_Manager1|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal2~5_combout\,
	datab => \ADC_Manager1|Equal2~7_combout\,
	datac => \ADC_Manager1|Equal2~8_combout\,
	datad => \ADC_Manager1|Equal2~6_combout\,
	combout => \ADC_Manager1|Equal2~9_combout\);

-- Location: LCCOMB_X25_Y12_N8
\ADC_Manager1|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector5~0_combout\ = (\ADC_Manager1|data_counts[12]~32_combout\ & (\ADC_Manager1|Equal2~4_combout\ & \ADC_Manager1|Equal2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts[12]~32_combout\,
	datac => \ADC_Manager1|Equal2~4_combout\,
	datad => \ADC_Manager1|Equal2~9_combout\,
	combout => \ADC_Manager1|Selector5~0_combout\);

-- Location: LCFF_X25_Y12_N9
\ADC_Manager1|main_state.sending_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.sending_bits~regout\);

-- Location: LCCOMB_X25_Y6_N28
\ADC_Manager1|WideOr5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|WideOr5~combout\ = (\ADC_Manager1|main_state.read_init_mem~regout\ & (!\ADC_Manager1|main_state.waiting_preambule~regout\ & !\ADC_Manager1|main_state.sending_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datac => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|WideOr5~combout\);

-- Location: LCFF_X7_Y5_N19
\ADC_Manager1|bit_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector54~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(0));

-- Location: LCCOMB_X6_Y6_N0
\ADC_Manager1|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~1\ = CARRY(\ADC_Manager1|bit_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(0),
	datad => VCC,
	cout => \ADC_Manager1|Add3~1\);

-- Location: LCCOMB_X6_Y6_N2
\ADC_Manager1|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~2_combout\ = (\ADC_Manager1|bit_counter\(1) & (!\ADC_Manager1|Add3~1\)) # (!\ADC_Manager1|bit_counter\(1) & ((\ADC_Manager1|Add3~1\) # (GND)))
-- \ADC_Manager1|Add3~3\ = CARRY((!\ADC_Manager1|Add3~1\) # (!\ADC_Manager1|bit_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|Add3~1\,
	combout => \ADC_Manager1|Add3~2_combout\,
	cout => \ADC_Manager1|Add3~3\);

-- Location: LCCOMB_X25_Y6_N6
\ADC_Manager1|Selector53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~0_combout\ = (\ADC_Manager1|Add3~2_combout\ & ((\ADC_Manager1|main_state.waiting_after~regout\) # (\ADC_Manager1|main_state.waiting_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_after~regout\,
	datac => \ADC_Manager1|Add3~2_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector53~0_combout\);

-- Location: LCCOMB_X7_Y6_N14
\ADC_Manager1|Selector53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector53~1_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\) # ((\ADC_Manager1|Selector53~0_combout\) # ((\ADC_Manager1|bit_counter\(1) & !\ADC_Manager1|WideOr5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Selector53~0_combout\,
	datac => \ADC_Manager1|bit_counter\(1),
	datad => \ADC_Manager1|WideOr5~combout\,
	combout => \ADC_Manager1|Selector53~1_combout\);

-- Location: LCFF_X7_Y6_N15
\ADC_Manager1|bit_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector53~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(1));

-- Location: LCCOMB_X6_Y6_N4
\ADC_Manager1|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~4_combout\ = (\ADC_Manager1|bit_counter\(2) & (\ADC_Manager1|Add3~3\ $ (GND))) # (!\ADC_Manager1|bit_counter\(2) & (!\ADC_Manager1|Add3~3\ & VCC))
-- \ADC_Manager1|Add3~5\ = CARRY((\ADC_Manager1|bit_counter\(2) & !\ADC_Manager1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|Add3~3\,
	combout => \ADC_Manager1|Add3~4_combout\,
	cout => \ADC_Manager1|Add3~5\);

-- Location: LCCOMB_X7_Y6_N30
\ADC_Manager1|Selector52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector52~0_combout\ = (\ADC_Manager1|Add3~4_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~4_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector52~0_combout\);

-- Location: LCFF_X7_Y6_N31
\ADC_Manager1|bit_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector52~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(2));

-- Location: LCCOMB_X6_Y6_N6
\ADC_Manager1|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~6_combout\ = (\ADC_Manager1|bit_counter\(3) & (!\ADC_Manager1|Add3~5\)) # (!\ADC_Manager1|bit_counter\(3) & ((\ADC_Manager1|Add3~5\) # (GND)))
-- \ADC_Manager1|Add3~7\ = CARRY((!\ADC_Manager1|Add3~5\) # (!\ADC_Manager1|bit_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(3),
	datad => VCC,
	cin => \ADC_Manager1|Add3~5\,
	combout => \ADC_Manager1|Add3~6_combout\,
	cout => \ADC_Manager1|Add3~7\);

-- Location: LCCOMB_X7_Y6_N22
\ADC_Manager1|Selector51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector51~0_combout\ = (\ADC_Manager1|Add3~6_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~6_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector51~0_combout\);

-- Location: LCFF_X7_Y6_N23
\ADC_Manager1|bit_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector51~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(3));

-- Location: LCCOMB_X6_Y6_N8
\ADC_Manager1|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~8_combout\ = (\ADC_Manager1|bit_counter\(4) & (\ADC_Manager1|Add3~7\ $ (GND))) # (!\ADC_Manager1|bit_counter\(4) & (!\ADC_Manager1|Add3~7\ & VCC))
-- \ADC_Manager1|Add3~9\ = CARRY((\ADC_Manager1|bit_counter\(4) & !\ADC_Manager1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|Add3~7\,
	combout => \ADC_Manager1|Add3~8_combout\,
	cout => \ADC_Manager1|Add3~9\);

-- Location: LCCOMB_X7_Y6_N12
\ADC_Manager1|Selector50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector50~0_combout\ = (\ADC_Manager1|Add3~8_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~8_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector50~0_combout\);

-- Location: LCFF_X7_Y6_N13
\ADC_Manager1|bit_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector50~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(4));

-- Location: LCCOMB_X6_Y6_N12
\ADC_Manager1|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~12_combout\ = (\ADC_Manager1|bit_counter\(6) & (\ADC_Manager1|Add3~11\ $ (GND))) # (!\ADC_Manager1|bit_counter\(6) & (!\ADC_Manager1|Add3~11\ & VCC))
-- \ADC_Manager1|Add3~13\ = CARRY((\ADC_Manager1|bit_counter\(6) & !\ADC_Manager1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(6),
	datad => VCC,
	cin => \ADC_Manager1|Add3~11\,
	combout => \ADC_Manager1|Add3~12_combout\,
	cout => \ADC_Manager1|Add3~13\);

-- Location: LCCOMB_X6_Y6_N14
\ADC_Manager1|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~14_combout\ = (\ADC_Manager1|bit_counter\(7) & (!\ADC_Manager1|Add3~13\)) # (!\ADC_Manager1|bit_counter\(7) & ((\ADC_Manager1|Add3~13\) # (GND)))
-- \ADC_Manager1|Add3~15\ = CARRY((!\ADC_Manager1|Add3~13\) # (!\ADC_Manager1|bit_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|Add3~13\,
	combout => \ADC_Manager1|Add3~14_combout\,
	cout => \ADC_Manager1|Add3~15\);

-- Location: LCCOMB_X5_Y6_N24
\ADC_Manager1|Selector47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector47~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~14_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|Add3~14_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector47~0_combout\);

-- Location: LCFF_X5_Y6_N25
\ADC_Manager1|bit_counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector47~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(7));

-- Location: LCCOMB_X7_Y6_N24
\ADC_Manager1|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal4~0_combout\ = (!\ADC_Manager1|bit_counter\(0) & (\ADC_Manager1|bit_counter\(7) & \ADC_Manager1|bit_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(0),
	datac => \ADC_Manager1|bit_counter\(7),
	datad => \ADC_Manager1|bit_counter\(2),
	combout => \ADC_Manager1|Equal4~0_combout\);

-- Location: LCCOMB_X5_Y5_N26
\ADC_Manager1|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector30~0_combout\ = (\ADC_Manager1|Add3~48_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add3~48_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector30~0_combout\);

-- Location: LCFF_X5_Y5_N27
\ADC_Manager1|bit_counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector30~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(24));

-- Location: LCCOMB_X7_Y5_N10
\ADC_Manager1|Selector31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector31~0_combout\ = (\ADC_Manager1|Add3~46_combout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add3~46_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector31~0_combout\);

-- Location: LCFF_X7_Y5_N11
\ADC_Manager1|bit_counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector31~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(23));

-- Location: LCCOMB_X7_Y5_N24
\ADC_Manager1|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector32~0_combout\ = (\ADC_Manager1|Add3~44_combout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add3~44_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector32~0_combout\);

-- Location: LCFF_X7_Y5_N25
\ADC_Manager1|bit_counter[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector32~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(22));

-- Location: LCCOMB_X7_Y5_N28
\ADC_Manager1|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector34~0_combout\ = (\ADC_Manager1|Add3~40_combout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add3~40_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector34~0_combout\);

-- Location: LCFF_X7_Y5_N29
\ADC_Manager1|bit_counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector34~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(20));

-- Location: LCCOMB_X7_Y5_N14
\ADC_Manager1|Selector37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector37~0_combout\ = (\ADC_Manager1|Add3~34_combout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Add3~34_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector37~0_combout\);

-- Location: LCFF_X7_Y5_N15
\ADC_Manager1|bit_counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector37~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(17));

-- Location: LCCOMB_X6_Y6_N16
\ADC_Manager1|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~16_combout\ = (\ADC_Manager1|bit_counter\(8) & (\ADC_Manager1|Add3~15\ $ (GND))) # (!\ADC_Manager1|bit_counter\(8) & (!\ADC_Manager1|Add3~15\ & VCC))
-- \ADC_Manager1|Add3~17\ = CARRY((\ADC_Manager1|bit_counter\(8) & !\ADC_Manager1|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|Add3~15\,
	combout => \ADC_Manager1|Add3~16_combout\,
	cout => \ADC_Manager1|Add3~17\);

-- Location: LCCOMB_X6_Y6_N18
\ADC_Manager1|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~18_combout\ = (\ADC_Manager1|bit_counter\(9) & (!\ADC_Manager1|Add3~17\)) # (!\ADC_Manager1|bit_counter\(9) & ((\ADC_Manager1|Add3~17\) # (GND)))
-- \ADC_Manager1|Add3~19\ = CARRY((!\ADC_Manager1|Add3~17\) # (!\ADC_Manager1|bit_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|Add3~17\,
	combout => \ADC_Manager1|Add3~18_combout\,
	cout => \ADC_Manager1|Add3~19\);

-- Location: LCCOMB_X6_Y6_N20
\ADC_Manager1|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~20_combout\ = (\ADC_Manager1|bit_counter\(10) & (\ADC_Manager1|Add3~19\ $ (GND))) # (!\ADC_Manager1|bit_counter\(10) & (!\ADC_Manager1|Add3~19\ & VCC))
-- \ADC_Manager1|Add3~21\ = CARRY((\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|Add3~19\,
	combout => \ADC_Manager1|Add3~20_combout\,
	cout => \ADC_Manager1|Add3~21\);

-- Location: LCCOMB_X5_Y6_N4
\ADC_Manager1|Selector44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector44~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~20_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|Add3~20_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector44~0_combout\);

-- Location: LCFF_X5_Y6_N5
\ADC_Manager1|bit_counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector44~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(10));

-- Location: LCCOMB_X6_Y6_N22
\ADC_Manager1|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~22_combout\ = (\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|Add3~21\)) # (!\ADC_Manager1|bit_counter\(11) & ((\ADC_Manager1|Add3~21\) # (GND)))
-- \ADC_Manager1|Add3~23\ = CARRY((!\ADC_Manager1|Add3~21\) # (!\ADC_Manager1|bit_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|Add3~21\,
	combout => \ADC_Manager1|Add3~22_combout\,
	cout => \ADC_Manager1|Add3~23\);

-- Location: LCCOMB_X7_Y6_N10
\ADC_Manager1|Selector43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector43~0_combout\ = (\ADC_Manager1|Add3~22_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~22_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector43~0_combout\);

-- Location: LCFF_X7_Y6_N11
\ADC_Manager1|bit_counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector43~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(11));

-- Location: LCCOMB_X6_Y6_N24
\ADC_Manager1|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~24_combout\ = (\ADC_Manager1|bit_counter\(12) & (\ADC_Manager1|Add3~23\ $ (GND))) # (!\ADC_Manager1|bit_counter\(12) & (!\ADC_Manager1|Add3~23\ & VCC))
-- \ADC_Manager1|Add3~25\ = CARRY((\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(12),
	datad => VCC,
	cin => \ADC_Manager1|Add3~23\,
	combout => \ADC_Manager1|Add3~24_combout\,
	cout => \ADC_Manager1|Add3~25\);

-- Location: LCCOMB_X7_Y6_N8
\ADC_Manager1|Selector42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector42~0_combout\ = (\ADC_Manager1|Add3~24_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~24_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector42~0_combout\);

-- Location: LCFF_X7_Y6_N9
\ADC_Manager1|bit_counter[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector42~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(12));

-- Location: LCCOMB_X6_Y6_N26
\ADC_Manager1|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~26_combout\ = (\ADC_Manager1|bit_counter\(13) & (!\ADC_Manager1|Add3~25\)) # (!\ADC_Manager1|bit_counter\(13) & ((\ADC_Manager1|Add3~25\) # (GND)))
-- \ADC_Manager1|Add3~27\ = CARRY((!\ADC_Manager1|Add3~25\) # (!\ADC_Manager1|bit_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|Add3~25\,
	combout => \ADC_Manager1|Add3~26_combout\,
	cout => \ADC_Manager1|Add3~27\);

-- Location: LCCOMB_X5_Y6_N12
\ADC_Manager1|Selector41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector41~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~26_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Add3~26_combout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector41~0_combout\);

-- Location: LCFF_X5_Y6_N13
\ADC_Manager1|bit_counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector41~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(13));

-- Location: LCCOMB_X6_Y6_N30
\ADC_Manager1|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~30_combout\ = (\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|Add3~29\)) # (!\ADC_Manager1|bit_counter\(15) & ((\ADC_Manager1|Add3~29\) # (GND)))
-- \ADC_Manager1|Add3~31\ = CARRY((!\ADC_Manager1|Add3~29\) # (!\ADC_Manager1|bit_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|Add3~29\,
	combout => \ADC_Manager1|Add3~30_combout\,
	cout => \ADC_Manager1|Add3~31\);

-- Location: LCCOMB_X6_Y5_N0
\ADC_Manager1|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~32_combout\ = (\ADC_Manager1|bit_counter\(16) & (\ADC_Manager1|Add3~31\ $ (GND))) # (!\ADC_Manager1|bit_counter\(16) & (!\ADC_Manager1|Add3~31\ & VCC))
-- \ADC_Manager1|Add3~33\ = CARRY((\ADC_Manager1|bit_counter\(16) & !\ADC_Manager1|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|Add3~31\,
	combout => \ADC_Manager1|Add3~32_combout\,
	cout => \ADC_Manager1|Add3~33\);

-- Location: LCCOMB_X7_Y5_N30
\ADC_Manager1|Selector38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector38~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~32_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Add3~32_combout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector38~0_combout\);

-- Location: LCFF_X7_Y5_N31
\ADC_Manager1|bit_counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector38~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(16));

-- Location: LCCOMB_X6_Y5_N4
\ADC_Manager1|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~36_combout\ = (\ADC_Manager1|bit_counter\(18) & (\ADC_Manager1|Add3~35\ $ (GND))) # (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|Add3~35\ & VCC))
-- \ADC_Manager1|Add3~37\ = CARRY((\ADC_Manager1|bit_counter\(18) & !\ADC_Manager1|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|Add3~35\,
	combout => \ADC_Manager1|Add3~36_combout\,
	cout => \ADC_Manager1|Add3~37\);

-- Location: LCCOMB_X7_Y5_N22
\ADC_Manager1|Selector36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector36~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~36_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Add3~36_combout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector36~0_combout\);

-- Location: LCFF_X7_Y5_N23
\ADC_Manager1|bit_counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector36~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(18));

-- Location: LCCOMB_X6_Y5_N6
\ADC_Manager1|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~38_combout\ = (\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|Add3~37\)) # (!\ADC_Manager1|bit_counter\(19) & ((\ADC_Manager1|Add3~37\) # (GND)))
-- \ADC_Manager1|Add3~39\ = CARRY((!\ADC_Manager1|Add3~37\) # (!\ADC_Manager1|bit_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|Add3~37\,
	combout => \ADC_Manager1|Add3~38_combout\,
	cout => \ADC_Manager1|Add3~39\);

-- Location: LCCOMB_X6_Y5_N10
\ADC_Manager1|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~42_combout\ = (\ADC_Manager1|bit_counter\(21) & (!\ADC_Manager1|Add3~41\)) # (!\ADC_Manager1|bit_counter\(21) & ((\ADC_Manager1|Add3~41\) # (GND)))
-- \ADC_Manager1|Add3~43\ = CARRY((!\ADC_Manager1|Add3~41\) # (!\ADC_Manager1|bit_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(21),
	datad => VCC,
	cin => \ADC_Manager1|Add3~41\,
	combout => \ADC_Manager1|Add3~42_combout\,
	cout => \ADC_Manager1|Add3~43\);

-- Location: LCCOMB_X7_Y5_N12
\ADC_Manager1|Selector33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector33~0_combout\ = (\ADC_Manager1|Add3~42_combout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~42_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector33~0_combout\);

-- Location: LCFF_X7_Y5_N13
\ADC_Manager1|bit_counter[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector33~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(21));

-- Location: LCCOMB_X6_Y5_N18
\ADC_Manager1|Add3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~50_combout\ = (\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|Add3~49\)) # (!\ADC_Manager1|bit_counter\(25) & ((\ADC_Manager1|Add3~49\) # (GND)))
-- \ADC_Manager1|Add3~51\ = CARRY((!\ADC_Manager1|Add3~49\) # (!\ADC_Manager1|bit_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|Add3~49\,
	combout => \ADC_Manager1|Add3~50_combout\,
	cout => \ADC_Manager1|Add3~51\);

-- Location: LCCOMB_X5_Y5_N16
\ADC_Manager1|Selector29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector29~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|Add3~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Add3~50_combout\,
	combout => \ADC_Manager1|Selector29~0_combout\);

-- Location: LCFF_X5_Y5_N17
\ADC_Manager1|bit_counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector29~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(25));

-- Location: LCCOMB_X6_Y5_N20
\ADC_Manager1|Add3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~52_combout\ = (\ADC_Manager1|bit_counter\(26) & (\ADC_Manager1|Add3~51\ $ (GND))) # (!\ADC_Manager1|bit_counter\(26) & (!\ADC_Manager1|Add3~51\ & VCC))
-- \ADC_Manager1|Add3~53\ = CARRY((\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|Add3~51\,
	combout => \ADC_Manager1|Add3~52_combout\,
	cout => \ADC_Manager1|Add3~53\);

-- Location: LCCOMB_X5_Y5_N24
\ADC_Manager1|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector28~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~52_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Add3~52_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector28~0_combout\);

-- Location: LCFF_X5_Y5_N25
\ADC_Manager1|bit_counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector28~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(26));

-- Location: LCCOMB_X6_Y5_N22
\ADC_Manager1|Add3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~54_combout\ = (\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|Add3~53\)) # (!\ADC_Manager1|bit_counter\(27) & ((\ADC_Manager1|Add3~53\) # (GND)))
-- \ADC_Manager1|Add3~55\ = CARRY((!\ADC_Manager1|Add3~53\) # (!\ADC_Manager1|bit_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|Add3~53\,
	combout => \ADC_Manager1|Add3~54_combout\,
	cout => \ADC_Manager1|Add3~55\);

-- Location: LCCOMB_X5_Y5_N28
\ADC_Manager1|Selector27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector27~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~54_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|Add3~54_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector27~0_combout\);

-- Location: LCFF_X5_Y5_N29
\ADC_Manager1|bit_counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector27~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(27));

-- Location: LCCOMB_X5_Y5_N0
\ADC_Manager1|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~6_combout\ = (!\ADC_Manager1|bit_counter\(25) & (!\ADC_Manager1|bit_counter\(27) & (!\ADC_Manager1|bit_counter\(26) & !\ADC_Manager1|bit_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(25),
	datab => \ADC_Manager1|bit_counter\(27),
	datac => \ADC_Manager1|bit_counter\(26),
	datad => \ADC_Manager1|bit_counter\(24),
	combout => \ADC_Manager1|Equal1~6_combout\);

-- Location: LCCOMB_X5_Y6_N14
\ADC_Manager1|Selector45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector45~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~18_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|Add3~18_combout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector45~0_combout\);

-- Location: LCFF_X5_Y6_N15
\ADC_Manager1|bit_counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector45~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(9));

-- Location: LCCOMB_X6_Y5_N26
\ADC_Manager1|Add3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~58_combout\ = (\ADC_Manager1|bit_counter\(29) & (!\ADC_Manager1|Add3~57\)) # (!\ADC_Manager1|bit_counter\(29) & ((\ADC_Manager1|Add3~57\) # (GND)))
-- \ADC_Manager1|Add3~59\ = CARRY((!\ADC_Manager1|Add3~57\) # (!\ADC_Manager1|bit_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|Add3~57\,
	combout => \ADC_Manager1|Add3~58_combout\,
	cout => \ADC_Manager1|Add3~59\);

-- Location: LCCOMB_X6_Y5_N28
\ADC_Manager1|Add3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~60_combout\ = (\ADC_Manager1|bit_counter\(30) & (\ADC_Manager1|Add3~59\ $ (GND))) # (!\ADC_Manager1|bit_counter\(30) & (!\ADC_Manager1|Add3~59\ & VCC))
-- \ADC_Manager1|Add3~61\ = CARRY((\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(30),
	datad => VCC,
	cin => \ADC_Manager1|Add3~59\,
	combout => \ADC_Manager1|Add3~60_combout\,
	cout => \ADC_Manager1|Add3~61\);

-- Location: LCCOMB_X6_Y5_N30
\ADC_Manager1|Add3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Add3~62_combout\ = \ADC_Manager1|Add3~61\ $ (\ADC_Manager1|bit_counter\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|bit_counter\(31),
	cin => \ADC_Manager1|Add3~61\,
	combout => \ADC_Manager1|Add3~62_combout\);

-- Location: LCCOMB_X5_Y5_N22
\ADC_Manager1|Selector23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector23~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|Add3~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Add3~62_combout\,
	combout => \ADC_Manager1|Selector23~0_combout\);

-- Location: LCFF_X5_Y5_N23
\ADC_Manager1|bit_counter[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector23~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(31));

-- Location: LCCOMB_X5_Y5_N20
\ADC_Manager1|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector24~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|Add3~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Add3~60_combout\,
	combout => \ADC_Manager1|Selector24~0_combout\);

-- Location: LCFF_X5_Y5_N21
\ADC_Manager1|bit_counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector24~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(30));

-- Location: LCCOMB_X5_Y5_N30
\ADC_Manager1|Selector25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector25~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|Add3~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Add3~58_combout\,
	combout => \ADC_Manager1|Selector25~0_combout\);

-- Location: LCFF_X5_Y5_N31
\ADC_Manager1|bit_counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector25~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(29));

-- Location: LCCOMB_X5_Y5_N18
\ADC_Manager1|Equal1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~7_combout\ = (!\ADC_Manager1|bit_counter\(28) & (!\ADC_Manager1|bit_counter\(31) & (!\ADC_Manager1|bit_counter\(30) & !\ADC_Manager1|bit_counter\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(28),
	datab => \ADC_Manager1|bit_counter\(31),
	datac => \ADC_Manager1|bit_counter\(30),
	datad => \ADC_Manager1|bit_counter\(29),
	combout => \ADC_Manager1|Equal1~7_combout\);

-- Location: LCCOMB_X5_Y6_N20
\ADC_Manager1|Equal1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~8_combout\ = (\ADC_Manager1|Equal1~5_combout\ & (\ADC_Manager1|Equal1~6_combout\ & (!\ADC_Manager1|bit_counter\(9) & \ADC_Manager1|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~5_combout\,
	datab => \ADC_Manager1|Equal1~6_combout\,
	datac => \ADC_Manager1|bit_counter\(9),
	datad => \ADC_Manager1|Equal1~7_combout\,
	combout => \ADC_Manager1|Equal1~8_combout\);

-- Location: LCCOMB_X7_Y6_N4
\ADC_Manager1|Selector39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector39~0_combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|Add3~30_combout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|Add3~30_combout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector39~0_combout\);

-- Location: LCFF_X7_Y6_N5
\ADC_Manager1|bit_counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector39~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(15));

-- Location: LCCOMB_X7_Y6_N18
\ADC_Manager1|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~2_combout\ = (!\ADC_Manager1|bit_counter\(14) & (!\ADC_Manager1|bit_counter\(15) & (!\ADC_Manager1|bit_counter\(12) & !\ADC_Manager1|bit_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(14),
	datab => \ADC_Manager1|bit_counter\(15),
	datac => \ADC_Manager1|bit_counter\(12),
	datad => \ADC_Manager1|bit_counter\(13),
	combout => \ADC_Manager1|Equal1~2_combout\);

-- Location: LCCOMB_X7_Y5_N26
\ADC_Manager1|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector35~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~38_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|Add3~38_combout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector35~0_combout\);

-- Location: LCFF_X7_Y5_N27
\ADC_Manager1|bit_counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector35~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(19));

-- Location: LCCOMB_X7_Y5_N0
\ADC_Manager1|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~3_combout\ = (!\ADC_Manager1|bit_counter\(18) & (!\ADC_Manager1|bit_counter\(19) & (!\ADC_Manager1|bit_counter\(17) & !\ADC_Manager1|bit_counter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(18),
	datab => \ADC_Manager1|bit_counter\(19),
	datac => \ADC_Manager1|bit_counter\(17),
	datad => \ADC_Manager1|bit_counter\(16),
	combout => \ADC_Manager1|Equal1~3_combout\);

-- Location: LCCOMB_X7_Y6_N26
\ADC_Manager1|Selector46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector46~0_combout\ = (!\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|Add3~16_combout\ & !\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|Add3~16_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|Selector46~0_combout\);

-- Location: LCFF_X7_Y6_N27
\ADC_Manager1|bit_counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector46~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(8));

-- Location: LCCOMB_X7_Y6_N2
\ADC_Manager1|Selector48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector48~0_combout\ = (\ADC_Manager1|Add3~12_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Add3~12_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|Selector48~0_combout\);

-- Location: LCFF_X7_Y6_N3
\ADC_Manager1|bit_counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector48~0_combout\,
	ena => \ADC_Manager1|WideOr5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_counter\(6));

-- Location: LCCOMB_X7_Y6_N0
\ADC_Manager1|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~1_combout\ = (!\ADC_Manager1|bit_counter\(11) & (!\ADC_Manager1|bit_counter\(8) & (!\ADC_Manager1|bit_counter\(10) & !\ADC_Manager1|bit_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|bit_counter\(11),
	datab => \ADC_Manager1|bit_counter\(8),
	datac => \ADC_Manager1|bit_counter\(10),
	datad => \ADC_Manager1|bit_counter\(6),
	combout => \ADC_Manager1|Equal1~1_combout\);

-- Location: LCCOMB_X7_Y6_N28
\ADC_Manager1|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~4_combout\ = (\ADC_Manager1|Equal1~0_combout\ & (\ADC_Manager1|Equal1~2_combout\ & (\ADC_Manager1|Equal1~3_combout\ & \ADC_Manager1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~0_combout\,
	datab => \ADC_Manager1|Equal1~2_combout\,
	datac => \ADC_Manager1|Equal1~3_combout\,
	datad => \ADC_Manager1|Equal1~1_combout\,
	combout => \ADC_Manager1|Equal1~4_combout\);

-- Location: LCCOMB_X25_Y6_N18
\ADC_Manager1|Equal4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal4~1_combout\ = (\ADC_Manager1|Equal4~0_combout\ & (\ADC_Manager1|Equal1~8_combout\ & \ADC_Manager1|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|Equal1~8_combout\,
	datad => \ADC_Manager1|Equal1~4_combout\,
	combout => \ADC_Manager1|Equal4~1_combout\);

-- Location: LCCOMB_X25_Y6_N2
\ADC_Manager1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector6~0_combout\ = (\ADC_Manager1|main_state.sending_bits~regout\) # ((!\ADC_Manager1|Equal4~1_combout\ & \ADC_Manager1|main_state.waiting_after~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|Equal4~1_combout\,
	datac => \ADC_Manager1|main_state.waiting_after~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector6~0_combout\);

-- Location: LCFF_X25_Y6_N3
\ADC_Manager1|main_state.waiting_after\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_after~regout\);

-- Location: LCCOMB_X25_Y6_N4
\ADC_Manager1|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~0_combout\ = (!\ADC_Manager1|main_state.waiting_after~regout\ & !\ADC_Manager1|main_state.sending_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_after~regout\,
	datad => \ADC_Manager1|main_state.sending_bits~regout\,
	combout => \ADC_Manager1|Selector7~0_combout\);

-- Location: LCCOMB_X24_Y6_N4
\ADC_Manager1|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector7~1_combout\ = (\ADC_Manager1|bit_polarity~regout\ & (((!\ADC_Manager1|main_state.finding_preambule~regout\)))) # (!\ADC_Manager1|bit_polarity~regout\ & (!\ADC_Manager1|main_state.finding_bits~regout\ & 
-- ((\ADC_Manager1|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|bit_polarity~regout\,
	datad => \ADC_Manager1|Selector7~0_combout\,
	combout => \ADC_Manager1|Selector7~1_combout\);

-- Location: LCFF_X24_Y6_N5
\ADC_Manager1|bit_polarity\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|bit_polarity~regout\);

-- Location: LCCOMB_X7_Y6_N20
\ADC_Manager1|Equal1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal1~9_combout\ = (\ADC_Manager1|bit_counter\(0) & (!\ADC_Manager1|bit_counter\(7) & !\ADC_Manager1|bit_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|bit_counter\(0),
	datac => \ADC_Manager1|bit_counter\(7),
	datad => \ADC_Manager1|bit_counter\(2),
	combout => \ADC_Manager1|Equal1~9_combout\);

-- Location: LCCOMB_X25_Y6_N24
\ADC_Manager1|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~1_combout\ = (\ADC_Manager1|Equal1~4_combout\ & (\ADC_Manager1|Equal1~9_combout\ & (\ADC_Manager1|Equal1~8_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~4_combout\,
	datab => \ADC_Manager1|Equal1~9_combout\,
	datac => \ADC_Manager1|Equal1~8_combout\,
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector4~1_combout\);

-- Location: LCCOMB_X24_Y6_N28
\ADC_Manager1|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector17~2_combout\ = (\ADC_Manager1|Selector17~1_combout\) # ((\ADC_Manager1|Selector4~1_combout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|bit_polarity~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector17~1_combout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|bit_polarity~regout\,
	datad => \ADC_Manager1|Selector4~1_combout\,
	combout => \ADC_Manager1|Selector17~2_combout\);

-- Location: LCFF_X24_Y6_N29
\ADC_Manager1|corr_func_rom_adress_b[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|corr_func_rom_adress_b\(1));

-- Location: LCCOMB_X24_Y6_N2
\ADC_Manager1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|WideOr3~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \ADC_Manager1|WideOr3~0_combout\);

-- Location: LCCOMB_X24_Y6_N14
\ADC_Manager1|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector16~2_combout\ = (\ADC_Manager1|Selector16~1_combout\) # ((\ADC_Manager1|main_state.waiting_bits~regout\) # ((\ADC_Manager1|corr_func_rom_adress_b\(2) & !\ADC_Manager1|WideOr3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector16~1_combout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|corr_func_rom_adress_b\(2),
	datad => \ADC_Manager1|WideOr3~0_combout\,
	combout => \ADC_Manager1|Selector16~2_combout\);

-- Location: LCFF_X24_Y6_N15
\ADC_Manager1|corr_func_rom_adress_b[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|corr_func_rom_adress_b\(2));

-- Location: LCCOMB_X24_Y7_N26
\ADC_Manager1|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~0_combout\ = (!\ADC_Manager1|c_short_func_input_index\(2) & !\ADC_Manager1|c_short_func_input_index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	combout => \ADC_Manager1|Selector15~0_combout\);

-- Location: LCCOMB_X24_Y6_N0
\ADC_Manager1|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~2_combout\ = (\ADC_Manager1|Selector15~1_combout\ & (!\ADC_Manager1|main_state.finding_preambule~regout\ & (!\ADC_Manager1|main_state.finding_bits~regout\))) # (!\ADC_Manager1|Selector15~1_combout\ & 
-- (((\ADC_Manager1|main_state.finding_bits~regout\ & \ADC_Manager1|Selector15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector15~1_combout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector15~0_combout\,
	combout => \ADC_Manager1|Selector15~2_combout\);

-- Location: LCCOMB_X24_Y6_N30
\ADC_Manager1|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector15~3_combout\ = (\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|Equal1~10_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & !\ADC_Manager1|Selector15~2_combout\)))) # 
-- (!\ADC_Manager1|main_state.waiting_bits~regout\ & ((\ADC_Manager1|main_state.finding_bits~regout\ $ (\ADC_Manager1|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~10_combout\,
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector15~2_combout\,
	combout => \ADC_Manager1|Selector15~3_combout\);

-- Location: LCFF_X24_Y6_N31
\ADC_Manager1|corr_func_rom_adress_b[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector15~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|corr_func_rom_adress_b\(3));

-- Location: LCCOMB_X24_Y6_N6
\ADC_Manager1|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector18~1_combout\ = (\ADC_Manager1|Selector18~0_combout\) # ((\ADC_Manager1|Selector4~1_combout\) # ((!\ADC_Manager1|WideOr3~0_combout\ & \ADC_Manager1|corr_func_rom_adress_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector18~0_combout\,
	datab => \ADC_Manager1|WideOr3~0_combout\,
	datac => \ADC_Manager1|corr_func_rom_adress_b\(0),
	datad => \ADC_Manager1|Selector4~1_combout\,
	combout => \ADC_Manager1|Selector18~1_combout\);

-- Location: LCFF_X24_Y6_N7
\ADC_Manager1|corr_func_rom_adress_b[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|corr_func_rom_adress_b\(0));

-- Location: M4K_X23_Y5
\ram3|altsyncram_component|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040500000000000000000000000040500AA80000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 56,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 56,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y5_N26
\corr_long|input_func_66[96]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[96]~16_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(64) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(64),
	combout => \corr_long|input_func_66[96]~16_combout\);

-- Location: LCCOMB_X22_Y5_N20
\corr_long|input_func_66[97]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[97]~17_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(65) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(65),
	combout => \corr_long|input_func_66[97]~17_combout\);

-- Location: LCCOMB_X22_Y5_N30
\corr_long|input_func_66[98]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[98]~18_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(66) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(66),
	combout => \corr_long|input_func_66[98]~18_combout\);

-- Location: LCCOMB_X22_Y5_N4
\corr_long|input_func_66[99]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[99]~19_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(67) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(67),
	combout => \corr_long|input_func_66[99]~19_combout\);

-- Location: LCCOMB_X22_Y5_N2
\corr_long|input_func_66[100]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[100]~20_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(68) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(68),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[100]~20_combout\);

-- Location: LCCOMB_X22_Y5_N16
\corr_long|input_func_66[101]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[101]~21_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(69) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(69),
	combout => \corr_long|input_func_66[101]~21_combout\);

-- Location: LCCOMB_X20_Y5_N12
\corr_long|input_func_66[102]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[102]~22_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(70) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(70),
	combout => \corr_long|input_func_66[102]~22_combout\);

-- Location: LCCOMB_X22_Y5_N14
\corr_long|input_func_66[103]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[103]~23_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(71) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(71),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[103]~23_combout\);

-- Location: DSPMULT_X16_Y1_N0
\corr_long|gate6|Mult12|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult12|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X14_Y1_N3
\corr_long|gate6|output[10]_OTERM21_OTERM243_NEW_REG604\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\);

-- Location: LCFF_X14_Y1_N1
\corr_long|gate6|output[9]_OTERM19_OTERM241_NEW_REG606\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM607\);

-- Location: LCFF_X14_Y2_N31
\corr_long|gate6|output[8]_OTERM17_OTERM239_NEW_REG608\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM609\);

-- Location: LCFF_X14_Y2_N29
\corr_long|gate6|output[7]_OTERM15_OTERM237_NEW_REG610\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM611\);

-- Location: LCFF_X14_Y2_N27
\corr_long|gate6|output[6]_OTERM13_OTERM235_NEW_REG612\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\);

-- Location: LCCOMB_X19_Y10_N10
\corr_long|input_adc_6[80]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[80]~8_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(120)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(48),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(120),
	combout => \corr_long|input_adc_6[80]~8_combout\);

-- Location: LCCOMB_X19_Y10_N12
\corr_long|input_adc_6[81]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[81]~9_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(121))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(121),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(49),
	combout => \corr_long|input_adc_6[81]~9_combout\);

-- Location: LCCOMB_X17_Y6_N28
\corr_long|input_adc_6[82]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[82]~10_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(122)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(50),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(122),
	combout => \corr_long|input_adc_6[82]~10_combout\);

-- Location: LCCOMB_X12_Y6_N18
\corr_long|input_adc_6[83]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[83]~11_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(123)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(51),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(123),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[83]~11_combout\);

-- Location: LCCOMB_X15_Y9_N6
\corr_long|input_adc_6[84]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[84]~12_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(124)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(52),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(124),
	combout => \corr_long|input_adc_6[84]~12_combout\);

-- Location: LCCOMB_X12_Y10_N12
\corr_long|input_adc_6[85]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[85]~13_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(125)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(53),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(125),
	combout => \corr_long|input_adc_6[85]~13_combout\);

-- Location: LCCOMB_X14_Y4_N22
\corr_long|input_adc_6[86]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[86]~14_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(126))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(54))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(126),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(54),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[86]~14_combout\);

-- Location: LCCOMB_X19_Y7_N16
\corr_long|input_adc_6[87]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[87]~15_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(127)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(55)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(55),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(127),
	combout => \corr_long|input_adc_6[87]~15_combout\);

-- Location: M4K_X23_Y4
\ram3|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000040000000040010AAAA8000000028000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 48,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 48,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y4_N28
\corr_long|input_func_66[80]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[80]~8_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(48) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(48),
	combout => \corr_long|input_func_66[80]~8_combout\);

-- Location: LCCOMB_X22_Y4_N14
\corr_long|input_func_66[81]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[81]~9_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(49) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(49),
	combout => \corr_long|input_func_66[81]~9_combout\);

-- Location: LCCOMB_X22_Y4_N8
\corr_long|input_func_66[82]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[82]~10_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(50) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(50),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[82]~10_combout\);

-- Location: LCCOMB_X22_Y4_N26
\corr_long|input_func_66[83]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[83]~11_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(51) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(51),
	combout => \corr_long|input_func_66[83]~11_combout\);

-- Location: LCCOMB_X20_Y2_N20
\corr_long|input_func_66[84]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[84]~12_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(52) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(52),
	combout => \corr_long|input_func_66[84]~12_combout\);

-- Location: LCCOMB_X20_Y4_N12
\corr_long|input_func_66[85]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[85]~13_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(53) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(53),
	combout => \corr_long|input_func_66[85]~13_combout\);

-- Location: LCCOMB_X22_Y4_N30
\corr_long|input_func_66[86]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[86]~14_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(54) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(54),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[86]~14_combout\);

-- Location: LCCOMB_X22_Y4_N22
\corr_long|input_func_66[87]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[87]~15_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(55) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(55),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[87]~15_combout\);

-- Location: DSPMULT_X16_Y2_N0
\corr_long|gate6|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y2_N27
\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_NEW_REG1272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\);

-- Location: LCCOMB_X19_Y9_N6
\corr_long|input_adc_6[88]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[88]~0_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(0))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(0),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(56),
	combout => \corr_long|input_adc_6[88]~0_combout\);

-- Location: LCCOMB_X20_Y11_N4
\corr_long|input_adc_6[89]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[89]~1_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(1))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(57),
	combout => \corr_long|input_adc_6[89]~1_combout\);

-- Location: LCCOMB_X20_Y10_N4
\corr_long|input_adc_6[90]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[90]~2_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(2)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(58),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(2),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[90]~2_combout\);

-- Location: LCCOMB_X24_Y10_N14
\corr_long|input_adc_6[91]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[91]~3_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(3)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(59),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(3),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[91]~3_combout\);

-- Location: LCCOMB_X19_Y10_N0
\corr_long|input_adc_6[92]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[92]~4_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(4)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(60)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(60),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(4),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[92]~4_combout\);

-- Location: LCCOMB_X20_Y10_N30
\corr_long|input_adc_6[93]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[93]~5_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_b\(5)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(61)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(61),
	datac => \ram2|altsyncram_component|auto_generated|q_b\(5),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[93]~5_combout\);

-- Location: LCCOMB_X22_Y10_N6
\corr_long|input_adc_6[94]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[94]~6_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(6))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_b\(6),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(62),
	combout => \corr_long|input_adc_6[94]~6_combout\);

-- Location: LCCOMB_X19_Y9_N20
\corr_long|input_adc_6[95]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[95]~7_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_b\(7))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_b\(7),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(63),
	combout => \corr_long|input_adc_6[95]~7_combout\);

-- Location: LCCOMB_X20_Y5_N4
\corr_long|input_func_66[88]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[88]~0_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(56) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(56),
	combout => \corr_long|input_func_66[88]~0_combout\);

-- Location: LCCOMB_X20_Y2_N8
\corr_long|input_func_66[89]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[89]~1_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(57) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(57),
	combout => \corr_long|input_func_66[89]~1_combout\);

-- Location: LCCOMB_X22_Y4_N28
\corr_long|input_func_66[90]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[90]~2_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(58) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(58),
	combout => \corr_long|input_func_66[90]~2_combout\);

-- Location: LCCOMB_X20_Y2_N24
\corr_long|input_func_66[91]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[91]~3_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(59) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(59),
	combout => \corr_long|input_func_66[91]~3_combout\);

-- Location: LCCOMB_X20_Y2_N28
\corr_long|input_func_66[92]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[92]~4_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(60) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(60),
	combout => \corr_long|input_func_66[92]~4_combout\);

-- Location: LCCOMB_X20_Y4_N10
\corr_long|input_func_66[93]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[93]~5_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(61) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(61),
	combout => \corr_long|input_func_66[93]~5_combout\);

-- Location: LCCOMB_X20_Y2_N22
\corr_long|input_func_66[94]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[94]~6_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(62) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(62),
	combout => \corr_long|input_func_66[94]~6_combout\);

-- Location: LCCOMB_X20_Y4_N16
\corr_long|input_func_66[95]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[95]~7_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(63) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(63),
	combout => \corr_long|input_func_66[95]~7_combout\);

-- Location: DSPMULT_X16_Y2_N1
\corr_long|gate6|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y2_N15
\corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_NEW_REG1242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243\);

-- Location: LCFF_X15_Y2_N23
\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_NEW_REG1276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\);

-- Location: LCCOMB_X15_Y2_N4
\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247~feeder_combout\);

-- Location: LCFF_X15_Y2_N5
\corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_NEW_REG1246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247\);

-- Location: LCFF_X15_Y2_N19
\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_NEW_REG1280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\);

-- Location: LCFF_X15_Y2_N1
\corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_NEW_REG1250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult11|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251\);

-- Location: LCCOMB_X15_Y2_N18
\corr_long|gate6|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~2_combout\ = (\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ & (\corr_long|gate6|Add9~1\ & VCC)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ & (!\corr_long|gate6|Add9~1\)))) # (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ & 
-- (!\corr_long|gate6|Add9~1\)) # (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ & ((\corr_long|gate6|Add9~1\) # (GND)))))
-- \corr_long|gate6|Add9~3\ = CARRY((\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\ & (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\ & !\corr_long|gate6|Add9~1\)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\ & ((!\corr_long|gate6|Add9~1\) # (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249\,
	datab => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~1\,
	combout => \corr_long|gate6|Add9~2_combout\,
	cout => \corr_long|gate6|Add9~3\);

-- Location: LCCOMB_X15_Y2_N22
\corr_long|gate6|Add9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~6_combout\ = (\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ & (\corr_long|gate6|Add9~5\ & VCC)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ & (!\corr_long|gate6|Add9~5\)))) # (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ & 
-- (!\corr_long|gate6|Add9~5\)) # (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ & ((\corr_long|gate6|Add9~5\) # (GND)))))
-- \corr_long|gate6|Add9~7\ = CARRY((\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\ & (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\ & !\corr_long|gate6|Add9~5\)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\ & ((!\corr_long|gate6|Add9~5\) # (!\corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245\,
	datab => \corr_long|gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~5\,
	combout => \corr_long|gate6|Add9~6_combout\,
	cout => \corr_long|gate6|Add9~7\);

-- Location: LCCOMB_X15_Y2_N26
\corr_long|gate6|Add9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~10_combout\ = (\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ & (\corr_long|gate6|Add9~9\ & VCC)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ & (!\corr_long|gate6|Add9~9\)))) # (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ & 
-- (!\corr_long|gate6|Add9~9\)) # (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ & ((\corr_long|gate6|Add9~9\) # (GND)))))
-- \corr_long|gate6|Add9~11\ = CARRY((\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\ & (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\ & !\corr_long|gate6|Add9~9\)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\ & ((!\corr_long|gate6|Add9~9\) # (!\corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241\,
	datab => \corr_long|gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~9\,
	combout => \corr_long|gate6|Add9~10_combout\,
	cout => \corr_long|gate6|Add9~11\);

-- Location: LCFF_X14_Y2_N23
\corr_long|gate6|output[4]_OTERM9_OTERM231_NEW_REG616\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM231_OTERM617\);

-- Location: LCFF_X14_Y2_N19
\corr_long|gate6|output[2]_OTERM5_OTERM227_NEW_REG620\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM227_OTERM621\);

-- Location: LCFF_X14_Y2_N15
\corr_long|gate6|output[0]_OTERM1_OTERM223_NEW_REG624\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM223_OTERM625\);

-- Location: LCCOMB_X14_Y2_N16
\corr_long|gate6|Add10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~2_combout\ = (\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\ & ((\corr_long|gate6|Add9~2_combout\ & (\corr_long|gate6|Add10~1\ & VCC)) # (!\corr_long|gate6|Add9~2_combout\ & (!\corr_long|gate6|Add10~1\)))) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\ & ((\corr_long|gate6|Add9~2_combout\ & (!\corr_long|gate6|Add10~1\)) # (!\corr_long|gate6|Add9~2_combout\ & ((\corr_long|gate6|Add10~1\) # (GND)))))
-- \corr_long|gate6|Add10~3\ = CARRY((\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\ & (!\corr_long|gate6|Add9~2_combout\ & !\corr_long|gate6|Add10~1\)) # (!\corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\ & ((!\corr_long|gate6|Add10~1\) # 
-- (!\corr_long|gate6|Add9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM3_OTERM225_OTERM623\,
	datab => \corr_long|gate6|Add9~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~1\,
	combout => \corr_long|gate6|Add10~2_combout\,
	cout => \corr_long|gate6|Add10~3\);

-- Location: LCCOMB_X14_Y2_N26
\corr_long|gate6|Add10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~12_combout\ = ((\corr_long|gate6|Add9~12_combout\ $ (\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\ $ (!\corr_long|gate6|Add10~11\)))) # (GND)
-- \corr_long|gate6|Add10~13\ = CARRY((\corr_long|gate6|Add9~12_combout\ & ((\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\) # (!\corr_long|gate6|Add10~11\))) # (!\corr_long|gate6|Add9~12_combout\ & 
-- (\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\ & !\corr_long|gate6|Add10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~12_combout\,
	datab => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM613\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~11\,
	combout => \corr_long|gate6|Add10~12_combout\,
	cout => \corr_long|gate6|Add10~13\);

-- Location: LCCOMB_X14_Y1_N2
\corr_long|gate6|Add10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~20_combout\ = ((\corr_long|gate6|Add9~20_combout\ $ (\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\ $ (!\corr_long|gate6|Add10~19\)))) # (GND)
-- \corr_long|gate6|Add10~21\ = CARRY((\corr_long|gate6|Add9~20_combout\ & ((\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\) # (!\corr_long|gate6|Add10~19\))) # (!\corr_long|gate6|Add9~20_combout\ & 
-- (\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\ & !\corr_long|gate6|Add10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~20_combout\,
	datab => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM605\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~19\,
	combout => \corr_long|gate6|Add10~20_combout\,
	cout => \corr_long|gate6|Add10~21\);

-- Location: LCCOMB_X18_Y8_N14
\corr_long|input_adc_6[48]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[48]~48_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(88))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(88),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(16),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[48]~48_combout\);

-- Location: LCCOMB_X10_Y8_N20
\corr_long|input_adc_6[49]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[49]~49_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(89))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(89),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(17),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[49]~49_combout\);

-- Location: LCCOMB_X12_Y12_N22
\corr_long|input_adc_6[50]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[50]~50_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(90)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(18),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(90),
	combout => \corr_long|input_adc_6[50]~50_combout\);

-- Location: LCCOMB_X12_Y4_N2
\corr_long|input_adc_6[51]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[51]~51_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(91)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(19),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(91),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[51]~51_combout\);

-- Location: LCCOMB_X14_Y7_N14
\corr_long|input_adc_6[52]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[52]~52_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(92))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(92),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(20),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[52]~52_combout\);

-- Location: LCCOMB_X15_Y4_N24
\corr_long|input_adc_6[53]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[53]~53_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(93))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(93),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(21),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[53]~53_combout\);

-- Location: LCCOMB_X14_Y4_N18
\corr_long|input_adc_6[54]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[54]~54_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(94))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(94),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(22),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[54]~54_combout\);

-- Location: LCCOMB_X13_Y4_N0
\corr_long|input_adc_6[55]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[55]~55_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(95))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(95),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(23),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[55]~55_combout\);

-- Location: M4K_X11_Y7
\ram3|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040400000040101000000101000000400AA80000000000002AA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y7_N8
\corr_long|input_func_66[48]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[48]~48_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(16) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(16),
	combout => \corr_long|input_func_66[48]~48_combout\);

-- Location: LCCOMB_X12_Y4_N6
\corr_long|input_func_66[49]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[49]~49_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(17) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(17),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[49]~49_combout\);

-- Location: LCCOMB_X12_Y7_N18
\corr_long|input_func_66[50]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[50]~50_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(18) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_func_66[50]~50_combout\);

-- Location: LCCOMB_X15_Y4_N26
\corr_long|input_func_66[51]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[51]~51_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(19) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(19),
	combout => \corr_long|input_func_66[51]~51_combout\);

-- Location: LCCOMB_X12_Y7_N26
\corr_long|input_func_66[52]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[52]~52_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(20) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(20),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[52]~52_combout\);

-- Location: LCCOMB_X15_Y4_N18
\corr_long|input_func_66[53]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[53]~53_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(21) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(21),
	combout => \corr_long|input_func_66[53]~53_combout\);

-- Location: LCCOMB_X12_Y4_N12
\corr_long|input_func_66[54]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[54]~54_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(22) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(22),
	combout => \corr_long|input_func_66[54]~54_combout\);

-- Location: LCCOMB_X15_Y4_N22
\corr_long|input_func_66[55]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[55]~55_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(23) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(23),
	combout => \corr_long|input_func_66[55]~55_combout\);

-- Location: DSPMULT_X16_Y4_N0
\corr_long|gate6|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y4_N3
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_NEW_REG1008\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\);

-- Location: LCFF_X15_Y4_N1
\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_NEW_REG1010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\);

-- Location: LCFF_X15_Y5_N31
\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_NEW_REG1012\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013\);

-- Location: LCFF_X15_Y5_N29
\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_NEW_REG1014\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\);

-- Location: LCFF_X15_Y5_N27
\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_NEW_REG1016\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\);

-- Location: LCCOMB_X17_Y5_N4
\corr_long|input_adc_6[56]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[56]~40_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(96)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(24),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(96),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[56]~40_combout\);

-- Location: LCCOMB_X14_Y8_N30
\corr_long|input_adc_6[57]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[57]~41_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(97))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(97),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(25),
	combout => \corr_long|input_adc_6[57]~41_combout\);

-- Location: LCCOMB_X15_Y8_N26
\corr_long|input_adc_6[58]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[58]~42_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(98)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(26),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(98),
	combout => \corr_long|input_adc_6[58]~42_combout\);

-- Location: LCCOMB_X17_Y5_N2
\corr_long|input_adc_6[59]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[59]~43_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(99))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(99),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(27),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[59]~43_combout\);

-- Location: LCCOMB_X17_Y5_N14
\corr_long|input_adc_6[60]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[60]~44_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(100)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(28),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(100),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[60]~44_combout\);

-- Location: LCCOMB_X15_Y6_N18
\corr_long|input_adc_6[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[61]~45_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(101))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(101),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(29),
	combout => \corr_long|input_adc_6[61]~45_combout\);

-- Location: LCCOMB_X17_Y5_N8
\corr_long|input_adc_6[62]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[62]~46_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(102))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(102),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(30),
	combout => \corr_long|input_adc_6[62]~46_combout\);

-- Location: LCCOMB_X12_Y10_N8
\corr_long|input_adc_6[63]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[63]~47_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(103)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(31),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(103),
	combout => \corr_long|input_adc_6[63]~47_combout\);

-- Location: M4K_X23_Y2
\ram3|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001004000001004040100000040100000000000000000000002AAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y2_N8
\corr_long|input_func_66[56]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[56]~40_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(24) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(24),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[56]~40_combout\);

-- Location: LCCOMB_X20_Y5_N22
\corr_long|input_func_66[57]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[57]~41_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(25) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(25),
	combout => \corr_long|input_func_66[57]~41_combout\);

-- Location: LCCOMB_X20_Y5_N30
\corr_long|input_func_66[58]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[58]~42_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(26) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(26),
	combout => \corr_long|input_func_66[58]~42_combout\);

-- Location: LCCOMB_X20_Y5_N20
\corr_long|input_func_66[59]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[59]~43_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(27) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(27),
	combout => \corr_long|input_func_66[59]~43_combout\);

-- Location: LCCOMB_X22_Y2_N10
\corr_long|input_func_66[60]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[60]~44_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(28) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(28),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[60]~44_combout\);

-- Location: LCCOMB_X20_Y5_N18
\corr_long|input_func_66[61]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[61]~45_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(29) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(29),
	combout => \corr_long|input_func_66[61]~45_combout\);

-- Location: LCCOMB_X20_Y5_N24
\corr_long|input_func_66[62]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[62]~46_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(30) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(30),
	combout => \corr_long|input_func_66[62]~46_combout\);

-- Location: LCCOMB_X20_Y5_N6
\corr_long|input_func_66[63]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[63]~47_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(31) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(31),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[63]~47_combout\);

-- Location: DSPMULT_X16_Y5_N1
\corr_long|gate6|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X15_Y5_N4
\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987~feeder_combout\ = \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987~feeder_combout\);

-- Location: LCFF_X15_Y5_N5
\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_NEW_REG986\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\);

-- Location: LCFF_X15_Y5_N23
\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_NEW_REG1020\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021\);

-- Location: LCCOMB_X15_Y5_N0
\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991~feeder_combout\ = \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991~feeder_combout\);

-- Location: LCFF_X15_Y5_N1
\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_NEW_REG990\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991\);

-- Location: LCFF_X15_Y5_N19
\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_NEW_REG1024\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\);

-- Location: LCFF_X15_Y5_N17
\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_NEW_REG1026\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\);

-- Location: LCCOMB_X15_Y5_N16
\corr_long|gate6|Add5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~0_combout\ = (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\ & (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\ & 
-- (\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\ & VCC))
-- \corr_long|gate6|Add5~1\ = CARRY((\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\ & \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995\,
	datab => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027\,
	datad => VCC,
	combout => \corr_long|gate6|Add5~0_combout\,
	cout => \corr_long|gate6|Add5~1\);

-- Location: LCCOMB_X15_Y5_N18
\corr_long|gate6|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~2_combout\ = (\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ & (\corr_long|gate6|Add5~1\ & VCC)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ & (!\corr_long|gate6|Add5~1\)))) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\ & ((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ & 
-- (!\corr_long|gate6|Add5~1\)) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ & ((\corr_long|gate6|Add5~1\) # (GND)))))
-- \corr_long|gate6|Add5~3\ = CARRY((\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\ & (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\ & !\corr_long|gate6|Add5~1\)) # 
-- (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\ & ((!\corr_long|gate6|Add5~1\) # (!\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993\,
	datab => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~1\,
	combout => \corr_long|gate6|Add5~2_combout\,
	cout => \corr_long|gate6|Add5~3\);

-- Location: LCCOMB_X15_Y5_N24
\corr_long|gate6|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~8_combout\ = ((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\ $ (\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\ $ (!\corr_long|gate6|Add5~7\)))) # (GND)
-- \corr_long|gate6|Add5~9\ = CARRY((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\ & ((\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\) # (!\corr_long|gate6|Add5~7\))) # 
-- (!\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\ & (\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\ & !\corr_long|gate6|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019\,
	datab => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~7\,
	combout => \corr_long|gate6|Add5~8_combout\,
	cout => \corr_long|gate6|Add5~9\);

-- Location: LCCOMB_X15_Y5_N26
\corr_long|gate6|Add5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~10_combout\ = (\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ & (\corr_long|gate6|Add5~9\ & VCC)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ & (!\corr_long|gate6|Add5~9\)))) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\ & ((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ & 
-- (!\corr_long|gate6|Add5~9\)) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ & ((\corr_long|gate6|Add5~9\) # (GND)))))
-- \corr_long|gate6|Add5~11\ = CARRY((\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\ & (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\ & !\corr_long|gate6|Add5~9\)) # 
-- (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\ & ((!\corr_long|gate6|Add5~9\) # (!\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985\,
	datab => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~9\,
	combout => \corr_long|gate6|Add5~10_combout\,
	cout => \corr_long|gate6|Add5~11\);

-- Location: LCCOMB_X15_Y5_N28
\corr_long|gate6|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~12_combout\ = ((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\ $ (\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\ $ (!\corr_long|gate6|Add5~11\)))) # (GND)
-- \corr_long|gate6|Add5~13\ = CARRY((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\ & ((\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\) # (!\corr_long|gate6|Add5~11\))) # 
-- (!\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\ & (\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\ & !\corr_long|gate6|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983\,
	datab => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~11\,
	combout => \corr_long|gate6|Add5~12_combout\,
	cout => \corr_long|gate6|Add5~13\);

-- Location: LCCOMB_X15_Y4_N0
\corr_long|gate6|Add5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~16_combout\ = ((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\ $ (\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\ $ (!\corr_long|gate6|Add5~15\)))) # (GND)
-- \corr_long|gate6|Add5~17\ = CARRY((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\ & ((\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\) # (!\corr_long|gate6|Add5~15\))) # 
-- (!\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\ & (\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\ & !\corr_long|gate6|Add5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979\,
	datab => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~15\,
	combout => \corr_long|gate6|Add5~16_combout\,
	cout => \corr_long|gate6|Add5~17\);

-- Location: LCCOMB_X15_Y4_N2
\corr_long|gate6|Add5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~18_combout\ = (\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ & (\corr_long|gate6|Add5~17\ & VCC)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ & (!\corr_long|gate6|Add5~17\)))) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\ & ((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ & 
-- (!\corr_long|gate6|Add5~17\)) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ & ((\corr_long|gate6|Add5~17\) # (GND)))))
-- \corr_long|gate6|Add5~19\ = CARRY((\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\ & (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\ & !\corr_long|gate6|Add5~17\)) # 
-- (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\ & ((!\corr_long|gate6|Add5~17\) # (!\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977\,
	datab => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~17\,
	combout => \corr_long|gate6|Add5~18_combout\,
	cout => \corr_long|gate6|Add5~19\);

-- Location: LCCOMB_X18_Y7_N26
\corr_long|input_adc_6[64]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[64]~32_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(104))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(104),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(32),
	combout => \corr_long|input_adc_6[64]~32_combout\);

-- Location: LCCOMB_X14_Y7_N8
\corr_long|input_adc_6[65]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[65]~33_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(105)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(33),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(105),
	combout => \corr_long|input_adc_6[65]~33_combout\);

-- Location: LCCOMB_X14_Y7_N2
\corr_long|input_adc_6[66]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[66]~34_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(106))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(106),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(34),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[66]~34_combout\);

-- Location: LCCOMB_X14_Y7_N20
\corr_long|input_adc_6[67]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[67]~35_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(107))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(107),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(35),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[67]~35_combout\);

-- Location: LCCOMB_X19_Y7_N22
\corr_long|input_adc_6[68]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[68]~36_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(108)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(36),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(108),
	combout => \corr_long|input_adc_6[68]~36_combout\);

-- Location: LCCOMB_X17_Y7_N2
\corr_long|input_adc_6[69]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[69]~37_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(109)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(37),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(109),
	combout => \corr_long|input_adc_6[69]~37_combout\);

-- Location: LCCOMB_X14_Y4_N20
\corr_long|input_adc_6[70]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[70]~38_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(110))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(110),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(38),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[70]~38_combout\);

-- Location: LCCOMB_X17_Y7_N10
\corr_long|input_adc_6[71]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[71]~39_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(111))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(111),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(39),
	combout => \corr_long|input_adc_6[71]~39_combout\);

-- Location: LCCOMB_X12_Y7_N14
\corr_long|input_func_66[64]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[64]~32_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(32) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(32),
	combout => \corr_long|input_func_66[64]~32_combout\);

-- Location: LCCOMB_X12_Y7_N20
\corr_long|input_func_66[65]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[65]~33_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(33) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(33),
	combout => \corr_long|input_func_66[65]~33_combout\);

-- Location: M4K_X23_Y3
\ram3|altsyncram_component|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000440000000440000AAAA8000002AAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 34,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 34,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y7_N20
\corr_long|input_func_66[66]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[66]~34_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(34) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(34),
	combout => \corr_long|input_func_66[66]~34_combout\);

-- Location: LCCOMB_X20_Y7_N28
\corr_long|input_func_66[67]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[67]~35_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(35) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(35),
	combout => \corr_long|input_func_66[67]~35_combout\);

-- Location: LCCOMB_X20_Y7_N4
\corr_long|input_func_66[68]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[68]~36_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(36) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(36),
	combout => \corr_long|input_func_66[68]~36_combout\);

-- Location: LCCOMB_X20_Y7_N8
\corr_long|input_func_66[69]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[69]~37_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(37) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(37),
	combout => \corr_long|input_func_66[69]~37_combout\);

-- Location: LCCOMB_X22_Y3_N0
\corr_long|input_func_66[70]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[70]~38_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(38) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(38),
	combout => \corr_long|input_func_66[70]~38_combout\);

-- Location: LCCOMB_X20_Y7_N24
\corr_long|input_func_66[71]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[71]~39_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(39) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(39),
	combout => \corr_long|input_func_66[71]~39_combout\);

-- Location: DSPMULT_X16_Y7_N1
\corr_long|gate6|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y7_N31
\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_NEW_REG1140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\);

-- Location: LCFF_X15_Y7_N29
\corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_NEW_REG1142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143\);

-- Location: LCFF_X15_Y7_N27
\corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_NEW_REG1144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145\);

-- Location: LCCOMB_X15_Y11_N14
\corr_long|input_adc_6[72]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[72]~24_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(112)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(40),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(112),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[72]~24_combout\);

-- Location: LCCOMB_X12_Y11_N12
\corr_long|input_adc_6[73]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[73]~25_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(113))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(113),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(41),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[73]~25_combout\);

-- Location: LCCOMB_X14_Y7_N12
\corr_long|input_adc_6[74]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[74]~26_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(114))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(114),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(42),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[74]~26_combout\);

-- Location: LCCOMB_X12_Y11_N30
\corr_long|input_adc_6[75]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[75]~27_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(115))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(115),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(43),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[75]~27_combout\);

-- Location: LCCOMB_X19_Y10_N18
\corr_long|input_adc_6[76]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[76]~28_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(116))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(44),
	combout => \corr_long|input_adc_6[76]~28_combout\);

-- Location: LCCOMB_X17_Y7_N14
\corr_long|input_adc_6[77]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[77]~29_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(117))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(117),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(45),
	combout => \corr_long|input_adc_6[77]~29_combout\);

-- Location: LCCOMB_X17_Y7_N4
\corr_long|input_adc_6[78]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[78]~30_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(118))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(118),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(46),
	combout => \corr_long|input_adc_6[78]~30_combout\);

-- Location: LCCOMB_X18_Y7_N10
\corr_long|input_adc_6[79]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[79]~31_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(119))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(119),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(47),
	combout => \corr_long|input_adc_6[79]~31_combout\);

-- Location: LCCOMB_X12_Y7_N24
\corr_long|input_func_66[72]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[72]~24_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(40) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(40),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[72]~24_combout\);

-- Location: LCCOMB_X15_Y7_N4
\corr_long|input_func_66[73]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[73]~25_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(41) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(41),
	combout => \corr_long|input_func_66[73]~25_combout\);

-- Location: LCCOMB_X12_Y7_N0
\corr_long|input_func_66[74]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[74]~26_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(42) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(42),
	combout => \corr_long|input_func_66[74]~26_combout\);

-- Location: LCCOMB_X12_Y7_N30
\corr_long|input_func_66[75]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[75]~27_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(43) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_func_66[75]~27_combout\);

-- Location: LCCOMB_X12_Y7_N12
\corr_long|input_func_66[76]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[76]~28_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(44) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(44),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[76]~28_combout\);

-- Location: LCCOMB_X12_Y7_N28
\corr_long|input_func_66[77]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[77]~29_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(45) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(45),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[77]~29_combout\);

-- Location: LCCOMB_X12_Y7_N4
\corr_long|input_func_66[78]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[78]~30_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(46) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(46),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[78]~30_combout\);

-- Location: LCCOMB_X12_Y7_N22
\corr_long|input_func_66[79]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[79]~31_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(47) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(47),
	combout => \corr_long|input_func_66[79]~31_combout\);

-- Location: DSPMULT_X16_Y7_N0
\corr_long|gate6|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y7_N1
\corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_NEW_REG1114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115\);

-- Location: LCFF_X15_Y7_N23
\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_NEW_REG1148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\);

-- Location: LCFF_X15_Y7_N15
\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_NEW_REG1118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\);

-- Location: LCFF_X15_Y7_N19
\corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_NEW_REG1152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153\);

-- Location: LCFF_X15_Y7_N5
\corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_NEW_REG1122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123\);

-- Location: LCCOMB_X15_Y7_N20
\corr_long|gate6|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~4_combout\ = ((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\ $ (\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\ $ (!\corr_long|gate6|Add7~3\)))) # (GND)
-- \corr_long|gate6|Add7~5\ = CARRY((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\ & ((\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\) # (!\corr_long|gate6|Add7~3\))) # 
-- (!\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\ & (\corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\ & !\corr_long|gate6|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151\,
	datab => \corr_long|gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~3\,
	combout => \corr_long|gate6|Add7~4_combout\,
	cout => \corr_long|gate6|Add7~5\);

-- Location: LCCOMB_X15_Y7_N22
\corr_long|gate6|Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~6_combout\ = (\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ & (\corr_long|gate6|Add7~5\ & VCC)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ & (!\corr_long|gate6|Add7~5\)))) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\ & ((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ & 
-- (!\corr_long|gate6|Add7~5\)) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ & ((\corr_long|gate6|Add7~5\) # (GND)))))
-- \corr_long|gate6|Add7~7\ = CARRY((\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\ & (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\ & !\corr_long|gate6|Add7~5\)) # 
-- (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\ & ((!\corr_long|gate6|Add7~5\) # (!\corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117\,
	datab => \corr_long|gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~5\,
	combout => \corr_long|gate6|Add7~6_combout\,
	cout => \corr_long|gate6|Add7~7\);

-- Location: LCCOMB_X15_Y7_N30
\corr_long|gate6|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~14_combout\ = (\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ & (\corr_long|gate6|Add7~13\ & VCC)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ & (!\corr_long|gate6|Add7~13\)))) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\ & ((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ & 
-- (!\corr_long|gate6|Add7~13\)) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ & ((\corr_long|gate6|Add7~13\) # (GND)))))
-- \corr_long|gate6|Add7~15\ = CARRY((\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\ & (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\ & !\corr_long|gate6|Add7~13\)) # 
-- (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\ & ((!\corr_long|gate6|Add7~13\) # (!\corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109\,
	datab => \corr_long|gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~13\,
	combout => \corr_long|gate6|Add7~14_combout\,
	cout => \corr_long|gate6|Add7~15\);

-- Location: LCCOMB_X14_Y6_N14
\corr_long|gate6|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~0_combout\ = (\corr_long|gate6|Add7~0_combout\ & (\corr_long|gate6|Add5~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add7~0_combout\ & (\corr_long|gate6|Add5~0_combout\ & VCC))
-- \corr_long|gate6|Add6~1\ = CARRY((\corr_long|gate6|Add7~0_combout\ & \corr_long|gate6|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~0_combout\,
	datab => \corr_long|gate6|Add5~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add6~0_combout\,
	cout => \corr_long|gate6|Add6~1\);

-- Location: LCCOMB_X14_Y6_N18
\corr_long|gate6|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~4_combout\ = ((\corr_long|gate6|Add5~4_combout\ $ (\corr_long|gate6|Add7~4_combout\ $ (!\corr_long|gate6|Add6~3\)))) # (GND)
-- \corr_long|gate6|Add6~5\ = CARRY((\corr_long|gate6|Add5~4_combout\ & ((\corr_long|gate6|Add7~4_combout\) # (!\corr_long|gate6|Add6~3\))) # (!\corr_long|gate6|Add5~4_combout\ & (\corr_long|gate6|Add7~4_combout\ & !\corr_long|gate6|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~4_combout\,
	datab => \corr_long|gate6|Add7~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~3\,
	combout => \corr_long|gate6|Add6~4_combout\,
	cout => \corr_long|gate6|Add6~5\);

-- Location: LCCOMB_X14_Y6_N20
\corr_long|gate6|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~6_combout\ = (\corr_long|gate6|Add5~6_combout\ & ((\corr_long|gate6|Add7~6_combout\ & (\corr_long|gate6|Add6~5\ & VCC)) # (!\corr_long|gate6|Add7~6_combout\ & (!\corr_long|gate6|Add6~5\)))) # (!\corr_long|gate6|Add5~6_combout\ & 
-- ((\corr_long|gate6|Add7~6_combout\ & (!\corr_long|gate6|Add6~5\)) # (!\corr_long|gate6|Add7~6_combout\ & ((\corr_long|gate6|Add6~5\) # (GND)))))
-- \corr_long|gate6|Add6~7\ = CARRY((\corr_long|gate6|Add5~6_combout\ & (!\corr_long|gate6|Add7~6_combout\ & !\corr_long|gate6|Add6~5\)) # (!\corr_long|gate6|Add5~6_combout\ & ((!\corr_long|gate6|Add6~5\) # (!\corr_long|gate6|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~6_combout\,
	datab => \corr_long|gate6|Add7~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~5\,
	combout => \corr_long|gate6|Add6~6_combout\,
	cout => \corr_long|gate6|Add6~7\);

-- Location: LCCOMB_X14_Y6_N22
\corr_long|gate6|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~8_combout\ = ((\corr_long|gate6|Add7~8_combout\ $ (\corr_long|gate6|Add5~8_combout\ $ (!\corr_long|gate6|Add6~7\)))) # (GND)
-- \corr_long|gate6|Add6~9\ = CARRY((\corr_long|gate6|Add7~8_combout\ & ((\corr_long|gate6|Add5~8_combout\) # (!\corr_long|gate6|Add6~7\))) # (!\corr_long|gate6|Add7~8_combout\ & (\corr_long|gate6|Add5~8_combout\ & !\corr_long|gate6|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~8_combout\,
	datab => \corr_long|gate6|Add5~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~7\,
	combout => \corr_long|gate6|Add6~8_combout\,
	cout => \corr_long|gate6|Add6~9\);

-- Location: LCCOMB_X14_Y6_N24
\corr_long|gate6|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~10_combout\ = (\corr_long|gate6|Add7~10_combout\ & ((\corr_long|gate6|Add5~10_combout\ & (\corr_long|gate6|Add6~9\ & VCC)) # (!\corr_long|gate6|Add5~10_combout\ & (!\corr_long|gate6|Add6~9\)))) # (!\corr_long|gate6|Add7~10_combout\ & 
-- ((\corr_long|gate6|Add5~10_combout\ & (!\corr_long|gate6|Add6~9\)) # (!\corr_long|gate6|Add5~10_combout\ & ((\corr_long|gate6|Add6~9\) # (GND)))))
-- \corr_long|gate6|Add6~11\ = CARRY((\corr_long|gate6|Add7~10_combout\ & (!\corr_long|gate6|Add5~10_combout\ & !\corr_long|gate6|Add6~9\)) # (!\corr_long|gate6|Add7~10_combout\ & ((!\corr_long|gate6|Add6~9\) # (!\corr_long|gate6|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~10_combout\,
	datab => \corr_long|gate6|Add5~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~9\,
	combout => \corr_long|gate6|Add6~10_combout\,
	cout => \corr_long|gate6|Add6~11\);

-- Location: LCCOMB_X14_Y6_N28
\corr_long|gate6|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~14_combout\ = (\corr_long|gate6|Add5~14_combout\ & ((\corr_long|gate6|Add7~14_combout\ & (\corr_long|gate6|Add6~13\ & VCC)) # (!\corr_long|gate6|Add7~14_combout\ & (!\corr_long|gate6|Add6~13\)))) # (!\corr_long|gate6|Add5~14_combout\ 
-- & ((\corr_long|gate6|Add7~14_combout\ & (!\corr_long|gate6|Add6~13\)) # (!\corr_long|gate6|Add7~14_combout\ & ((\corr_long|gate6|Add6~13\) # (GND)))))
-- \corr_long|gate6|Add6~15\ = CARRY((\corr_long|gate6|Add5~14_combout\ & (!\corr_long|gate6|Add7~14_combout\ & !\corr_long|gate6|Add6~13\)) # (!\corr_long|gate6|Add5~14_combout\ & ((!\corr_long|gate6|Add6~13\) # (!\corr_long|gate6|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add5~14_combout\,
	datab => \corr_long|gate6|Add7~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~13\,
	combout => \corr_long|gate6|Add6~14_combout\,
	cout => \corr_long|gate6|Add6~15\);

-- Location: LCCOMB_X14_Y6_N30
\corr_long|gate6|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~16_combout\ = ((\corr_long|gate6|Add7~16_combout\ $ (\corr_long|gate6|Add5~16_combout\ $ (!\corr_long|gate6|Add6~15\)))) # (GND)
-- \corr_long|gate6|Add6~17\ = CARRY((\corr_long|gate6|Add7~16_combout\ & ((\corr_long|gate6|Add5~16_combout\) # (!\corr_long|gate6|Add6~15\))) # (!\corr_long|gate6|Add7~16_combout\ & (\corr_long|gate6|Add5~16_combout\ & !\corr_long|gate6|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~16_combout\,
	datab => \corr_long|gate6|Add5~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~15\,
	combout => \corr_long|gate6|Add6~16_combout\,
	cout => \corr_long|gate6|Add6~17\);

-- Location: LCCOMB_X14_Y5_N0
\corr_long|gate6|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~18_combout\ = (\corr_long|gate6|Add7~18_combout\ & ((\corr_long|gate6|Add5~18_combout\ & (\corr_long|gate6|Add6~17\ & VCC)) # (!\corr_long|gate6|Add5~18_combout\ & (!\corr_long|gate6|Add6~17\)))) # (!\corr_long|gate6|Add7~18_combout\ 
-- & ((\corr_long|gate6|Add5~18_combout\ & (!\corr_long|gate6|Add6~17\)) # (!\corr_long|gate6|Add5~18_combout\ & ((\corr_long|gate6|Add6~17\) # (GND)))))
-- \corr_long|gate6|Add6~19\ = CARRY((\corr_long|gate6|Add7~18_combout\ & (!\corr_long|gate6|Add5~18_combout\ & !\corr_long|gate6|Add6~17\)) # (!\corr_long|gate6|Add7~18_combout\ & ((!\corr_long|gate6|Add6~17\) # (!\corr_long|gate6|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~18_combout\,
	datab => \corr_long|gate6|Add5~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~17\,
	combout => \corr_long|gate6|Add6~18_combout\,
	cout => \corr_long|gate6|Add6~19\);

-- Location: LCCOMB_X13_Y6_N16
\corr_long|gate6|Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~2_combout\ = (\corr_long|gate6|Add6~2_combout\ & ((\corr_long|gate6|Add10~2_combout\ & (\corr_long|gate6|Add8~1\ & VCC)) # (!\corr_long|gate6|Add10~2_combout\ & (!\corr_long|gate6|Add8~1\)))) # (!\corr_long|gate6|Add6~2_combout\ & 
-- ((\corr_long|gate6|Add10~2_combout\ & (!\corr_long|gate6|Add8~1\)) # (!\corr_long|gate6|Add10~2_combout\ & ((\corr_long|gate6|Add8~1\) # (GND)))))
-- \corr_long|gate6|Add8~3\ = CARRY((\corr_long|gate6|Add6~2_combout\ & (!\corr_long|gate6|Add10~2_combout\ & !\corr_long|gate6|Add8~1\)) # (!\corr_long|gate6|Add6~2_combout\ & ((!\corr_long|gate6|Add8~1\) # (!\corr_long|gate6|Add10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~2_combout\,
	datab => \corr_long|gate6|Add10~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~1\,
	combout => \corr_long|gate6|Add8~2_combout\,
	cout => \corr_long|gate6|Add8~3\);

-- Location: LCCOMB_X13_Y6_N20
\corr_long|gate6|Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~6_combout\ = (\corr_long|gate6|Add10~6_combout\ & ((\corr_long|gate6|Add6~6_combout\ & (\corr_long|gate6|Add8~5\ & VCC)) # (!\corr_long|gate6|Add6~6_combout\ & (!\corr_long|gate6|Add8~5\)))) # (!\corr_long|gate6|Add10~6_combout\ & 
-- ((\corr_long|gate6|Add6~6_combout\ & (!\corr_long|gate6|Add8~5\)) # (!\corr_long|gate6|Add6~6_combout\ & ((\corr_long|gate6|Add8~5\) # (GND)))))
-- \corr_long|gate6|Add8~7\ = CARRY((\corr_long|gate6|Add10~6_combout\ & (!\corr_long|gate6|Add6~6_combout\ & !\corr_long|gate6|Add8~5\)) # (!\corr_long|gate6|Add10~6_combout\ & ((!\corr_long|gate6|Add8~5\) # (!\corr_long|gate6|Add6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~6_combout\,
	datab => \corr_long|gate6|Add6~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~5\,
	combout => \corr_long|gate6|Add8~6_combout\,
	cout => \corr_long|gate6|Add8~7\);

-- Location: LCCOMB_X13_Y6_N26
\corr_long|gate6|Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~12_combout\ = ((\corr_long|gate6|Add6~12_combout\ $ (\corr_long|gate6|Add10~12_combout\ $ (!\corr_long|gate6|Add8~11\)))) # (GND)
-- \corr_long|gate6|Add8~13\ = CARRY((\corr_long|gate6|Add6~12_combout\ & ((\corr_long|gate6|Add10~12_combout\) # (!\corr_long|gate6|Add8~11\))) # (!\corr_long|gate6|Add6~12_combout\ & (\corr_long|gate6|Add10~12_combout\ & !\corr_long|gate6|Add8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~12_combout\,
	datab => \corr_long|gate6|Add10~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~11\,
	combout => \corr_long|gate6|Add8~12_combout\,
	cout => \corr_long|gate6|Add8~13\);

-- Location: LCCOMB_X13_Y5_N2
\corr_long|gate6|Add8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~20_combout\ = ((\corr_long|gate6|Add6~20_combout\ $ (\corr_long|gate6|Add10~20_combout\ $ (!\corr_long|gate6|Add8~19\)))) # (GND)
-- \corr_long|gate6|Add8~21\ = CARRY((\corr_long|gate6|Add6~20_combout\ & ((\corr_long|gate6|Add10~20_combout\) # (!\corr_long|gate6|Add8~19\))) # (!\corr_long|gate6|Add6~20_combout\ & (\corr_long|gate6|Add10~20_combout\ & !\corr_long|gate6|Add8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~20_combout\,
	datab => \corr_long|gate6|Add10~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~19\,
	combout => \corr_long|gate6|Add8~20_combout\,
	cout => \corr_long|gate6|Add8~21\);

-- Location: LCCOMB_X18_Y8_N8
\corr_long|input_adc_6[32]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[32]~96_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(72))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(72),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(0),
	combout => \corr_long|input_adc_6[32]~96_combout\);

-- Location: LCCOMB_X10_Y9_N16
\corr_long|input_adc_6[33]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[33]~97_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(73))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(73),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(1),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[33]~97_combout\);

-- Location: LCCOMB_X12_Y5_N16
\corr_long|input_adc_6[34]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[34]~98_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(74))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(74),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(2),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[34]~98_combout\);

-- Location: LCCOMB_X14_Y4_N14
\corr_long|input_adc_6[35]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[35]~99_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(75)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(3),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(75),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[35]~99_combout\);

-- Location: LCCOMB_X15_Y4_N28
\corr_long|input_adc_6[36]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[36]~100_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(76)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(4),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(76),
	combout => \corr_long|input_adc_6[36]~100_combout\);

-- Location: LCCOMB_X17_Y4_N28
\corr_long|input_adc_6[37]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[37]~101_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(77))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(77),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(5),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[37]~101_combout\);

-- Location: LCCOMB_X14_Y4_N12
\corr_long|input_adc_6[38]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[38]~102_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(78))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(78),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(6),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[38]~102_combout\);

-- Location: LCCOMB_X17_Y4_N30
\corr_long|input_adc_6[39]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[39]~103_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(79))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(79),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(7),
	combout => \corr_long|input_adc_6[39]~103_combout\);

-- Location: LCCOMB_X22_Y2_N22
\corr_long|input_func_66[32]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[32]~96_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(0) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(0),
	combout => \corr_long|input_func_66[32]~96_combout\);

-- Location: LCCOMB_X22_Y2_N18
\corr_long|input_func_66[33]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[33]~97_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(1) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(1),
	combout => \corr_long|input_func_66[33]~97_combout\);

-- Location: LCCOMB_X22_Y2_N24
\corr_long|input_func_66[34]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[34]~98_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(2) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(2),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[34]~98_combout\);

-- Location: LCCOMB_X20_Y4_N20
\corr_long|input_func_66[35]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[35]~99_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(3) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(3),
	combout => \corr_long|input_func_66[35]~99_combout\);

-- Location: LCCOMB_X22_Y2_N12
\corr_long|input_func_66[36]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[36]~100_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(4) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(4),
	combout => \corr_long|input_func_66[36]~100_combout\);

-- Location: LCCOMB_X22_Y2_N20
\corr_long|input_func_66[37]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[37]~101_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(5) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(5),
	combout => \corr_long|input_func_66[37]~101_combout\);

-- Location: LCCOMB_X20_Y4_N22
\corr_long|input_func_66[38]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[38]~102_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(6) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(6),
	combout => \corr_long|input_func_66[38]~102_combout\);

-- Location: LCCOMB_X22_Y2_N26
\corr_long|input_func_66[39]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[39]~103_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(7) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(7),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[39]~103_combout\);

-- Location: DSPMULT_X16_Y4_N1
\corr_long|gate6|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y4_N3
\corr_long|gate6|output[9]_OTERM43_OTERM195_NEW_REG816\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\);

-- Location: LCFF_X17_Y4_N1
\corr_long|gate6|output[8]_OTERM41_OTERM193_NEW_REG818\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM193_OTERM819\);

-- Location: LCFF_X17_Y5_N31
\corr_long|gate6|output[7]_OTERM39_OTERM191_NEW_REG820\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\);

-- Location: LCFF_X17_Y5_N29
\corr_long|gate6|output[6]_OTERM37_OTERM189_NEW_REG822\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM189_OTERM823\);

-- Location: LCFF_X17_Y5_N27
\corr_long|gate6|output[5]_OTERM35_OTERM187_NEW_REG824\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\);

-- Location: LCCOMB_X15_Y9_N14
\corr_long|input_adc_6[40]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[40]~88_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(80))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(80),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(8),
	combout => \corr_long|input_adc_6[40]~88_combout\);

-- Location: LCCOMB_X12_Y5_N14
\corr_long|input_adc_6[41]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[41]~89_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(81)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(9),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(81),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[41]~89_combout\);

-- Location: LCCOMB_X15_Y5_N8
\corr_long|input_adc_6[42]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[42]~90_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(82))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(82),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_adc_6[42]~90_combout\);

-- Location: LCCOMB_X15_Y5_N10
\corr_long|input_adc_6[43]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[43]~91_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(83)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(11),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(83),
	combout => \corr_long|input_adc_6[43]~91_combout\);

-- Location: LCCOMB_X15_Y5_N6
\corr_long|input_adc_6[44]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[44]~92_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(84))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(84),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(12),
	combout => \corr_long|input_adc_6[44]~92_combout\);

-- Location: LCCOMB_X12_Y6_N16
\corr_long|input_adc_6[45]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[45]~93_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(85)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(13),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(85),
	combout => \corr_long|input_adc_6[45]~93_combout\);

-- Location: LCCOMB_X13_Y5_N24
\corr_long|input_adc_6[46]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[46]~94_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(86))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(86),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(14),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[46]~94_combout\);

-- Location: LCCOMB_X12_Y9_N2
\corr_long|input_adc_6[47]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[47]~95_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(87))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(87),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(15),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[47]~95_combout\);

-- Location: M4K_X23_Y9
\ram3|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000004000100000004100000004000002AA8000002AAAA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y5_N16
\corr_long|input_func_66[40]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[40]~88_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(8) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(8),
	combout => \corr_long|input_func_66[40]~88_combout\);

-- Location: LCCOMB_X20_Y5_N8
\corr_long|input_func_66[41]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[41]~89_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(9) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(9),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[41]~89_combout\);

-- Location: LCCOMB_X22_Y9_N8
\corr_long|input_func_66[42]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[42]~90_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(10) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(10),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[42]~90_combout\);

-- Location: LCCOMB_X20_Y5_N10
\corr_long|input_func_66[43]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[43]~91_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(11) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(11),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[43]~91_combout\);

-- Location: LCCOMB_X20_Y5_N2
\corr_long|input_func_66[44]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[44]~92_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(12) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(12),
	combout => \corr_long|input_func_66[44]~92_combout\);

-- Location: LCCOMB_X20_Y9_N4
\corr_long|input_func_66[45]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[45]~93_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(13) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(13),
	combout => \corr_long|input_func_66[45]~93_combout\);

-- Location: LCCOMB_X20_Y5_N28
\corr_long|input_func_66[46]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[46]~94_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(14) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_a\(14),
	combout => \corr_long|input_func_66[46]~94_combout\);

-- Location: LCCOMB_X20_Y5_N14
\corr_long|input_func_66[47]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[47]~95_combout\ = (\ram3|altsyncram_component|auto_generated|q_a\(15) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_a\(15),
	combout => \corr_long|input_func_66[47]~95_combout\);

-- Location: DSPMULT_X16_Y5_N0
\corr_long|gate6|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y5_N0
\corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795~feeder_combout\);

-- Location: LCFF_X17_Y5_N1
\corr_long|gate6|output[4]_OTERM33_OTERM185_NEW_REG794\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM185_OTERM795\);

-- Location: LCFF_X17_Y5_N23
\corr_long|gate6|output[3]_OTERM31_OTERM183_NEW_REG828\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\);

-- Location: LCFF_X17_Y5_N5
\corr_long|gate6|output[2]_OTERM29_OTERM181_NEW_REG798\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM181_OTERM799\);

-- Location: LCFF_X17_Y5_N19
\corr_long|gate6|output[1]_OTERM27_OTERM179_NEW_REG832\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM179_OTERM833\);

-- Location: LCFF_X17_Y5_N3
\corr_long|gate6|output[0]_OTERM25_OTERM177_NEW_REG802\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\);

-- Location: LCCOMB_X17_Y5_N16
\corr_long|gate6|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~0_combout\ = (\corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\ & (\corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\ & 
-- (\corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\ & VCC))
-- \corr_long|gate6|Add3~1\ = CARRY((\corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\ & \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM835\,
	datab => \corr_long|gate6|output[0]_OTERM25_OTERM177_OTERM803\,
	datad => VCC,
	combout => \corr_long|gate6|Add3~0_combout\,
	cout => \corr_long|gate6|Add3~1\);

-- Location: LCCOMB_X17_Y5_N22
\corr_long|gate6|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~6_combout\ = (\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ & (\corr_long|gate6|Add3~5\ & VCC)) # (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ & 
-- (!\corr_long|gate6|Add3~5\)))) # (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ & (!\corr_long|gate6|Add3~5\)) # (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ & 
-- ((\corr_long|gate6|Add3~5\) # (GND)))))
-- \corr_long|gate6|Add3~7\ = CARRY((\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\ & (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\ & !\corr_long|gate6|Add3~5\)) # (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\ & 
-- ((!\corr_long|gate6|Add3~5\) # (!\corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM797\,
	datab => \corr_long|gate6|output[3]_OTERM31_OTERM183_OTERM829\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~5\,
	combout => \corr_long|gate6|Add3~6_combout\,
	cout => \corr_long|gate6|Add3~7\);

-- Location: LCCOMB_X17_Y5_N26
\corr_long|gate6|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~10_combout\ = (\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ & (\corr_long|gate6|Add3~9\ & VCC)) # (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ & 
-- (!\corr_long|gate6|Add3~9\)))) # (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ & (!\corr_long|gate6|Add3~9\)) # (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ & 
-- ((\corr_long|gate6|Add3~9\) # (GND)))))
-- \corr_long|gate6|Add3~11\ = CARRY((\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\ & (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\ & !\corr_long|gate6|Add3~9\)) # (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\ & 
-- ((!\corr_long|gate6|Add3~9\) # (!\corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM793\,
	datab => \corr_long|gate6|output[5]_OTERM35_OTERM187_OTERM825\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~9\,
	combout => \corr_long|gate6|Add3~10_combout\,
	cout => \corr_long|gate6|Add3~11\);

-- Location: LCCOMB_X17_Y5_N30
\corr_long|gate6|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~14_combout\ = (\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ & (\corr_long|gate6|Add3~13\ & VCC)) # (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ & 
-- (!\corr_long|gate6|Add3~13\)))) # (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ & (!\corr_long|gate6|Add3~13\)) # (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ & 
-- ((\corr_long|gate6|Add3~13\) # (GND)))))
-- \corr_long|gate6|Add3~15\ = CARRY((\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\ & (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\ & !\corr_long|gate6|Add3~13\)) # (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\ & 
-- ((!\corr_long|gate6|Add3~13\) # (!\corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM789\,
	datab => \corr_long|gate6|output[7]_OTERM39_OTERM191_OTERM821\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~13\,
	combout => \corr_long|gate6|Add3~14_combout\,
	cout => \corr_long|gate6|Add3~15\);

-- Location: LCCOMB_X17_Y4_N2
\corr_long|gate6|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~18_combout\ = (\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ & (\corr_long|gate6|Add3~17\ & VCC)) # (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ & 
-- (!\corr_long|gate6|Add3~17\)))) # (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ & (!\corr_long|gate6|Add3~17\)) # (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ & 
-- ((\corr_long|gate6|Add3~17\) # (GND)))))
-- \corr_long|gate6|Add3~19\ = CARRY((\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\ & (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\ & !\corr_long|gate6|Add3~17\)) # (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\ & 
-- ((!\corr_long|gate6|Add3~17\) # (!\corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM785\,
	datab => \corr_long|gate6|output[9]_OTERM43_OTERM195_OTERM817\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~17\,
	combout => \corr_long|gate6|Add3~18_combout\,
	cout => \corr_long|gate6|Add3~19\);

-- Location: LCCOMB_X18_Y8_N22
\corr_long|input_adc_6[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[0]~64_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(40))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(96))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(40),
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(96),
	combout => \corr_long|input_adc_6[0]~64_combout\);

-- Location: LCCOMB_X14_Y8_N20
\corr_long|input_adc_6[1]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[1]~65_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(41))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(97))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(41),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(97),
	combout => \corr_long|input_adc_6[1]~65_combout\);

-- Location: LCCOMB_X19_Y8_N4
\corr_long|input_adc_6[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[2]~66_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(42)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(98)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(98),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(42),
	combout => \corr_long|input_adc_6[2]~66_combout\);

-- Location: LCCOMB_X13_Y8_N24
\corr_long|input_adc_6[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[3]~67_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(43))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(99))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(43),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(99),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[3]~67_combout\);

-- Location: LCCOMB_X17_Y6_N22
\corr_long|input_adc_6[4]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[4]~68_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(44))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(100))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(44),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(100),
	combout => \corr_long|input_adc_6[4]~68_combout\);

-- Location: LCCOMB_X14_Y7_N24
\corr_long|input_adc_6[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[5]~69_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(45))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(101))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(45),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(101),
	combout => \corr_long|input_adc_6[5]~69_combout\);

-- Location: LCCOMB_X14_Y4_N16
\corr_long|input_adc_6[6]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[6]~70_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(46))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(102))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(46),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(102),
	combout => \corr_long|input_adc_6[6]~70_combout\);

-- Location: LCCOMB_X12_Y11_N24
\corr_long|input_adc_6[7]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[7]~71_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(47))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(103))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(47),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(103),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[7]~71_combout\);

-- Location: LCCOMB_X20_Y3_N20
\corr_long|input_func_66[0]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[0]~64_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(96) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(96),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[0]~64_combout\);

-- Location: LCCOMB_X20_Y3_N6
\corr_long|input_func_66[1]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[1]~65_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(97) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(97),
	combout => \corr_long|input_func_66[1]~65_combout\);

-- Location: LCCOMB_X20_Y3_N4
\corr_long|input_func_66[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[2]~66_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(98) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(98),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[2]~66_combout\);

-- Location: LCCOMB_X20_Y3_N24
\corr_long|input_func_66[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[3]~67_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(99) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(99),
	combout => \corr_long|input_func_66[3]~67_combout\);

-- Location: M4K_X23_Y6
\ram3|altsyncram_component|auto_generated|ram_block1a100\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000000004000000000100000000100000002AA0000002AA",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 100,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 100,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y6_N8
\corr_long|input_func_66[4]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[4]~68_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(100) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(100),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[4]~68_combout\);

-- Location: LCCOMB_X22_Y6_N20
\corr_long|input_func_66[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[5]~69_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(101) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(101),
	combout => \corr_long|input_func_66[5]~69_combout\);

-- Location: LCCOMB_X22_Y6_N18
\corr_long|input_func_66[6]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[6]~70_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(102) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(102),
	combout => \corr_long|input_func_66[6]~70_combout\);

-- Location: LCCOMB_X22_Y6_N12
\corr_long|input_func_66[7]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[7]~71_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(103) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(103),
	combout => \corr_long|input_func_66[7]~71_combout\);

-- Location: DSPMULT_X16_Y3_N1
\corr_long|gate6|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y2_N1
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_NEW_REG1202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\);

-- Location: LCFF_X17_Y3_N31
\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_NEW_REG1204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205\);

-- Location: LCFF_X17_Y3_N29
\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_NEW_REG1206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\);

-- Location: LCFF_X17_Y3_N27
\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_NEW_REG1208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\);

-- Location: LCCOMB_X15_Y6_N28
\corr_long|input_adc_6[8]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[8]~56_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(48))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(104))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(48),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(104),
	combout => \corr_long|input_adc_6[8]~56_combout\);

-- Location: LCCOMB_X14_Y6_N0
\corr_long|input_adc_6[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[9]~57_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(49))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(105))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(49),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(105),
	combout => \corr_long|input_adc_6[9]~57_combout\);

-- Location: LCCOMB_X19_Y8_N16
\corr_long|input_adc_6[10]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[10]~58_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(50)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(106)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(106),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(50),
	combout => \corr_long|input_adc_6[10]~58_combout\);

-- Location: LCCOMB_X19_Y6_N28
\corr_long|input_adc_6[11]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[11]~59_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(51))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(107))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(51),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(107),
	combout => \corr_long|input_adc_6[11]~59_combout\);

-- Location: LCCOMB_X17_Y6_N18
\corr_long|input_adc_6[12]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[12]~60_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(52)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(108)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(108),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(52),
	combout => \corr_long|input_adc_6[12]~60_combout\);

-- Location: LCCOMB_X12_Y6_N26
\corr_long|input_adc_6[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[13]~61_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(53)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(109)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(109),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(53),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[13]~61_combout\);

-- Location: LCCOMB_X12_Y7_N16
\corr_long|input_adc_6[14]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[14]~62_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(54))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(110))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(54),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(110),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[14]~62_combout\);

-- Location: LCCOMB_X13_Y6_N12
\corr_long|input_adc_6[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[15]~63_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(55))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(111))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(55),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(111),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[15]~63_combout\);

-- Location: LCCOMB_X20_Y3_N2
\corr_long|input_func_66[8]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[8]~56_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(104) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(104),
	combout => \corr_long|input_func_66[8]~56_combout\);

-- Location: LCCOMB_X20_Y3_N30
\corr_long|input_func_66[9]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[9]~57_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(105) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(105),
	combout => \corr_long|input_func_66[9]~57_combout\);

-- Location: LCCOMB_X20_Y3_N8
\corr_long|input_func_66[10]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[10]~58_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(106) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(106),
	combout => \corr_long|input_func_66[10]~58_combout\);

-- Location: LCCOMB_X20_Y3_N26
\corr_long|input_func_66[11]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[11]~59_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(107) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(107),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[11]~59_combout\);

-- Location: LCCOMB_X22_Y3_N22
\corr_long|input_func_66[12]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[12]~60_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(108) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(108),
	combout => \corr_long|input_func_66[12]~60_combout\);

-- Location: LCCOMB_X22_Y3_N2
\corr_long|input_func_66[13]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[13]~61_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(109) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(109),
	combout => \corr_long|input_func_66[13]~61_combout\);

-- Location: LCCOMB_X20_Y3_N12
\corr_long|input_func_66[14]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[14]~62_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(110) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(110),
	combout => \corr_long|input_func_66[14]~62_combout\);

-- Location: LCCOMB_X20_Y3_N10
\corr_long|input_func_66[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[15]~63_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(111) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(111),
	combout => \corr_long|input_func_66[15]~63_combout\);

-- Location: DSPMULT_X16_Y3_N0
\corr_long|gate6|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y3_N14
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179~feeder_combout\);

-- Location: LCFF_X17_Y3_N15
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_NEW_REG1178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\);

-- Location: LCFF_X17_Y3_N23
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_NEW_REG1212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\);

-- Location: LCFF_X17_Y3_N1
\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_NEW_REG1182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult1|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183\);

-- Location: LCFF_X17_Y3_N19
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_NEW_REG1216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\);

-- Location: LCCOMB_X17_Y3_N8
\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187~feeder_combout\ = \corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult1|auto_generated|mac_out2~dataout\,
	combout => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187~feeder_combout\);

-- Location: LCFF_X17_Y3_N9
\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_NEW_REG1186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\);

-- Location: LCCOMB_X17_Y3_N16
\corr_long|gate6|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~0_combout\ = (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\ & (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\ $ (VCC))) # (!\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\ & 
-- (\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\ & VCC))
-- \corr_long|gate6|Add0~1\ = CARRY((\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\ & \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219\,
	datab => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187\,
	datad => VCC,
	combout => \corr_long|gate6|Add0~0_combout\,
	cout => \corr_long|gate6|Add0~1\);

-- Location: LCCOMB_X17_Y3_N18
\corr_long|gate6|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~2_combout\ = (\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ & (\corr_long|gate6|Add0~1\ & VCC)) # 
-- (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ & (!\corr_long|gate6|Add0~1\)))) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\ & ((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ & 
-- (!\corr_long|gate6|Add0~1\)) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ & ((\corr_long|gate6|Add0~1\) # (GND)))))
-- \corr_long|gate6|Add0~3\ = CARRY((\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\ & (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\ & !\corr_long|gate6|Add0~1\)) # 
-- (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\ & ((!\corr_long|gate6|Add0~1\) # (!\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185\,
	datab => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~1\,
	combout => \corr_long|gate6|Add0~2_combout\,
	cout => \corr_long|gate6|Add0~3\);

-- Location: LCCOMB_X17_Y3_N22
\corr_long|gate6|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~6_combout\ = (\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ & (\corr_long|gate6|Add0~5\ & VCC)) # 
-- (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ & (!\corr_long|gate6|Add0~5\)))) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\ & ((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ & 
-- (!\corr_long|gate6|Add0~5\)) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ & ((\corr_long|gate6|Add0~5\) # (GND)))))
-- \corr_long|gate6|Add0~7\ = CARRY((\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\ & (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\ & !\corr_long|gate6|Add0~5\)) # 
-- (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\ & ((!\corr_long|gate6|Add0~5\) # (!\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181\,
	datab => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~5\,
	combout => \corr_long|gate6|Add0~6_combout\,
	cout => \corr_long|gate6|Add0~7\);

-- Location: LCCOMB_X17_Y3_N24
\corr_long|gate6|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~8_combout\ = ((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\ $ (\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\ $ (!\corr_long|gate6|Add0~7\)))) # (GND)
-- \corr_long|gate6|Add0~9\ = CARRY((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\ & ((\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\) # (!\corr_long|gate6|Add0~7\))) # 
-- (!\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\ & (\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\ & !\corr_long|gate6|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211\,
	datab => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~7\,
	combout => \corr_long|gate6|Add0~8_combout\,
	cout => \corr_long|gate6|Add0~9\);

-- Location: LCCOMB_X17_Y3_N26
\corr_long|gate6|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~10_combout\ = (\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ & (\corr_long|gate6|Add0~9\ & VCC)) # 
-- (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ & (!\corr_long|gate6|Add0~9\)))) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\ & ((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ & 
-- (!\corr_long|gate6|Add0~9\)) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ & ((\corr_long|gate6|Add0~9\) # (GND)))))
-- \corr_long|gate6|Add0~11\ = CARRY((\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\ & (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\ & !\corr_long|gate6|Add0~9\)) # 
-- (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\ & ((!\corr_long|gate6|Add0~9\) # (!\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177\,
	datab => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~9\,
	combout => \corr_long|gate6|Add0~10_combout\,
	cout => \corr_long|gate6|Add0~11\);

-- Location: LCCOMB_X17_Y3_N28
\corr_long|gate6|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~12_combout\ = ((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\ $ (\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\ $ (!\corr_long|gate6|Add0~11\)))) # (GND)
-- \corr_long|gate6|Add0~13\ = CARRY((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\ & ((\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\) # (!\corr_long|gate6|Add0~11\))) # 
-- (!\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\ & (\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\ & !\corr_long|gate6|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175\,
	datab => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~11\,
	combout => \corr_long|gate6|Add0~12_combout\,
	cout => \corr_long|gate6|Add0~13\);

-- Location: LCCOMB_X17_Y2_N0
\corr_long|gate6|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add0~16_combout\ = ((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\ $ (\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\ $ (!\corr_long|gate6|Add0~15\)))) # (GND)
-- \corr_long|gate6|Add0~17\ = CARRY((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\ & ((\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\) # (!\corr_long|gate6|Add0~15\))) # 
-- (!\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\ & (\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\ & !\corr_long|gate6|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171\,
	datab => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203\,
	datad => VCC,
	cin => \corr_long|gate6|Add0~15\,
	combout => \corr_long|gate6|Add0~16_combout\,
	cout => \corr_long|gate6|Add0~17\);

-- Location: LCCOMB_X14_Y8_N28
\corr_long|input_adc_6[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[16]~80_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(56))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(112))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(56),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(112),
	combout => \corr_long|input_adc_6[16]~80_combout\);

-- Location: LCCOMB_X10_Y9_N10
\corr_long|input_adc_6[17]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[17]~81_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(57))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(113))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(57),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(113),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[17]~81_combout\);

-- Location: LCCOMB_X12_Y9_N6
\corr_long|input_adc_6[18]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[18]~82_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(58)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(114)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(114),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(58),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[18]~82_combout\);

-- Location: LCCOMB_X12_Y4_N28
\corr_long|input_adc_6[19]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[19]~83_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(59))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(115))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(59),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(115),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[19]~83_combout\);

-- Location: LCCOMB_X18_Y9_N4
\corr_long|input_adc_6[20]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[20]~84_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(60)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(116)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(116),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(60),
	combout => \corr_long|input_adc_6[20]~84_combout\);

-- Location: LCCOMB_X14_Y7_N30
\corr_long|input_adc_6[21]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[21]~85_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(61))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(117))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(61),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(117),
	combout => \corr_long|input_adc_6[21]~85_combout\);

-- Location: LCCOMB_X15_Y6_N26
\corr_long|input_adc_6[22]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[22]~86_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(62))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(118))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(62),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(118),
	combout => \corr_long|input_adc_6[22]~86_combout\);

-- Location: LCCOMB_X15_Y5_N12
\corr_long|input_adc_6[23]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[23]~87_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(63))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(119))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(63),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(119),
	combout => \corr_long|input_adc_6[23]~87_combout\);

-- Location: LCCOMB_X22_Y6_N10
\corr_long|input_func_66[16]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[16]~80_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(112) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(112),
	combout => \corr_long|input_func_66[16]~80_combout\);

-- Location: LCCOMB_X22_Y6_N22
\corr_long|input_func_66[17]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[17]~81_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(113) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(113),
	combout => \corr_long|input_func_66[17]~81_combout\);

-- Location: LCCOMB_X20_Y6_N14
\corr_long|input_func_66[18]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[18]~82_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(114) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(114),
	combout => \corr_long|input_func_66[18]~82_combout\);

-- Location: LCCOMB_X20_Y6_N16
\corr_long|input_func_66[19]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[19]~83_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(115) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(115),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[19]~83_combout\);

-- Location: LCCOMB_X22_Y6_N6
\corr_long|input_func_66[20]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[20]~84_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(116) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(116),
	combout => \corr_long|input_func_66[20]~84_combout\);

-- Location: LCCOMB_X20_Y6_N0
\corr_long|input_func_66[21]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[21]~85_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(117) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(117),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[21]~85_combout\);

-- Location: M4K_X23_Y1
\ram3|altsyncram_component|auto_generated|ram_block1a118\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000000000000022",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Conv_func_data_wide.mif",
	init_file_layout => "port_a",
	logical_ram_name => "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 118,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 128,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 118,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 128,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbrewe => GND,
	clk0 => \CLK~clkctrl_outclk\,
	portadatain => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portbdatain => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAIN_bus\,
	portaaddr => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	portbaddr => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\,
	portbdataout => \ram3|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X20_Y6_N28
\corr_long|input_func_66[22]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[22]~86_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(118) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(118),
	combout => \corr_long|input_func_66[22]~86_combout\);

-- Location: LCCOMB_X20_Y6_N26
\corr_long|input_func_66[23]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[23]~87_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(119) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(119),
	combout => \corr_long|input_func_66[23]~87_combout\);

-- Location: DSPMULT_X16_Y6_N0
\corr_long|gate6|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y7_N31
\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_NEW_REG1076\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\);

-- Location: LCFF_X17_Y7_N29
\corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_NEW_REG1078\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079\);

-- Location: LCFF_X17_Y7_N27
\corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_NEW_REG1080\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081\);

-- Location: LCCOMB_X17_Y6_N26
\corr_long|input_adc_6[24]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[24]~72_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(64)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(120),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(64),
	combout => \corr_long|input_adc_6[24]~72_combout\);

-- Location: LCCOMB_X12_Y6_N30
\corr_long|input_adc_6[25]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[25]~73_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(65))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(121))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(65),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(121),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[25]~73_combout\);

-- Location: LCCOMB_X19_Y8_N26
\corr_long|input_adc_6[26]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[26]~74_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(66))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(122))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(66),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(122),
	combout => \corr_long|input_adc_6[26]~74_combout\);

-- Location: LCCOMB_X12_Y10_N14
\corr_long|input_adc_6[27]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[27]~75_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(67))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(123))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(67),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(123),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[27]~75_combout\);

-- Location: LCCOMB_X15_Y6_N22
\corr_long|input_adc_6[28]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[28]~76_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(68)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(124)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(124),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(68),
	combout => \corr_long|input_adc_6[28]~76_combout\);

-- Location: LCCOMB_X12_Y6_N24
\corr_long|input_adc_6[29]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[29]~77_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(69))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(125))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(69),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(125),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_6[29]~77_combout\);

-- Location: LCCOMB_X15_Y8_N18
\corr_long|input_adc_6[30]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[30]~78_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(70))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(70),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(126),
	combout => \corr_long|input_adc_6[30]~78_combout\);

-- Location: LCCOMB_X15_Y8_N22
\corr_long|input_adc_6[31]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_6[31]~79_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(71))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(127))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(71),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(127),
	combout => \corr_long|input_adc_6[31]~79_combout\);

-- Location: LCCOMB_X20_Y6_N4
\corr_long|input_func_66[24]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[24]~72_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(120) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(120),
	combout => \corr_long|input_func_66[24]~72_combout\);

-- Location: LCCOMB_X20_Y6_N30
\corr_long|input_func_66[25]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[25]~73_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(121) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(121),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_66[25]~73_combout\);

-- Location: LCCOMB_X20_Y6_N2
\corr_long|input_func_66[26]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[26]~74_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(122) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(122),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[26]~74_combout\);

-- Location: LCCOMB_X20_Y6_N24
\corr_long|input_func_66[27]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[27]~75_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(123) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(123),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[27]~75_combout\);

-- Location: LCCOMB_X20_Y6_N10
\corr_long|input_func_66[28]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[28]~76_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(124) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(124),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[28]~76_combout\);

-- Location: LCCOMB_X20_Y6_N18
\corr_long|input_func_66[29]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[29]~77_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(125) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(125),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_66[29]~77_combout\);

-- Location: LCCOMB_X20_Y6_N12
\corr_long|input_func_66[30]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[30]~78_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(126) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(126),
	combout => \corr_long|input_func_66[30]~78_combout\);

-- Location: LCCOMB_X20_Y6_N8
\corr_long|input_func_66[31]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_66[31]~79_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(127) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(127),
	combout => \corr_long|input_func_66[31]~79_combout\);

-- Location: DSPMULT_X16_Y6_N1
\corr_long|gate6|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate6|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y7_N8
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051~feeder_combout\);

-- Location: LCFF_X17_Y7_N9
\corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_NEW_REG1050\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051\);

-- Location: LCFF_X17_Y7_N23
\corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_NEW_REG1084\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085\);

-- Location: LCCOMB_X17_Y7_N0
\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055~feeder_combout\ = \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055~feeder_combout\);

-- Location: LCFF_X17_Y7_N1
\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_NEW_REG1054\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\);

-- Location: LCFF_X17_Y7_N19
\corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_NEW_REG1088\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089\);

-- Location: LCFF_X17_Y7_N3
\corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_NEW_REG1058\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059\);

-- Location: LCCOMB_X17_Y7_N20
\corr_long|gate6|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~4_combout\ = ((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\ $ (\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\ $ (!\corr_long|gate6|Add1~3\)))) # (GND)
-- \corr_long|gate6|Add1~5\ = CARRY((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\ & ((\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\) # (!\corr_long|gate6|Add1~3\))) # 
-- (!\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\ & (\corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\ & !\corr_long|gate6|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087\,
	datab => \corr_long|gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~3\,
	combout => \corr_long|gate6|Add1~4_combout\,
	cout => \corr_long|gate6|Add1~5\);

-- Location: LCCOMB_X17_Y7_N30
\corr_long|gate6|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~14_combout\ = (\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ & (\corr_long|gate6|Add1~13\ & VCC)) # 
-- (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ & (!\corr_long|gate6|Add1~13\)))) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\ & ((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ & 
-- (!\corr_long|gate6|Add1~13\)) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ & ((\corr_long|gate6|Add1~13\) # (GND)))))
-- \corr_long|gate6|Add1~15\ = CARRY((\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\ & (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\ & !\corr_long|gate6|Add1~13\)) # 
-- (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\ & ((!\corr_long|gate6|Add1~13\) # (!\corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045\,
	datab => \corr_long|gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~13\,
	combout => \corr_long|gate6|Add1~14_combout\,
	cout => \corr_long|gate6|Add1~15\);

-- Location: LCCOMB_X18_Y3_N16
\corr_long|gate6|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~2_combout\ = (\corr_long|gate6|Add1~2_combout\ & ((\corr_long|gate6|Add0~2_combout\ & (\corr_long|gate6|Add2~1\ & VCC)) # (!\corr_long|gate6|Add0~2_combout\ & (!\corr_long|gate6|Add2~1\)))) # (!\corr_long|gate6|Add1~2_combout\ & 
-- ((\corr_long|gate6|Add0~2_combout\ & (!\corr_long|gate6|Add2~1\)) # (!\corr_long|gate6|Add0~2_combout\ & ((\corr_long|gate6|Add2~1\) # (GND)))))
-- \corr_long|gate6|Add2~3\ = CARRY((\corr_long|gate6|Add1~2_combout\ & (!\corr_long|gate6|Add0~2_combout\ & !\corr_long|gate6|Add2~1\)) # (!\corr_long|gate6|Add1~2_combout\ & ((!\corr_long|gate6|Add2~1\) # (!\corr_long|gate6|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~2_combout\,
	datab => \corr_long|gate6|Add0~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~1\,
	combout => \corr_long|gate6|Add2~2_combout\,
	cout => \corr_long|gate6|Add2~3\);

-- Location: LCCOMB_X18_Y3_N18
\corr_long|gate6|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~4_combout\ = ((\corr_long|gate6|Add0~4_combout\ $ (\corr_long|gate6|Add1~4_combout\ $ (!\corr_long|gate6|Add2~3\)))) # (GND)
-- \corr_long|gate6|Add2~5\ = CARRY((\corr_long|gate6|Add0~4_combout\ & ((\corr_long|gate6|Add1~4_combout\) # (!\corr_long|gate6|Add2~3\))) # (!\corr_long|gate6|Add0~4_combout\ & (\corr_long|gate6|Add1~4_combout\ & !\corr_long|gate6|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add0~4_combout\,
	datab => \corr_long|gate6|Add1~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~3\,
	combout => \corr_long|gate6|Add2~4_combout\,
	cout => \corr_long|gate6|Add2~5\);

-- Location: LCCOMB_X18_Y3_N22
\corr_long|gate6|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~8_combout\ = ((\corr_long|gate6|Add1~8_combout\ $ (\corr_long|gate6|Add0~8_combout\ $ (!\corr_long|gate6|Add2~7\)))) # (GND)
-- \corr_long|gate6|Add2~9\ = CARRY((\corr_long|gate6|Add1~8_combout\ & ((\corr_long|gate6|Add0~8_combout\) # (!\corr_long|gate6|Add2~7\))) # (!\corr_long|gate6|Add1~8_combout\ & (\corr_long|gate6|Add0~8_combout\ & !\corr_long|gate6|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~8_combout\,
	datab => \corr_long|gate6|Add0~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~7\,
	combout => \corr_long|gate6|Add2~8_combout\,
	cout => \corr_long|gate6|Add2~9\);

-- Location: LCCOMB_X18_Y3_N26
\corr_long|gate6|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~12_combout\ = ((\corr_long|gate6|Add1~12_combout\ $ (\corr_long|gate6|Add0~12_combout\ $ (!\corr_long|gate6|Add2~11\)))) # (GND)
-- \corr_long|gate6|Add2~13\ = CARRY((\corr_long|gate6|Add1~12_combout\ & ((\corr_long|gate6|Add0~12_combout\) # (!\corr_long|gate6|Add2~11\))) # (!\corr_long|gate6|Add1~12_combout\ & (\corr_long|gate6|Add0~12_combout\ & !\corr_long|gate6|Add2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~12_combout\,
	datab => \corr_long|gate6|Add0~12_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~11\,
	combout => \corr_long|gate6|Add2~12_combout\,
	cout => \corr_long|gate6|Add2~13\);

-- Location: LCCOMB_X18_Y3_N30
\corr_long|gate6|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add2~16_combout\ = ((\corr_long|gate6|Add1~16_combout\ $ (\corr_long|gate6|Add0~16_combout\ $ (!\corr_long|gate6|Add2~15\)))) # (GND)
-- \corr_long|gate6|Add2~17\ = CARRY((\corr_long|gate6|Add1~16_combout\ & ((\corr_long|gate6|Add0~16_combout\) # (!\corr_long|gate6|Add2~15\))) # (!\corr_long|gate6|Add1~16_combout\ & (\corr_long|gate6|Add0~16_combout\ & !\corr_long|gate6|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add1~16_combout\,
	datab => \corr_long|gate6|Add0~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add2~15\,
	combout => \corr_long|gate6|Add2~16_combout\,
	cout => \corr_long|gate6|Add2~17\);

-- Location: LCCOMB_X10_Y3_N14
\corr_long|gate6|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~0_combout\ = (\corr_long|gate6|Add2~0_combout\ & (\corr_long|gate6|Add3~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add2~0_combout\ & (\corr_long|gate6|Add3~0_combout\ & VCC))
-- \corr_long|gate6|Add4~1\ = CARRY((\corr_long|gate6|Add2~0_combout\ & \corr_long|gate6|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~0_combout\,
	datab => \corr_long|gate6|Add3~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|Add4~0_combout\,
	cout => \corr_long|gate6|Add4~1\);

-- Location: LCCOMB_X10_Y3_N18
\corr_long|gate6|Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~4_combout\ = ((\corr_long|gate6|Add3~4_combout\ $ (\corr_long|gate6|Add2~4_combout\ $ (!\corr_long|gate6|Add4~3\)))) # (GND)
-- \corr_long|gate6|Add4~5\ = CARRY((\corr_long|gate6|Add3~4_combout\ & ((\corr_long|gate6|Add2~4_combout\) # (!\corr_long|gate6|Add4~3\))) # (!\corr_long|gate6|Add3~4_combout\ & (\corr_long|gate6|Add2~4_combout\ & !\corr_long|gate6|Add4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~4_combout\,
	datab => \corr_long|gate6|Add2~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~3\,
	combout => \corr_long|gate6|Add4~4_combout\,
	cout => \corr_long|gate6|Add4~5\);

-- Location: LCCOMB_X10_Y3_N22
\corr_long|gate6|Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~8_combout\ = ((\corr_long|gate6|Add3~8_combout\ $ (\corr_long|gate6|Add2~8_combout\ $ (!\corr_long|gate6|Add4~7\)))) # (GND)
-- \corr_long|gate6|Add4~9\ = CARRY((\corr_long|gate6|Add3~8_combout\ & ((\corr_long|gate6|Add2~8_combout\) # (!\corr_long|gate6|Add4~7\))) # (!\corr_long|gate6|Add3~8_combout\ & (\corr_long|gate6|Add2~8_combout\ & !\corr_long|gate6|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~8_combout\,
	datab => \corr_long|gate6|Add2~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~7\,
	combout => \corr_long|gate6|Add4~8_combout\,
	cout => \corr_long|gate6|Add4~9\);

-- Location: LCCOMB_X10_Y3_N24
\corr_long|gate6|Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~10_combout\ = (\corr_long|gate6|Add2~10_combout\ & ((\corr_long|gate6|Add3~10_combout\ & (\corr_long|gate6|Add4~9\ & VCC)) # (!\corr_long|gate6|Add3~10_combout\ & (!\corr_long|gate6|Add4~9\)))) # (!\corr_long|gate6|Add2~10_combout\ & 
-- ((\corr_long|gate6|Add3~10_combout\ & (!\corr_long|gate6|Add4~9\)) # (!\corr_long|gate6|Add3~10_combout\ & ((\corr_long|gate6|Add4~9\) # (GND)))))
-- \corr_long|gate6|Add4~11\ = CARRY((\corr_long|gate6|Add2~10_combout\ & (!\corr_long|gate6|Add3~10_combout\ & !\corr_long|gate6|Add4~9\)) # (!\corr_long|gate6|Add2~10_combout\ & ((!\corr_long|gate6|Add4~9\) # (!\corr_long|gate6|Add3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~10_combout\,
	datab => \corr_long|gate6|Add3~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~9\,
	combout => \corr_long|gate6|Add4~10_combout\,
	cout => \corr_long|gate6|Add4~11\);

-- Location: LCCOMB_X10_Y3_N28
\corr_long|gate6|Add4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~14_combout\ = (\corr_long|gate6|Add2~14_combout\ & ((\corr_long|gate6|Add3~14_combout\ & (\corr_long|gate6|Add4~13\ & VCC)) # (!\corr_long|gate6|Add3~14_combout\ & (!\corr_long|gate6|Add4~13\)))) # (!\corr_long|gate6|Add2~14_combout\ 
-- & ((\corr_long|gate6|Add3~14_combout\ & (!\corr_long|gate6|Add4~13\)) # (!\corr_long|gate6|Add3~14_combout\ & ((\corr_long|gate6|Add4~13\) # (GND)))))
-- \corr_long|gate6|Add4~15\ = CARRY((\corr_long|gate6|Add2~14_combout\ & (!\corr_long|gate6|Add3~14_combout\ & !\corr_long|gate6|Add4~13\)) # (!\corr_long|gate6|Add2~14_combout\ & ((!\corr_long|gate6|Add4~13\) # (!\corr_long|gate6|Add3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~14_combout\,
	datab => \corr_long|gate6|Add3~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~13\,
	combout => \corr_long|gate6|Add4~14_combout\,
	cout => \corr_long|gate6|Add4~15\);

-- Location: LCCOMB_X10_Y3_N30
\corr_long|gate6|Add4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~16_combout\ = ((\corr_long|gate6|Add3~16_combout\ $ (\corr_long|gate6|Add2~16_combout\ $ (!\corr_long|gate6|Add4~15\)))) # (GND)
-- \corr_long|gate6|Add4~17\ = CARRY((\corr_long|gate6|Add3~16_combout\ & ((\corr_long|gate6|Add2~16_combout\) # (!\corr_long|gate6|Add4~15\))) # (!\corr_long|gate6|Add3~16_combout\ & (\corr_long|gate6|Add2~16_combout\ & !\corr_long|gate6|Add4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~16_combout\,
	datab => \corr_long|gate6|Add2~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~15\,
	combout => \corr_long|gate6|Add4~16_combout\,
	cout => \corr_long|gate6|Add4~17\);

-- Location: LCCOMB_X10_Y2_N0
\corr_long|gate6|Add4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~18_combout\ = (\corr_long|gate6|Add2~18_combout\ & ((\corr_long|gate6|Add3~18_combout\ & (\corr_long|gate6|Add4~17\ & VCC)) # (!\corr_long|gate6|Add3~18_combout\ & (!\corr_long|gate6|Add4~17\)))) # (!\corr_long|gate6|Add2~18_combout\ 
-- & ((\corr_long|gate6|Add3~18_combout\ & (!\corr_long|gate6|Add4~17\)) # (!\corr_long|gate6|Add3~18_combout\ & ((\corr_long|gate6|Add4~17\) # (GND)))))
-- \corr_long|gate6|Add4~19\ = CARRY((\corr_long|gate6|Add2~18_combout\ & (!\corr_long|gate6|Add3~18_combout\ & !\corr_long|gate6|Add4~17\)) # (!\corr_long|gate6|Add2~18_combout\ & ((!\corr_long|gate6|Add4~17\) # (!\corr_long|gate6|Add3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~18_combout\,
	datab => \corr_long|gate6|Add3~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~17\,
	combout => \corr_long|gate6|Add4~18_combout\,
	cout => \corr_long|gate6|Add4~19\);

-- Location: LCCOMB_X9_Y6_N14
\corr_long|gate6|output[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[0]~19_combout\ = (\corr_long|gate6|Add8~0_combout\ & (\corr_long|gate6|Add4~0_combout\ $ (VCC))) # (!\corr_long|gate6|Add8~0_combout\ & (\corr_long|gate6|Add4~0_combout\ & VCC))
-- \corr_long|gate6|output[0]~20\ = CARRY((\corr_long|gate6|Add8~0_combout\ & \corr_long|gate6|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~0_combout\,
	datab => \corr_long|gate6|Add4~0_combout\,
	datad => VCC,
	combout => \corr_long|gate6|output[0]~19_combout\,
	cout => \corr_long|gate6|output[0]~20\);

-- Location: LCCOMB_X9_Y6_N16
\corr_long|gate6|output[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[1]~21_combout\ = (\corr_long|gate6|Add4~2_combout\ & ((\corr_long|gate6|Add8~2_combout\ & (\corr_long|gate6|output[0]~20\ & VCC)) # (!\corr_long|gate6|Add8~2_combout\ & (!\corr_long|gate6|output[0]~20\)))) # 
-- (!\corr_long|gate6|Add4~2_combout\ & ((\corr_long|gate6|Add8~2_combout\ & (!\corr_long|gate6|output[0]~20\)) # (!\corr_long|gate6|Add8~2_combout\ & ((\corr_long|gate6|output[0]~20\) # (GND)))))
-- \corr_long|gate6|output[1]~22\ = CARRY((\corr_long|gate6|Add4~2_combout\ & (!\corr_long|gate6|Add8~2_combout\ & !\corr_long|gate6|output[0]~20\)) # (!\corr_long|gate6|Add4~2_combout\ & ((!\corr_long|gate6|output[0]~20\) # 
-- (!\corr_long|gate6|Add8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~2_combout\,
	datab => \corr_long|gate6|Add8~2_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[0]~20\,
	combout => \corr_long|gate6|output[1]~21_combout\,
	cout => \corr_long|gate6|output[1]~22\);

-- Location: LCCOMB_X9_Y6_N18
\corr_long|gate6|output[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[2]~23_combout\ = ((\corr_long|gate6|Add8~4_combout\ $ (\corr_long|gate6|Add4~4_combout\ $ (!\corr_long|gate6|output[1]~22\)))) # (GND)
-- \corr_long|gate6|output[2]~24\ = CARRY((\corr_long|gate6|Add8~4_combout\ & ((\corr_long|gate6|Add4~4_combout\) # (!\corr_long|gate6|output[1]~22\))) # (!\corr_long|gate6|Add8~4_combout\ & (\corr_long|gate6|Add4~4_combout\ & 
-- !\corr_long|gate6|output[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~4_combout\,
	datab => \corr_long|gate6|Add4~4_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[1]~22\,
	combout => \corr_long|gate6|output[2]~23_combout\,
	cout => \corr_long|gate6|output[2]~24\);

-- Location: LCCOMB_X9_Y6_N20
\corr_long|gate6|output[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[3]~25_combout\ = (\corr_long|gate6|Add4~6_combout\ & ((\corr_long|gate6|Add8~6_combout\ & (\corr_long|gate6|output[2]~24\ & VCC)) # (!\corr_long|gate6|Add8~6_combout\ & (!\corr_long|gate6|output[2]~24\)))) # 
-- (!\corr_long|gate6|Add4~6_combout\ & ((\corr_long|gate6|Add8~6_combout\ & (!\corr_long|gate6|output[2]~24\)) # (!\corr_long|gate6|Add8~6_combout\ & ((\corr_long|gate6|output[2]~24\) # (GND)))))
-- \corr_long|gate6|output[3]~26\ = CARRY((\corr_long|gate6|Add4~6_combout\ & (!\corr_long|gate6|Add8~6_combout\ & !\corr_long|gate6|output[2]~24\)) # (!\corr_long|gate6|Add4~6_combout\ & ((!\corr_long|gate6|output[2]~24\) # 
-- (!\corr_long|gate6|Add8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~6_combout\,
	datab => \corr_long|gate6|Add8~6_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[2]~24\,
	combout => \corr_long|gate6|output[3]~25_combout\,
	cout => \corr_long|gate6|output[3]~26\);

-- Location: LCCOMB_X9_Y6_N22
\corr_long|gate6|output[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[4]~27_combout\ = ((\corr_long|gate6|Add8~8_combout\ $ (\corr_long|gate6|Add4~8_combout\ $ (!\corr_long|gate6|output[3]~26\)))) # (GND)
-- \corr_long|gate6|output[4]~28\ = CARRY((\corr_long|gate6|Add8~8_combout\ & ((\corr_long|gate6|Add4~8_combout\) # (!\corr_long|gate6|output[3]~26\))) # (!\corr_long|gate6|Add8~8_combout\ & (\corr_long|gate6|Add4~8_combout\ & 
-- !\corr_long|gate6|output[3]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~8_combout\,
	datab => \corr_long|gate6|Add4~8_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[3]~26\,
	combout => \corr_long|gate6|output[4]~27_combout\,
	cout => \corr_long|gate6|output[4]~28\);

-- Location: LCCOMB_X9_Y6_N24
\corr_long|gate6|output[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[5]~29_combout\ = (\corr_long|gate6|Add8~10_combout\ & ((\corr_long|gate6|Add4~10_combout\ & (\corr_long|gate6|output[4]~28\ & VCC)) # (!\corr_long|gate6|Add4~10_combout\ & (!\corr_long|gate6|output[4]~28\)))) # 
-- (!\corr_long|gate6|Add8~10_combout\ & ((\corr_long|gate6|Add4~10_combout\ & (!\corr_long|gate6|output[4]~28\)) # (!\corr_long|gate6|Add4~10_combout\ & ((\corr_long|gate6|output[4]~28\) # (GND)))))
-- \corr_long|gate6|output[5]~30\ = CARRY((\corr_long|gate6|Add8~10_combout\ & (!\corr_long|gate6|Add4~10_combout\ & !\corr_long|gate6|output[4]~28\)) # (!\corr_long|gate6|Add8~10_combout\ & ((!\corr_long|gate6|output[4]~28\) # 
-- (!\corr_long|gate6|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~10_combout\,
	datab => \corr_long|gate6|Add4~10_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[4]~28\,
	combout => \corr_long|gate6|output[5]~29_combout\,
	cout => \corr_long|gate6|output[5]~30\);

-- Location: LCCOMB_X9_Y6_N28
\corr_long|gate6|output[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[7]~33_combout\ = (\corr_long|gate6|Add8~14_combout\ & ((\corr_long|gate6|Add4~14_combout\ & (\corr_long|gate6|output[6]~32\ & VCC)) # (!\corr_long|gate6|Add4~14_combout\ & (!\corr_long|gate6|output[6]~32\)))) # 
-- (!\corr_long|gate6|Add8~14_combout\ & ((\corr_long|gate6|Add4~14_combout\ & (!\corr_long|gate6|output[6]~32\)) # (!\corr_long|gate6|Add4~14_combout\ & ((\corr_long|gate6|output[6]~32\) # (GND)))))
-- \corr_long|gate6|output[7]~34\ = CARRY((\corr_long|gate6|Add8~14_combout\ & (!\corr_long|gate6|Add4~14_combout\ & !\corr_long|gate6|output[6]~32\)) # (!\corr_long|gate6|Add8~14_combout\ & ((!\corr_long|gate6|output[6]~32\) # 
-- (!\corr_long|gate6|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~14_combout\,
	datab => \corr_long|gate6|Add4~14_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[6]~32\,
	combout => \corr_long|gate6|output[7]~33_combout\,
	cout => \corr_long|gate6|output[7]~34\);

-- Location: LCCOMB_X9_Y6_N30
\corr_long|gate6|output[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[8]~35_combout\ = ((\corr_long|gate6|Add8~16_combout\ $ (\corr_long|gate6|Add4~16_combout\ $ (!\corr_long|gate6|output[7]~34\)))) # (GND)
-- \corr_long|gate6|output[8]~36\ = CARRY((\corr_long|gate6|Add8~16_combout\ & ((\corr_long|gate6|Add4~16_combout\) # (!\corr_long|gate6|output[7]~34\))) # (!\corr_long|gate6|Add8~16_combout\ & (\corr_long|gate6|Add4~16_combout\ & 
-- !\corr_long|gate6|output[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~16_combout\,
	datab => \corr_long|gate6|Add4~16_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[7]~34\,
	combout => \corr_long|gate6|output[8]~35_combout\,
	cout => \corr_long|gate6|output[8]~36\);

-- Location: LCCOMB_X9_Y5_N0
\corr_long|gate6|output[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[9]~37_combout\ = (\corr_long|gate6|Add8~18_combout\ & ((\corr_long|gate6|Add4~18_combout\ & (\corr_long|gate6|output[8]~36\ & VCC)) # (!\corr_long|gate6|Add4~18_combout\ & (!\corr_long|gate6|output[8]~36\)))) # 
-- (!\corr_long|gate6|Add8~18_combout\ & ((\corr_long|gate6|Add4~18_combout\ & (!\corr_long|gate6|output[8]~36\)) # (!\corr_long|gate6|Add4~18_combout\ & ((\corr_long|gate6|output[8]~36\) # (GND)))))
-- \corr_long|gate6|output[9]~38\ = CARRY((\corr_long|gate6|Add8~18_combout\ & (!\corr_long|gate6|Add4~18_combout\ & !\corr_long|gate6|output[8]~36\)) # (!\corr_long|gate6|Add8~18_combout\ & ((!\corr_long|gate6|output[8]~36\) # 
-- (!\corr_long|gate6|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~18_combout\,
	datab => \corr_long|gate6|Add4~18_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[8]~36\,
	combout => \corr_long|gate6|output[9]~37_combout\,
	cout => \corr_long|gate6|output[9]~38\);

-- Location: LCCOMB_X9_Y5_N2
\corr_long|gate6|output[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]~39_combout\ = ((\corr_long|gate6|Add4~20_combout\ $ (\corr_long|gate6|Add8~20_combout\ $ (!\corr_long|gate6|output[9]~38\)))) # (GND)
-- \corr_long|gate6|output[10]~40\ = CARRY((\corr_long|gate6|Add4~20_combout\ & ((\corr_long|gate6|Add8~20_combout\) # (!\corr_long|gate6|output[9]~38\))) # (!\corr_long|gate6|Add4~20_combout\ & (\corr_long|gate6|Add8~20_combout\ & 
-- !\corr_long|gate6|output[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add4~20_combout\,
	datab => \corr_long|gate6|Add8~20_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[9]~38\,
	combout => \corr_long|gate6|output[10]~39_combout\,
	cout => \corr_long|gate6|output[10]~40\);

-- Location: LCCOMB_X10_Y7_N10
\corr_long|f_output[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[3]~44_combout\ = ((!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\)) # (!\corr_long|f~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \corr_long|f~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|f_output[3]~44_combout\);

-- Location: LCFF_X9_Y8_N1
\corr_long|f_output[10]_NEW_REG2538\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[10]~39_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[10]_OTERM2539\);

-- Location: LCFF_X9_Y5_N23
\corr_long|f_output[9]_NEW_REG2536\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[9]~37_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[9]_OTERM2537\);

-- Location: LCFF_X9_Y9_N29
\corr_long|f_output[8]_NEW_REG2534\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[8]~35_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[8]_OTERM2535\);

-- Location: LCCOMB_X19_Y13_N8
\corr_long|input_adc_5[64]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[64]~8_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(8))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(8),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(64),
	combout => \corr_long|input_adc_5[64]~8_combout\);

-- Location: LCCOMB_X20_Y11_N28
\corr_long|input_adc_5[65]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[65]~9_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(9))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(9),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(65),
	combout => \corr_long|input_adc_5[65]~9_combout\);

-- Location: LCCOMB_X22_Y13_N22
\corr_long|input_adc_5[66]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[66]~10_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(10))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(10),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(66),
	combout => \corr_long|input_adc_5[66]~10_combout\);

-- Location: LCCOMB_X21_Y12_N6
\corr_long|input_adc_5[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[67]~11_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(11)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(67),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(11),
	combout => \corr_long|input_adc_5[67]~11_combout\);

-- Location: LCCOMB_X19_Y12_N0
\corr_long|input_adc_5[68]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[68]~12_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(12)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(68)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(68),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(12),
	combout => \corr_long|input_adc_5[68]~12_combout\);

-- Location: LCCOMB_X19_Y11_N10
\corr_long|input_adc_5[69]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[69]~13_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(13)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(69)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(69),
	datac => \ram2|altsyncram_component|auto_generated|q_a\(13),
	combout => \corr_long|input_adc_5[69]~13_combout\);

-- Location: LCCOMB_X18_Y11_N6
\corr_long|input_adc_5[70]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[70]~14_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(14))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(14),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(70),
	combout => \corr_long|input_adc_5[70]~14_combout\);

-- Location: LCCOMB_X18_Y11_N24
\corr_long|input_adc_5[71]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[71]~15_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(15)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(71)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(71),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(15),
	combout => \corr_long|input_adc_5[71]~15_combout\);

-- Location: LCCOMB_X22_Y5_N0
\corr_long|input_func_55[64]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[64]~8_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(64) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(64),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[64]~8_combout\);

-- Location: LCCOMB_X22_Y5_N28
\corr_long|input_func_55[65]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[65]~9_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(65) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(65),
	combout => \corr_long|input_func_55[65]~9_combout\);

-- Location: LCCOMB_X22_Y5_N12
\corr_long|input_func_55[66]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[66]~10_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(66) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(66),
	combout => \corr_long|input_func_55[66]~10_combout\);

-- Location: LCCOMB_X22_Y9_N2
\corr_long|input_func_55[67]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[67]~11_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(67) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(67),
	combout => \corr_long|input_func_55[67]~11_combout\);

-- Location: LCCOMB_X20_Y9_N26
\corr_long|input_func_55[68]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[68]~12_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(68) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(68),
	combout => \corr_long|input_func_55[68]~12_combout\);

-- Location: LCCOMB_X22_Y5_N8
\corr_long|input_func_55[69]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[69]~13_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(69) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(69),
	combout => \corr_long|input_func_55[69]~13_combout\);

-- Location: LCCOMB_X22_Y9_N28
\corr_long|input_func_55[70]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[70]~14_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(70) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(70),
	combout => \corr_long|input_func_55[70]~14_combout\);

-- Location: LCCOMB_X22_Y5_N6
\corr_long|input_func_55[71]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[71]~15_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(71) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(71),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[71]~15_combout\);

-- Location: DSPMULT_X16_Y13_N1
\corr_long|gate5|Mult8|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult8|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y13_N31
\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_NEW_REG1524\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\);

-- Location: LCCOMB_X22_Y10_N26
\corr_long|input_adc_5[72]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[72]~0_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(16))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(72))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram2|altsyncram_component|auto_generated|q_a\(16),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(72),
	combout => \corr_long|input_adc_5[72]~0_combout\);

-- Location: LCCOMB_X22_Y11_N16
\corr_long|input_adc_5[73]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[73]~1_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(17)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(73)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(73),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(17),
	combout => \corr_long|input_adc_5[73]~1_combout\);

-- Location: LCCOMB_X19_Y7_N4
\corr_long|input_adc_5[74]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[74]~2_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(18)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(74)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(74),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_adc_5[74]~2_combout\);

-- Location: LCCOMB_X22_Y13_N12
\corr_long|input_adc_5[75]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[75]~3_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(19))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(75))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(19),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(75),
	combout => \corr_long|input_adc_5[75]~3_combout\);

-- Location: LCCOMB_X24_Y10_N2
\corr_long|input_adc_5[76]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[76]~4_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(20)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(76)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(76),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(20),
	combout => \corr_long|input_adc_5[76]~4_combout\);

-- Location: LCCOMB_X24_Y9_N26
\corr_long|input_adc_5[77]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[77]~5_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(21)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(77),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(21),
	combout => \corr_long|input_adc_5[77]~5_combout\);

-- Location: LCCOMB_X21_Y9_N24
\corr_long|input_adc_5[78]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[78]~6_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(22)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(78),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(22),
	combout => \corr_long|input_adc_5[78]~6_combout\);

-- Location: LCCOMB_X20_Y10_N14
\corr_long|input_adc_5[79]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[79]~7_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(23)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(79),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(23),
	combout => \corr_long|input_adc_5[79]~7_combout\);

-- Location: LCCOMB_X22_Y5_N10
\corr_long|input_func_55[72]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[72]~0_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(72) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(72),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[72]~0_combout\);

-- Location: LCCOMB_X20_Y9_N22
\corr_long|input_func_55[73]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[73]~1_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(73) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(73),
	combout => \corr_long|input_func_55[73]~1_combout\);

-- Location: LCCOMB_X22_Y9_N20
\corr_long|input_func_55[74]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[74]~2_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(74) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(74),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[74]~2_combout\);

-- Location: LCCOMB_X22_Y5_N24
\corr_long|input_func_55[75]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[75]~3_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(75) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(75),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[75]~3_combout\);

-- Location: LCCOMB_X22_Y9_N10
\corr_long|input_func_55[76]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[76]~4_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(76) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(76),
	combout => \corr_long|input_func_55[76]~4_combout\);

-- Location: LCCOMB_X20_Y9_N2
\corr_long|input_func_55[77]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[77]~5_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(77) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(77),
	combout => \corr_long|input_func_55[77]~5_combout\);

-- Location: LCCOMB_X22_Y5_N22
\corr_long|input_func_55[78]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[78]~6_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(78) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(78),
	combout => \corr_long|input_func_55[78]~6_combout\);

-- Location: LCCOMB_X22_Y9_N4
\corr_long|input_func_55[79]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[79]~7_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(79) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(79),
	combout => \corr_long|input_func_55[79]~7_combout\);

-- Location: DSPMULT_X16_Y13_N0
\corr_long|gate5|Mult9|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult9|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N0
\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT6\,
	combout => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495~feeder_combout\);

-- Location: LCFF_X17_Y13_N1
\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_NEW_REG1494\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495\);

-- Location: LCFF_X17_Y13_N27
\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_NEW_REG1528\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\);

-- Location: LCCOMB_X17_Y13_N2
\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499~feeder_combout\);

-- Location: LCFF_X17_Y13_N3
\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_NEW_REG1498\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499\);

-- Location: LCFF_X17_Y13_N23
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_NEW_REG1532\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533\);

-- Location: LCFF_X17_Y13_N5
\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_NEW_REG1502\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\);

-- Location: LCFF_X17_Y13_N19
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_NEW_REG1536\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537\);

-- Location: LCFF_X17_Y13_N15
\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_NEW_REG1506\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult9|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\);

-- Location: LCCOMB_X17_Y13_N16
\corr_long|gate5|Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~0_combout\ = (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\ & (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\ & 
-- (\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\ & VCC))
-- \corr_long|gate5|Add7~1\ = CARRY((\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\ & \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539\,
	datab => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507\,
	datad => VCC,
	combout => \corr_long|gate5|Add7~0_combout\,
	cout => \corr_long|gate5|Add7~1\);

-- Location: LCCOMB_X17_Y13_N20
\corr_long|gate5|Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~4_combout\ = ((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\ $ (\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\ $ (!\corr_long|gate5|Add7~3\)))) # (GND)
-- \corr_long|gate5|Add7~5\ = CARRY((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\ & ((\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\) # (!\corr_long|gate5|Add7~3\))) # 
-- (!\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\ & (\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\ & !\corr_long|gate5|Add7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535\,
	datab => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~3\,
	combout => \corr_long|gate5|Add7~4_combout\,
	cout => \corr_long|gate5|Add7~5\);

-- Location: LCCOMB_X17_Y13_N26
\corr_long|gate5|Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~10_combout\ = (\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ & (\corr_long|gate5|Add7~9\ & VCC)) # 
-- (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ & (!\corr_long|gate5|Add7~9\)))) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\ & ((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ & 
-- (!\corr_long|gate5|Add7~9\)) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ & ((\corr_long|gate5|Add7~9\) # (GND)))))
-- \corr_long|gate5|Add7~11\ = CARRY((\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\ & (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\ & !\corr_long|gate5|Add7~9\)) # 
-- (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\ & ((!\corr_long|gate5|Add7~9\) # (!\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497\,
	datab => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~9\,
	combout => \corr_long|gate5|Add7~10_combout\,
	cout => \corr_long|gate5|Add7~11\);

-- Location: LCCOMB_X17_Y13_N30
\corr_long|gate5|Add7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~14_combout\ = (\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ & (\corr_long|gate5|Add7~13\ & VCC)) # 
-- (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ & (!\corr_long|gate5|Add7~13\)))) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\ & ((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ & 
-- (!\corr_long|gate5|Add7~13\)) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ & ((\corr_long|gate5|Add7~13\) # (GND)))))
-- \corr_long|gate5|Add7~15\ = CARRY((\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\ & (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\ & !\corr_long|gate5|Add7~13\)) # 
-- (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\ & ((!\corr_long|gate5|Add7~13\) # (!\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493\,
	datab => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~13\,
	combout => \corr_long|gate5|Add7~14_combout\,
	cout => \corr_long|gate5|Add7~15\);

-- Location: LCCOMB_X21_Y8_N24
\corr_long|input_adc_5[48]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[48]~24_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(120)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(48),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(120),
	combout => \corr_long|input_adc_5[48]~24_combout\);

-- Location: LCCOMB_X20_Y11_N2
\corr_long|input_adc_5[49]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[49]~25_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(121))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(49))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(121),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(49),
	combout => \corr_long|input_adc_5[49]~25_combout\);

-- Location: LCCOMB_X22_Y12_N26
\corr_long|input_adc_5[50]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[50]~26_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(122)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(50),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(122),
	combout => \corr_long|input_adc_5[50]~26_combout\);

-- Location: LCCOMB_X17_Y8_N26
\corr_long|input_adc_5[51]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[51]~27_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(123))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(123),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(51),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[51]~27_combout\);

-- Location: LCCOMB_X17_Y8_N28
\corr_long|input_adc_5[52]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[52]~28_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(124))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(52))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(124),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(52),
	combout => \corr_long|input_adc_5[52]~28_combout\);

-- Location: LCCOMB_X15_Y8_N30
\corr_long|input_adc_5[53]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[53]~29_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(125)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(53)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(53),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(125),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[53]~29_combout\);

-- Location: LCCOMB_X12_Y10_N18
\corr_long|input_adc_5[54]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[54]~30_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(126)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(54),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(126),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[54]~30_combout\);

-- Location: LCCOMB_X17_Y10_N18
\corr_long|input_adc_5[55]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[55]~31_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(127))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(127),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(55),
	combout => \corr_long|input_adc_5[55]~31_combout\);

-- Location: LCCOMB_X22_Y4_N2
\corr_long|input_func_55[48]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[48]~24_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(48) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(48),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[48]~24_combout\);

-- Location: LCCOMB_X22_Y4_N4
\corr_long|input_func_55[49]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[49]~25_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(49) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(49),
	combout => \corr_long|input_func_55[49]~25_combout\);

-- Location: LCCOMB_X22_Y4_N6
\corr_long|input_func_55[50]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[50]~26_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(50) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(50),
	combout => \corr_long|input_func_55[50]~26_combout\);

-- Location: LCCOMB_X22_Y4_N16
\corr_long|input_func_55[51]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[51]~27_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(51) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(51),
	combout => \corr_long|input_func_55[51]~27_combout\);

-- Location: LCCOMB_X20_Y8_N24
\corr_long|input_func_55[52]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[52]~28_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(52) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(52),
	combout => \corr_long|input_func_55[52]~28_combout\);

-- Location: LCCOMB_X22_Y4_N20
\corr_long|input_func_55[53]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[53]~29_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(53) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(53),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[53]~29_combout\);

-- Location: LCCOMB_X20_Y8_N12
\corr_long|input_func_55[54]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[54]~30_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(54) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(54),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[54]~30_combout\);

-- Location: LCCOMB_X22_Y4_N12
\corr_long|input_func_55[55]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[55]~31_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(55) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(55),
	combout => \corr_long|input_func_55[55]~31_combout\);

-- Location: DSPMULT_X16_Y8_N0
\corr_long|gate5|Mult6|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult6|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y9_N29
\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_NEW_REG1398\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\);

-- Location: LCFF_X15_Y9_N27
\corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_NEW_REG1400\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401\);

-- Location: LCCOMB_X22_Y10_N20
\corr_long|input_adc_5[56]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[56]~16_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(0))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(0),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(56),
	combout => \corr_long|input_adc_5[56]~16_combout\);

-- Location: LCCOMB_X22_Y11_N14
\corr_long|input_adc_5[57]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[57]~17_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(1))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(57),
	combout => \corr_long|input_adc_5[57]~17_combout\);

-- Location: LCCOMB_X24_Y8_N10
\corr_long|input_adc_5[58]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[58]~18_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(2)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(58),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(2),
	combout => \corr_long|input_adc_5[58]~18_combout\);

-- Location: LCCOMB_X22_Y10_N2
\corr_long|input_adc_5[59]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[59]~19_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(3))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(59))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(3),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(59),
	combout => \corr_long|input_adc_5[59]~19_combout\);

-- Location: LCCOMB_X24_Y10_N28
\corr_long|input_adc_5[60]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[60]~20_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(4))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(4),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(60),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[60]~20_combout\);

-- Location: LCCOMB_X24_Y10_N6
\corr_long|input_adc_5[61]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[61]~21_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(5))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(61),
	combout => \corr_long|input_adc_5[61]~21_combout\);

-- Location: LCCOMB_X20_Y10_N6
\corr_long|input_adc_5[62]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[62]~22_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(6))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram2|altsyncram_component|auto_generated|q_a\(6),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(62),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[62]~22_combout\);

-- Location: LCCOMB_X20_Y10_N2
\corr_long|input_adc_5[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[63]~23_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(7)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(63)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(63),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(7),
	combout => \corr_long|input_adc_5[63]~23_combout\);

-- Location: LCCOMB_X20_Y8_N26
\corr_long|input_func_55[56]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[56]~16_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(56) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(56),
	combout => \corr_long|input_func_55[56]~16_combout\);

-- Location: LCCOMB_X22_Y5_N26
\corr_long|input_func_55[57]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[57]~17_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(57) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(57),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[57]~17_combout\);

-- Location: LCCOMB_X20_Y8_N0
\corr_long|input_func_55[58]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[58]~18_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(58) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(58),
	combout => \corr_long|input_func_55[58]~18_combout\);

-- Location: LCCOMB_X20_Y8_N10
\corr_long|input_func_55[59]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[59]~19_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(59) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(59),
	combout => \corr_long|input_func_55[59]~19_combout\);

-- Location: LCCOMB_X22_Y4_N24
\corr_long|input_func_55[60]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[60]~20_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(60) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(60),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[60]~20_combout\);

-- Location: LCCOMB_X20_Y8_N6
\corr_long|input_func_55[61]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[61]~21_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(61) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(61),
	combout => \corr_long|input_func_55[61]~21_combout\);

-- Location: LCCOMB_X20_Y8_N4
\corr_long|input_func_55[62]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[62]~22_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(62) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(62),
	combout => \corr_long|input_func_55[62]~22_combout\);

-- Location: LCCOMB_X20_Y8_N20
\corr_long|input_func_55[63]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[63]~23_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(63) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(63),
	combout => \corr_long|input_func_55[63]~23_combout\);

-- Location: DSPMULT_X16_Y8_N1
\corr_long|gate5|Mult7|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult7|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y9_N15
\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_NEW_REG1370\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\);

-- Location: LCFF_X15_Y9_N23
\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_NEW_REG1404\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\);

-- Location: LCCOMB_X15_Y9_N8
\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375~feeder_combout\);

-- Location: LCFF_X15_Y9_N9
\corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_NEW_REG1374\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375\);

-- Location: LCFF_X15_Y9_N19
\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_NEW_REG1408\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\);

-- Location: LCCOMB_X15_Y9_N2
\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~dataout\,
	combout => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379~feeder_combout\);

-- Location: LCFF_X15_Y9_N3
\corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_NEW_REG1378\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379\);

-- Location: LCCOMB_X15_Y9_N18
\corr_long|gate5|Add5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~2_combout\ = (\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ & (\corr_long|gate5|Add5~1\ & VCC)) # 
-- (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ & (!\corr_long|gate5|Add5~1\)))) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ & 
-- (!\corr_long|gate5|Add5~1\)) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ & ((\corr_long|gate5|Add5~1\) # (GND)))))
-- \corr_long|gate5|Add5~3\ = CARRY((\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\ & (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\ & !\corr_long|gate5|Add5~1\)) # 
-- (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\ & ((!\corr_long|gate5|Add5~1\) # (!\corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377\,
	datab => \corr_long|gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~1\,
	combout => \corr_long|gate5|Add5~2_combout\,
	cout => \corr_long|gate5|Add5~3\);

-- Location: LCCOMB_X15_Y9_N22
\corr_long|gate5|Add5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~6_combout\ = (\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ & (\corr_long|gate5|Add5~5\ & VCC)) # 
-- (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ & (!\corr_long|gate5|Add5~5\)))) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\ & ((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ & 
-- (!\corr_long|gate5|Add5~5\)) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ & ((\corr_long|gate5|Add5~5\) # (GND)))))
-- \corr_long|gate5|Add5~7\ = CARRY((\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\ & (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\ & !\corr_long|gate5|Add5~5\)) # 
-- (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\ & ((!\corr_long|gate5|Add5~5\) # (!\corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373\,
	datab => \corr_long|gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~5\,
	combout => \corr_long|gate5|Add5~6_combout\,
	cout => \corr_long|gate5|Add5~7\);

-- Location: LCCOMB_X15_Y9_N24
\corr_long|gate5|Add5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~8_combout\ = ((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\ $ (\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\ $ (!\corr_long|gate5|Add5~7\)))) # (GND)
-- \corr_long|gate5|Add5~9\ = CARRY((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\ & ((\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\) # (!\corr_long|gate5|Add5~7\))) # 
-- (!\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\ & (\corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\ & !\corr_long|gate5|Add5~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403\,
	datab => \corr_long|gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~7\,
	combout => \corr_long|gate5|Add5~8_combout\,
	cout => \corr_long|gate5|Add5~9\);

-- Location: LCCOMB_X15_Y9_N28
\corr_long|gate5|Add5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~12_combout\ = ((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\ $ (\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\ $ (!\corr_long|gate5|Add5~11\)))) # (GND)
-- \corr_long|gate5|Add5~13\ = CARRY((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\ & ((\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\) # (!\corr_long|gate5|Add5~11\))) # 
-- (!\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\ & (\corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\ & !\corr_long|gate5|Add5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367\,
	datab => \corr_long|gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~11\,
	combout => \corr_long|gate5|Add5~12_combout\,
	cout => \corr_long|gate5|Add5~13\);

-- Location: LCCOMB_X14_Y9_N14
\corr_long|gate5|Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~0_combout\ = (\corr_long|gate5|Add5~0_combout\ & (\corr_long|gate5|Add7~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add5~0_combout\ & (\corr_long|gate5|Add7~0_combout\ & VCC))
-- \corr_long|gate5|Add6~1\ = CARRY((\corr_long|gate5|Add5~0_combout\ & \corr_long|gate5|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~0_combout\,
	datab => \corr_long|gate5|Add7~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add6~0_combout\,
	cout => \corr_long|gate5|Add6~1\);

-- Location: LCCOMB_X14_Y9_N18
\corr_long|gate5|Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~4_combout\ = ((\corr_long|gate5|Add5~4_combout\ $ (\corr_long|gate5|Add7~4_combout\ $ (!\corr_long|gate5|Add6~3\)))) # (GND)
-- \corr_long|gate5|Add6~5\ = CARRY((\corr_long|gate5|Add5~4_combout\ & ((\corr_long|gate5|Add7~4_combout\) # (!\corr_long|gate5|Add6~3\))) # (!\corr_long|gate5|Add5~4_combout\ & (\corr_long|gate5|Add7~4_combout\ & !\corr_long|gate5|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~4_combout\,
	datab => \corr_long|gate5|Add7~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~3\,
	combout => \corr_long|gate5|Add6~4_combout\,
	cout => \corr_long|gate5|Add6~5\);

-- Location: LCCOMB_X14_Y9_N20
\corr_long|gate5|Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~6_combout\ = (\corr_long|gate5|Add7~6_combout\ & ((\corr_long|gate5|Add5~6_combout\ & (\corr_long|gate5|Add6~5\ & VCC)) # (!\corr_long|gate5|Add5~6_combout\ & (!\corr_long|gate5|Add6~5\)))) # (!\corr_long|gate5|Add7~6_combout\ & 
-- ((\corr_long|gate5|Add5~6_combout\ & (!\corr_long|gate5|Add6~5\)) # (!\corr_long|gate5|Add5~6_combout\ & ((\corr_long|gate5|Add6~5\) # (GND)))))
-- \corr_long|gate5|Add6~7\ = CARRY((\corr_long|gate5|Add7~6_combout\ & (!\corr_long|gate5|Add5~6_combout\ & !\corr_long|gate5|Add6~5\)) # (!\corr_long|gate5|Add7~6_combout\ & ((!\corr_long|gate5|Add6~5\) # (!\corr_long|gate5|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~6_combout\,
	datab => \corr_long|gate5|Add5~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~5\,
	combout => \corr_long|gate5|Add6~6_combout\,
	cout => \corr_long|gate5|Add6~7\);

-- Location: LCCOMB_X14_Y9_N22
\corr_long|gate5|Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~8_combout\ = ((\corr_long|gate5|Add7~8_combout\ $ (\corr_long|gate5|Add5~8_combout\ $ (!\corr_long|gate5|Add6~7\)))) # (GND)
-- \corr_long|gate5|Add6~9\ = CARRY((\corr_long|gate5|Add7~8_combout\ & ((\corr_long|gate5|Add5~8_combout\) # (!\corr_long|gate5|Add6~7\))) # (!\corr_long|gate5|Add7~8_combout\ & (\corr_long|gate5|Add5~8_combout\ & !\corr_long|gate5|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~8_combout\,
	datab => \corr_long|gate5|Add5~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~7\,
	combout => \corr_long|gate5|Add6~8_combout\,
	cout => \corr_long|gate5|Add6~9\);

-- Location: LCCOMB_X14_Y9_N24
\corr_long|gate5|Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~10_combout\ = (\corr_long|gate5|Add5~10_combout\ & ((\corr_long|gate5|Add7~10_combout\ & (\corr_long|gate5|Add6~9\ & VCC)) # (!\corr_long|gate5|Add7~10_combout\ & (!\corr_long|gate5|Add6~9\)))) # (!\corr_long|gate5|Add5~10_combout\ & 
-- ((\corr_long|gate5|Add7~10_combout\ & (!\corr_long|gate5|Add6~9\)) # (!\corr_long|gate5|Add7~10_combout\ & ((\corr_long|gate5|Add6~9\) # (GND)))))
-- \corr_long|gate5|Add6~11\ = CARRY((\corr_long|gate5|Add5~10_combout\ & (!\corr_long|gate5|Add7~10_combout\ & !\corr_long|gate5|Add6~9\)) # (!\corr_long|gate5|Add5~10_combout\ & ((!\corr_long|gate5|Add6~9\) # (!\corr_long|gate5|Add7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~10_combout\,
	datab => \corr_long|gate5|Add7~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~9\,
	combout => \corr_long|gate5|Add6~10_combout\,
	cout => \corr_long|gate5|Add6~11\);

-- Location: LCCOMB_X14_Y9_N28
\corr_long|gate5|Add6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~14_combout\ = (\corr_long|gate5|Add5~14_combout\ & ((\corr_long|gate5|Add7~14_combout\ & (\corr_long|gate5|Add6~13\ & VCC)) # (!\corr_long|gate5|Add7~14_combout\ & (!\corr_long|gate5|Add6~13\)))) # (!\corr_long|gate5|Add5~14_combout\ 
-- & ((\corr_long|gate5|Add7~14_combout\ & (!\corr_long|gate5|Add6~13\)) # (!\corr_long|gate5|Add7~14_combout\ & ((\corr_long|gate5|Add6~13\) # (GND)))))
-- \corr_long|gate5|Add6~15\ = CARRY((\corr_long|gate5|Add5~14_combout\ & (!\corr_long|gate5|Add7~14_combout\ & !\corr_long|gate5|Add6~13\)) # (!\corr_long|gate5|Add5~14_combout\ & ((!\corr_long|gate5|Add6~13\) # (!\corr_long|gate5|Add7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~14_combout\,
	datab => \corr_long|gate5|Add7~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~13\,
	combout => \corr_long|gate5|Add6~14_combout\,
	cout => \corr_long|gate5|Add6~15\);

-- Location: LCCOMB_X12_Y10_N4
\corr_long|input_adc_5[88]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[88]~32_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(32))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(32),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(88),
	combout => \corr_long|input_adc_5[88]~32_combout\);

-- Location: LCCOMB_X12_Y10_N16
\corr_long|input_adc_5[89]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[89]~33_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(33))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(33),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(89),
	combout => \corr_long|input_adc_5[89]~33_combout\);

-- Location: LCCOMB_X15_Y9_N0
\corr_long|input_adc_5[90]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[90]~34_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(34))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(90))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(34),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(90),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[90]~34_combout\);

-- Location: LCCOMB_X12_Y10_N26
\corr_long|input_adc_5[91]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[91]~35_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(35))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(91))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(35),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(91),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[91]~35_combout\);

-- Location: LCCOMB_X24_Y10_N16
\corr_long|input_adc_5[92]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[92]~36_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(36)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(92),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(36),
	combout => \corr_long|input_adc_5[92]~36_combout\);

-- Location: LCCOMB_X24_Y9_N8
\corr_long|input_adc_5[93]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[93]~37_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(37))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(37),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(93),
	combout => \corr_long|input_adc_5[93]~37_combout\);

-- Location: LCCOMB_X21_Y9_N20
\corr_long|input_adc_5[94]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[94]~38_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(38))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(94))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(38),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(94),
	combout => \corr_long|input_adc_5[94]~38_combout\);

-- Location: LCCOMB_X20_Y10_N16
\corr_long|input_adc_5[95]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[95]~39_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(39))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(95))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(39),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(95),
	combout => \corr_long|input_adc_5[95]~39_combout\);

-- Location: LCCOMB_X20_Y9_N12
\corr_long|input_func_55[88]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[88]~32_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(88) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(88),
	combout => \corr_long|input_func_55[88]~32_combout\);

-- Location: LCCOMB_X22_Y4_N18
\corr_long|input_func_55[89]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[89]~33_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(89) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(89),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[89]~33_combout\);

-- Location: LCCOMB_X22_Y4_N0
\corr_long|input_func_55[90]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[90]~34_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(90) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(90),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[90]~34_combout\);

-- Location: LCCOMB_X22_Y4_N10
\corr_long|input_func_55[91]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[91]~35_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(91) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(91),
	combout => \corr_long|input_func_55[91]~35_combout\);

-- Location: LCCOMB_X20_Y9_N8
\corr_long|input_func_55[92]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[92]~36_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(92) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(92),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[92]~36_combout\);

-- Location: LCCOMB_X20_Y9_N20
\corr_long|input_func_55[93]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[93]~37_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(93) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(93),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[93]~37_combout\);

-- Location: LCCOMB_X20_Y9_N14
\corr_long|input_func_55[94]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[94]~38_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(94) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(94),
	combout => \corr_long|input_func_55[94]~38_combout\);

-- Location: LCCOMB_X20_Y9_N16
\corr_long|input_func_55[95]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[95]~39_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(95) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(95),
	combout => \corr_long|input_func_55[95]~39_combout\);

-- Location: DSPMULT_X16_Y9_N1
\corr_long|gate5|Mult11|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult11|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X17_Y9_N14
\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT6\,
	combout => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919~feeder_combout\);

-- Location: LCFF_X17_Y9_N15
\corr_long|gate5|output[6]_OTERM89_OTERM401_NEW_REG918\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\);

-- Location: LCCOMB_X19_Y13_N12
\corr_long|input_adc_5[80]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[80]~40_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(24)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(80),
	datad => \ram2|altsyncram_component|auto_generated|q_a\(24),
	combout => \corr_long|input_adc_5[80]~40_combout\);

-- Location: LCCOMB_X17_Y9_N8
\corr_long|input_adc_5[81]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[81]~41_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(25)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(81),
	datab => \ram2|altsyncram_component|auto_generated|q_a\(25),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[81]~41_combout\);

-- Location: LCCOMB_X20_Y13_N6
\corr_long|input_adc_5[82]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[82]~42_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(26)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(82),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(26),
	combout => \corr_long|input_adc_5[82]~42_combout\);

-- Location: LCCOMB_X19_Y9_N22
\corr_long|input_adc_5[83]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[83]~43_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(27))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(83))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram2|altsyncram_component|auto_generated|q_a\(27),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(83),
	combout => \corr_long|input_adc_5[83]~43_combout\);

-- Location: LCCOMB_X19_Y12_N2
\corr_long|input_adc_5[84]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[84]~44_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(28)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(84),
	datac => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(28),
	combout => \corr_long|input_adc_5[84]~44_combout\);

-- Location: LCCOMB_X15_Y9_N12
\corr_long|input_adc_5[85]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[85]~45_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(29)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(85),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(29),
	combout => \corr_long|input_adc_5[85]~45_combout\);

-- Location: LCCOMB_X12_Y9_N10
\corr_long|input_adc_5[86]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[86]~46_combout\ = (\corr_long|f~regout\ & (\ram2|altsyncram_component|auto_generated|q_a\(30))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(86))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram2|altsyncram_component|auto_generated|q_a\(30),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(86),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[86]~46_combout\);

-- Location: LCCOMB_X17_Y9_N12
\corr_long|input_adc_5[87]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[87]~47_combout\ = (\corr_long|f~regout\ & ((\ram2|altsyncram_component|auto_generated|q_a\(31)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(87)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(87),
	datab => \corr_long|f~regout\,
	datad => \ram2|altsyncram_component|auto_generated|q_a\(31),
	combout => \corr_long|input_adc_5[87]~47_combout\);

-- Location: LCCOMB_X22_Y9_N18
\corr_long|input_func_55[80]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[80]~40_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(80) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(80),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[80]~40_combout\);

-- Location: LCCOMB_X19_Y9_N26
\corr_long|input_func_55[81]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[81]~41_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(81) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(81),
	combout => \corr_long|input_func_55[81]~41_combout\);

-- Location: LCCOMB_X20_Y9_N10
\corr_long|input_func_55[82]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[82]~42_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(82) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(82),
	combout => \corr_long|input_func_55[82]~42_combout\);

-- Location: LCCOMB_X20_Y9_N24
\corr_long|input_func_55[83]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[83]~43_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(83) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(83),
	combout => \corr_long|input_func_55[83]~43_combout\);

-- Location: LCCOMB_X20_Y9_N28
\corr_long|input_func_55[84]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[84]~44_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(84) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(84),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[84]~44_combout\);

-- Location: LCCOMB_X20_Y9_N6
\corr_long|input_func_55[85]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[85]~45_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(85) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(85),
	combout => \corr_long|input_func_55[85]~45_combout\);

-- Location: LCCOMB_X20_Y9_N30
\corr_long|input_func_55[86]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[86]~46_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(86) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(86),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[86]~46_combout\);

-- Location: LCCOMB_X20_Y9_N18
\corr_long|input_func_55[87]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[87]~47_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(87) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(87),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[87]~47_combout\);

-- Location: DSPMULT_X16_Y9_N0
\corr_long|gate5|Mult10|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult10|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y9_N27
\corr_long|gate5|output[5]_OTERM87_OTERM399_NEW_REG952\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM87_OTERM399_OTERM953\);

-- Location: LCCOMB_X17_Y9_N2
\corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT4\,
	combout => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923~feeder_combout\);

-- Location: LCFF_X17_Y9_N3
\corr_long|gate5|output[4]_OTERM85_OTERM397_NEW_REG922\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM85_OTERM397_OTERM923\);

-- Location: LCFF_X17_Y9_N23
\corr_long|gate5|output[3]_OTERM83_OTERM395_NEW_REG956\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM83_OTERM395_OTERM957\);

-- Location: LCCOMB_X17_Y9_N0
\corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927~feeder_combout\);

-- Location: LCFF_X17_Y9_N1
\corr_long|gate5|output[2]_OTERM81_OTERM393_NEW_REG926\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM81_OTERM393_OTERM927\);

-- Location: LCFF_X17_Y9_N19
\corr_long|gate5|output[1]_OTERM79_OTERM391_NEW_REG960\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\);

-- Location: LCFF_X17_Y9_N9
\corr_long|gate5|output[0]_OTERM77_OTERM389_NEW_REG930\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult11|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM77_OTERM389_OTERM931\);

-- Location: LCCOMB_X17_Y9_N18
\corr_long|gate5|Add9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~2_combout\ = (\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ & (\corr_long|gate5|Add9~1\ & VCC)) # (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ & 
-- (!\corr_long|gate5|Add9~1\)))) # (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\ & ((\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ & (!\corr_long|gate5|Add9~1\)) # (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ & 
-- ((\corr_long|gate5|Add9~1\) # (GND)))))
-- \corr_long|gate5|Add9~3\ = CARRY((\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\ & (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\ & !\corr_long|gate5|Add9~1\)) # (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\ & 
-- ((!\corr_long|gate5|Add9~1\) # (!\corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM929\,
	datab => \corr_long|gate5|output[1]_OTERM79_OTERM391_OTERM961\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~1\,
	combout => \corr_long|gate5|Add9~2_combout\,
	cout => \corr_long|gate5|Add9~3\);

-- Location: LCCOMB_X17_Y9_N28
\corr_long|gate5|Add9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~12_combout\ = ((\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\ $ (\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\ $ (!\corr_long|gate5|Add9~11\)))) # (GND)
-- \corr_long|gate5|Add9~13\ = CARRY((\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\ & ((\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\) # (!\corr_long|gate5|Add9~11\))) # (!\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\ & 
-- (\corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\ & !\corr_long|gate5|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM951\,
	datab => \corr_long|gate5|output[6]_OTERM89_OTERM401_OTERM919\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~11\,
	combout => \corr_long|gate5|Add9~12_combout\,
	cout => \corr_long|gate5|Add9~13\);

-- Location: LCCOMB_X13_Y9_N18
\corr_long|gate5|Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~4_combout\ = ((\corr_long|gate5|Add9~4_combout\ $ (\corr_long|gate5|Add6~4_combout\ $ (!\corr_long|gate5|Add8~3\)))) # (GND)
-- \corr_long|gate5|Add8~5\ = CARRY((\corr_long|gate5|Add9~4_combout\ & ((\corr_long|gate5|Add6~4_combout\) # (!\corr_long|gate5|Add8~3\))) # (!\corr_long|gate5|Add9~4_combout\ & (\corr_long|gate5|Add6~4_combout\ & !\corr_long|gate5|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~4_combout\,
	datab => \corr_long|gate5|Add6~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~3\,
	combout => \corr_long|gate5|Add8~4_combout\,
	cout => \corr_long|gate5|Add8~5\);

-- Location: LCCOMB_X13_Y9_N22
\corr_long|gate5|Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~8_combout\ = ((\corr_long|gate5|Add9~8_combout\ $ (\corr_long|gate5|Add6~8_combout\ $ (!\corr_long|gate5|Add8~7\)))) # (GND)
-- \corr_long|gate5|Add8~9\ = CARRY((\corr_long|gate5|Add9~8_combout\ & ((\corr_long|gate5|Add6~8_combout\) # (!\corr_long|gate5|Add8~7\))) # (!\corr_long|gate5|Add9~8_combout\ & (\corr_long|gate5|Add6~8_combout\ & !\corr_long|gate5|Add8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~8_combout\,
	datab => \corr_long|gate5|Add6~8_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~7\,
	combout => \corr_long|gate5|Add8~8_combout\,
	cout => \corr_long|gate5|Add8~9\);

-- Location: LCCOMB_X13_Y9_N24
\corr_long|gate5|Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~10_combout\ = (\corr_long|gate5|Add9~10_combout\ & ((\corr_long|gate5|Add6~10_combout\ & (\corr_long|gate5|Add8~9\ & VCC)) # (!\corr_long|gate5|Add6~10_combout\ & (!\corr_long|gate5|Add8~9\)))) # (!\corr_long|gate5|Add9~10_combout\ & 
-- ((\corr_long|gate5|Add6~10_combout\ & (!\corr_long|gate5|Add8~9\)) # (!\corr_long|gate5|Add6~10_combout\ & ((\corr_long|gate5|Add8~9\) # (GND)))))
-- \corr_long|gate5|Add8~11\ = CARRY((\corr_long|gate5|Add9~10_combout\ & (!\corr_long|gate5|Add6~10_combout\ & !\corr_long|gate5|Add8~9\)) # (!\corr_long|gate5|Add9~10_combout\ & ((!\corr_long|gate5|Add8~9\) # (!\corr_long|gate5|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~10_combout\,
	datab => \corr_long|gate5|Add6~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~9\,
	combout => \corr_long|gate5|Add8~10_combout\,
	cout => \corr_long|gate5|Add8~11\);

-- Location: LCCOMB_X13_Y9_N28
\corr_long|gate5|Add8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~14_combout\ = (\corr_long|gate5|Add9~14_combout\ & ((\corr_long|gate5|Add6~14_combout\ & (\corr_long|gate5|Add8~13\ & VCC)) # (!\corr_long|gate5|Add6~14_combout\ & (!\corr_long|gate5|Add8~13\)))) # (!\corr_long|gate5|Add9~14_combout\ 
-- & ((\corr_long|gate5|Add6~14_combout\ & (!\corr_long|gate5|Add8~13\)) # (!\corr_long|gate5|Add6~14_combout\ & ((\corr_long|gate5|Add8~13\) # (GND)))))
-- \corr_long|gate5|Add8~15\ = CARRY((\corr_long|gate5|Add9~14_combout\ & (!\corr_long|gate5|Add6~14_combout\ & !\corr_long|gate5|Add8~13\)) # (!\corr_long|gate5|Add9~14_combout\ & ((!\corr_long|gate5|Add8~13\) # (!\corr_long|gate5|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~14_combout\,
	datab => \corr_long|gate5|Add6~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~13\,
	combout => \corr_long|gate5|Add8~14_combout\,
	cout => \corr_long|gate5|Add8~15\);

-- Location: LCCOMB_X20_Y12_N4
\corr_long|input_adc_5[32]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[32]~88_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(104))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(104),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(32),
	combout => \corr_long|input_adc_5[32]~88_combout\);

-- Location: LCCOMB_X20_Y11_N12
\corr_long|input_adc_5[33]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[33]~89_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(105))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(105),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(33),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[33]~89_combout\);

-- Location: LCCOMB_X22_Y12_N16
\corr_long|input_adc_5[34]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[34]~90_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(106))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(106),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(34),
	datac => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[34]~90_combout\);

-- Location: LCCOMB_X14_Y12_N2
\corr_long|input_adc_5[35]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[35]~91_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(107)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(35),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(107),
	combout => \corr_long|input_adc_5[35]~91_combout\);

-- Location: LCCOMB_X20_Y12_N12
\corr_long|input_adc_5[36]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[36]~92_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(108)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(36),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(108),
	combout => \corr_long|input_adc_5[36]~92_combout\);

-- Location: LCCOMB_X15_Y11_N8
\corr_long|input_adc_5[37]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[37]~93_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(109))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(109),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(37),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[37]~93_combout\);

-- Location: LCCOMB_X17_Y11_N6
\corr_long|input_adc_5[38]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[38]~94_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(110)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(38),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(110),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[38]~94_combout\);

-- Location: LCCOMB_X15_Y11_N4
\corr_long|input_adc_5[39]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[39]~95_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(111))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(111),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(39),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[39]~95_combout\);

-- Location: LCCOMB_X15_Y7_N2
\corr_long|input_func_55[32]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[32]~88_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(32) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(32),
	combout => \corr_long|input_func_55[32]~88_combout\);

-- Location: LCCOMB_X12_Y7_N8
\corr_long|input_func_55[33]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[33]~89_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(33) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(33),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[33]~89_combout\);

-- Location: LCCOMB_X22_Y3_N18
\corr_long|input_func_55[34]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[34]~90_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(34) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(34),
	combout => \corr_long|input_func_55[34]~90_combout\);

-- Location: LCCOMB_X22_Y3_N20
\corr_long|input_func_55[35]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[35]~91_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(35) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(35),
	combout => \corr_long|input_func_55[35]~91_combout\);

-- Location: LCCOMB_X20_Y7_N6
\corr_long|input_func_55[36]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[36]~92_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(36) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(36),
	combout => \corr_long|input_func_55[36]~92_combout\);

-- Location: LCCOMB_X20_Y7_N26
\corr_long|input_func_55[37]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[37]~93_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(37) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(37),
	combout => \corr_long|input_func_55[37]~93_combout\);

-- Location: LCCOMB_X22_Y3_N4
\corr_long|input_func_55[38]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[38]~94_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(38) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(38),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[38]~94_combout\);

-- Location: LCCOMB_X20_Y7_N22
\corr_long|input_func_55[39]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[39]~95_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(39) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(39),
	combout => \corr_long|input_func_55[39]~95_combout\);

-- Location: DSPMULT_X16_Y11_N0
\corr_long|gate5|Mult4|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult4|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y11_N29
\corr_long|gate5|output[6]_OTERM113_OTERM331_NEW_REG886\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\);

-- Location: LCFF_X17_Y11_N27
\corr_long|gate5|output[5]_OTERM111_OTERM329_NEW_REG888\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM329_OTERM889\);

-- Location: LCCOMB_X17_Y10_N30
\corr_long|input_adc_5[41]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[41]~81_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(113))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(113),
	datab => \ram1|altsyncram_component|auto_generated|q_a\(41),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[41]~81_combout\);

-- Location: LCCOMB_X17_Y12_N22
\corr_long|input_adc_5[42]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[42]~82_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(114))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(114),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(42),
	combout => \corr_long|input_adc_5[42]~82_combout\);

-- Location: LCCOMB_X18_Y12_N22
\corr_long|input_adc_5[43]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[43]~83_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(115))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(115),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(43),
	combout => \corr_long|input_adc_5[43]~83_combout\);

-- Location: LCCOMB_X24_Y10_N12
\corr_long|input_adc_5[44]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[44]~84_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(116))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(116),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(44),
	combout => \corr_long|input_adc_5[44]~84_combout\);

-- Location: LCCOMB_X21_Y10_N20
\corr_long|input_adc_5[45]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[45]~85_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(117))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(117),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(45),
	combout => \corr_long|input_adc_5[45]~85_combout\);

-- Location: LCCOMB_X19_Y10_N26
\corr_long|input_adc_5[46]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[46]~86_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(118))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(118),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(46),
	combout => \corr_long|input_adc_5[46]~86_combout\);

-- Location: LCCOMB_X20_Y10_N24
\corr_long|input_adc_5[47]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[47]~87_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(119)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(47),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(119),
	combout => \corr_long|input_adc_5[47]~87_combout\);

-- Location: LCCOMB_X12_Y10_N24
\corr_long|input_func_55[40]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[40]~80_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(40) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(40),
	combout => \corr_long|input_func_55[40]~80_combout\);

-- Location: LCCOMB_X15_Y10_N18
\corr_long|input_func_55[41]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[41]~81_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(41) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(41),
	combout => \corr_long|input_func_55[41]~81_combout\);

-- Location: LCCOMB_X12_Y10_N22
\corr_long|input_func_55[42]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[42]~82_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(42) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(42),
	combout => \corr_long|input_func_55[42]~82_combout\);

-- Location: LCCOMB_X12_Y7_N6
\corr_long|input_func_55[43]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[43]~83_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(43) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(43),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[43]~83_combout\);

-- Location: LCCOMB_X12_Y7_N10
\corr_long|input_func_55[44]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[44]~84_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(44) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(44),
	combout => \corr_long|input_func_55[44]~84_combout\);

-- Location: LCCOMB_X15_Y10_N28
\corr_long|input_func_55[45]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[45]~85_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(45) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(45),
	combout => \corr_long|input_func_55[45]~85_combout\);

-- Location: LCCOMB_X15_Y10_N26
\corr_long|input_func_55[46]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[46]~86_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(46) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(46),
	combout => \corr_long|input_func_55[46]~86_combout\);

-- Location: LCCOMB_X15_Y7_N6
\corr_long|input_func_55[47]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[47]~87_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(47) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(47),
	combout => \corr_long|input_func_55[47]~87_combout\);

-- Location: DSPMULT_X16_Y10_N1
\corr_long|gate5|Mult5|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult5|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X17_Y11_N3
\corr_long|gate5|output[4]_OTERM109_OTERM327_NEW_REG858\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\);

-- Location: LCFF_X17_Y11_N23
\corr_long|gate5|output[3]_OTERM107_OTERM325_NEW_REG892\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM325_OTERM893\);

-- Location: LCCOMB_X17_Y11_N8
\corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863~feeder_combout\);

-- Location: LCFF_X17_Y11_N9
\corr_long|gate5|output[2]_OTERM105_OTERM323_NEW_REG862\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM323_OTERM863\);

-- Location: LCFF_X17_Y11_N19
\corr_long|gate5|output[1]_OTERM103_OTERM321_NEW_REG896\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\);

-- Location: LCCOMB_X17_Y11_N14
\corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867~feeder_combout\ = \corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult5|auto_generated|mac_out2~dataout\,
	combout => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867~feeder_combout\);

-- Location: LCFF_X17_Y11_N15
\corr_long|gate5|output[0]_OTERM101_OTERM319_NEW_REG866\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM319_OTERM867\);

-- Location: LCCOMB_X17_Y11_N18
\corr_long|gate5|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~2_combout\ = (\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ & (\corr_long|gate5|Add3~1\ & VCC)) # (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ & 
-- (!\corr_long|gate5|Add3~1\)))) # (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ & (!\corr_long|gate5|Add3~1\)) # (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ & 
-- ((\corr_long|gate5|Add3~1\) # (GND)))))
-- \corr_long|gate5|Add3~3\ = CARRY((\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\ & (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\ & !\corr_long|gate5|Add3~1\)) # (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\ & 
-- ((!\corr_long|gate5|Add3~1\) # (!\corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM865\,
	datab => \corr_long|gate5|output[1]_OTERM103_OTERM321_OTERM897\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~1\,
	combout => \corr_long|gate5|Add3~2_combout\,
	cout => \corr_long|gate5|Add3~3\);

-- Location: LCCOMB_X17_Y11_N24
\corr_long|gate5|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~8_combout\ = ((\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\ $ (\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\ $ (!\corr_long|gate5|Add3~7\)))) # (GND)
-- \corr_long|gate5|Add3~9\ = CARRY((\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\ & ((\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\) # (!\corr_long|gate5|Add3~7\))) # (!\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\ & 
-- (\corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\ & !\corr_long|gate5|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM891\,
	datab => \corr_long|gate5|output[4]_OTERM109_OTERM327_OTERM859\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~7\,
	combout => \corr_long|gate5|Add3~8_combout\,
	cout => \corr_long|gate5|Add3~9\);

-- Location: LCCOMB_X17_Y11_N28
\corr_long|gate5|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~12_combout\ = ((\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\ $ (\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\ $ (!\corr_long|gate5|Add3~11\)))) # (GND)
-- \corr_long|gate5|Add3~13\ = CARRY((\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\ & ((\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\) # (!\corr_long|gate5|Add3~11\))) # (!\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\ & 
-- (\corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\ & !\corr_long|gate5|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM855\,
	datab => \corr_long|gate5|output[6]_OTERM113_OTERM331_OTERM887\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~11\,
	combout => \corr_long|gate5|Add3~12_combout\,
	cout => \corr_long|gate5|Add3~13\);

-- Location: LCCOMB_X15_Y12_N18
\corr_long|input_adc_5[16]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[16]~72_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(88)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(16),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(88),
	combout => \corr_long|input_adc_5[16]~72_combout\);

-- Location: LCCOMB_X14_Y12_N12
\corr_long|input_adc_5[17]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[17]~73_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(89))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(89),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(17),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[17]~73_combout\);

-- Location: LCCOMB_X15_Y12_N24
\corr_long|input_adc_5[18]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[18]~74_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(90))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(90),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(18),
	combout => \corr_long|input_adc_5[18]~74_combout\);

-- Location: LCCOMB_X14_Y12_N30
\corr_long|input_adc_5[19]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[19]~75_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(91))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(91),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(19),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[19]~75_combout\);

-- Location: LCCOMB_X14_Y12_N0
\corr_long|input_adc_5[20]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[20]~76_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(92)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(20),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(92),
	combout => \corr_long|input_adc_5[20]~76_combout\);

-- Location: LCCOMB_X20_Y12_N26
\corr_long|input_adc_5[21]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[21]~77_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(93))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(93),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(21),
	combout => \corr_long|input_adc_5[21]~77_combout\);

-- Location: LCCOMB_X14_Y12_N14
\corr_long|input_adc_5[22]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[22]~78_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(94)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(22),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(94),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[22]~78_combout\);

-- Location: LCCOMB_X14_Y12_N18
\corr_long|input_adc_5[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[23]~79_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(95)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(23),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(95),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[23]~79_combout\);

-- Location: LCCOMB_X15_Y7_N0
\corr_long|input_func_55[16]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[16]~72_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(16) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(16),
	combout => \corr_long|input_func_55[16]~72_combout\);

-- Location: LCCOMB_X12_Y10_N10
\corr_long|input_func_55[17]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[17]~73_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(17) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(17),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[17]~73_combout\);

-- Location: LCCOMB_X15_Y7_N12
\corr_long|input_func_55[18]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[18]~74_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(18) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(18),
	combout => \corr_long|input_func_55[18]~74_combout\);

-- Location: LCCOMB_X15_Y12_N30
\corr_long|input_func_55[19]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[19]~75_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(19) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(19),
	combout => \corr_long|input_func_55[19]~75_combout\);

-- Location: LCCOMB_X15_Y12_N22
\corr_long|input_func_55[20]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[20]~76_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(20) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(20),
	combout => \corr_long|input_func_55[20]~76_combout\);

-- Location: LCCOMB_X12_Y7_N2
\corr_long|input_func_55[21]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[21]~77_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(21) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(21),
	combout => \corr_long|input_func_55[21]~77_combout\);

-- Location: LCCOMB_X15_Y7_N10
\corr_long|input_func_55[22]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[22]~78_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(22) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(22),
	combout => \corr_long|input_func_55[22]~78_combout\);

-- Location: LCCOMB_X15_Y7_N14
\corr_long|input_func_55[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[23]~79_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(23) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(23),
	combout => \corr_long|input_func_55[23]~79_combout\);

-- Location: DSPMULT_X16_Y12_N1
\corr_long|gate5|Mult2|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult2|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y13_N27
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_NEW_REG1336\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\);

-- Location: LCCOMB_X22_Y8_N4
\corr_long|input_adc_5[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[24]~64_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(96)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(24),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(96),
	combout => \corr_long|input_adc_5[24]~64_combout\);

-- Location: LCCOMB_X20_Y12_N14
\corr_long|input_adc_5[25]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[25]~65_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(97))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(97),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(25),
	combout => \corr_long|input_adc_5[25]~65_combout\);

-- Location: LCCOMB_X24_Y12_N8
\corr_long|input_adc_5[26]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[26]~66_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(98)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(26),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(98),
	combout => \corr_long|input_adc_5[26]~66_combout\);

-- Location: LCCOMB_X18_Y12_N2
\corr_long|input_adc_5[27]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[27]~67_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(99)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(27),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(99),
	combout => \corr_long|input_adc_5[27]~67_combout\);

-- Location: LCCOMB_X20_Y12_N10
\corr_long|input_adc_5[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[28]~68_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(100)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(28),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(100),
	combout => \corr_long|input_adc_5[28]~68_combout\);

-- Location: LCCOMB_X21_Y10_N0
\corr_long|input_adc_5[29]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[29]~69_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(101))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(101),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(29),
	combout => \corr_long|input_adc_5[29]~69_combout\);

-- Location: LCCOMB_X19_Y11_N4
\corr_long|input_adc_5[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[30]~70_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(102))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(102),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(30),
	combout => \corr_long|input_adc_5[30]~70_combout\);

-- Location: LCCOMB_X17_Y12_N18
\corr_long|input_adc_5[31]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[31]~71_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(103))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(103),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(31),
	combout => \corr_long|input_adc_5[31]~71_combout\);

-- Location: LCCOMB_X20_Y2_N26
\corr_long|input_func_55[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[24]~64_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(24) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(24),
	combout => \corr_long|input_func_55[24]~64_combout\);

-- Location: LCCOMB_X20_Y2_N18
\corr_long|input_func_55[25]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[25]~65_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(25) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(25),
	datad => \ADC_Manager1|main_state.finding_preambule~regout\,
	combout => \corr_long|input_func_55[25]~65_combout\);

-- Location: LCCOMB_X22_Y2_N28
\corr_long|input_func_55[26]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[26]~66_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(26) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(26),
	combout => \corr_long|input_func_55[26]~66_combout\);

-- Location: LCCOMB_X20_Y2_N2
\corr_long|input_func_55[27]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[27]~67_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(27) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(27),
	combout => \corr_long|input_func_55[27]~67_combout\);

-- Location: LCCOMB_X14_Y12_N24
\corr_long|input_func_55[28]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[28]~68_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(28) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(28),
	combout => \corr_long|input_func_55[28]~68_combout\);

-- Location: LCCOMB_X22_Y6_N4
\corr_long|input_func_55[29]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[29]~69_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(29) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(29),
	combout => \corr_long|input_func_55[29]~69_combout\);

-- Location: LCCOMB_X20_Y2_N12
\corr_long|input_func_55[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[30]~70_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(30) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(30),
	combout => \corr_long|input_func_55[30]~70_combout\);

-- Location: LCCOMB_X14_Y12_N10
\corr_long|input_func_55[31]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[31]~71_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(31) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(31),
	combout => \corr_long|input_func_55[31]~71_combout\);

-- Location: DSPMULT_X16_Y12_N0
\corr_long|gate5|Mult3|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult3|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y13_N3
\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_NEW_REG1306\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307\);

-- Location: LCFF_X15_Y13_N23
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_NEW_REG1340\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\);

-- Location: LCCOMB_X15_Y13_N8
\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT2\,
	combout => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311~feeder_combout\);

-- Location: LCFF_X15_Y13_N9
\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_NEW_REG1310\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311\);

-- Location: LCFF_X15_Y13_N19
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_NEW_REG1344\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\);

-- Location: LCFF_X15_Y13_N5
\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_NEW_REG1314\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\);

-- Location: LCCOMB_X15_Y13_N16
\corr_long|gate5|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~0_combout\ = (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\ & (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\ $ (VCC))) # (!\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\ & 
-- (\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\ & VCC))
-- \corr_long|gate5|Add1~1\ = CARRY((\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\ & \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347\,
	datab => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315\,
	datad => VCC,
	combout => \corr_long|gate5|Add1~0_combout\,
	cout => \corr_long|gate5|Add1~1\);

-- Location: LCCOMB_X15_Y13_N18
\corr_long|gate5|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~2_combout\ = (\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ & (\corr_long|gate5|Add1~1\ & VCC)) # 
-- (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ & (!\corr_long|gate5|Add1~1\)))) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\ & ((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ & 
-- (!\corr_long|gate5|Add1~1\)) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ & ((\corr_long|gate5|Add1~1\) # (GND)))))
-- \corr_long|gate5|Add1~3\ = CARRY((\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\ & (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\ & !\corr_long|gate5|Add1~1\)) # 
-- (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\ & ((!\corr_long|gate5|Add1~1\) # (!\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313\,
	datab => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~1\,
	combout => \corr_long|gate5|Add1~2_combout\,
	cout => \corr_long|gate5|Add1~3\);

-- Location: LCCOMB_X15_Y13_N22
\corr_long|gate5|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~6_combout\ = (\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ & (\corr_long|gate5|Add1~5\ & VCC)) # 
-- (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ & (!\corr_long|gate5|Add1~5\)))) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\ & ((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ & 
-- (!\corr_long|gate5|Add1~5\)) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ & ((\corr_long|gate5|Add1~5\) # (GND)))))
-- \corr_long|gate5|Add1~7\ = CARRY((\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\ & (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\ & !\corr_long|gate5|Add1~5\)) # 
-- (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\ & ((!\corr_long|gate5|Add1~5\) # (!\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309\,
	datab => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~5\,
	combout => \corr_long|gate5|Add1~6_combout\,
	cout => \corr_long|gate5|Add1~7\);

-- Location: LCCOMB_X15_Y13_N26
\corr_long|gate5|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~10_combout\ = (\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ & (\corr_long|gate5|Add1~9\ & VCC)) # 
-- (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ & (!\corr_long|gate5|Add1~9\)))) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\ & ((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ & 
-- (!\corr_long|gate5|Add1~9\)) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ & ((\corr_long|gate5|Add1~9\) # (GND)))))
-- \corr_long|gate5|Add1~11\ = CARRY((\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\ & (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\ & !\corr_long|gate5|Add1~9\)) # 
-- (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\ & ((!\corr_long|gate5|Add1~9\) # (!\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305\,
	datab => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~9\,
	combout => \corr_long|gate5|Add1~10_combout\,
	cout => \corr_long|gate5|Add1~11\);

-- Location: LCCOMB_X19_Y9_N0
\corr_long|input_adc_5[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[8]~48_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(80))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(80),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(8),
	combout => \corr_long|input_adc_5[8]~48_combout\);

-- Location: LCCOMB_X18_Y9_N20
\corr_long|input_adc_5[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[9]~49_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(81))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_b\(81),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(9),
	combout => \corr_long|input_adc_5[9]~49_combout\);

-- Location: LCCOMB_X19_Y10_N6
\corr_long|input_adc_5[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[10]~50_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(82))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(82),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(10),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[10]~50_combout\);

-- Location: LCCOMB_X18_Y12_N28
\corr_long|input_adc_5[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[11]~51_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(83)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(11),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(83),
	combout => \corr_long|input_adc_5[11]~51_combout\);

-- Location: LCCOMB_X19_Y12_N8
\corr_long|input_adc_5[12]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[12]~52_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(84)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_a\(12),
	datac => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(84),
	combout => \corr_long|input_adc_5[12]~52_combout\);

-- Location: LCCOMB_X15_Y10_N22
\corr_long|input_adc_5[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[13]~53_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(85)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(13),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(85),
	combout => \corr_long|input_adc_5[13]~53_combout\);

-- Location: LCCOMB_X17_Y10_N22
\corr_long|input_adc_5[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[14]~54_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(86))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(86),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(14),
	combout => \corr_long|input_adc_5[14]~54_combout\);

-- Location: LCCOMB_X14_Y10_N28
\corr_long|input_adc_5[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[15]~55_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(87)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(15),
	datac => \ram1|altsyncram_component|auto_generated|q_b\(87),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[15]~55_combout\);

-- Location: LCCOMB_X17_Y10_N26
\corr_long|input_func_55[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[8]~48_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(8) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(8),
	combout => \corr_long|input_func_55[8]~48_combout\);

-- Location: LCCOMB_X22_Y9_N6
\corr_long|input_func_55[9]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[9]~49_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(9) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(9),
	combout => \corr_long|input_func_55[9]~49_combout\);

-- Location: LCCOMB_X20_Y9_N0
\corr_long|input_func_55[10]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[10]~50_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(10) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(10),
	combout => \corr_long|input_func_55[10]~50_combout\);

-- Location: LCCOMB_X22_Y9_N12
\corr_long|input_func_55[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[11]~51_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(11) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(11),
	combout => \corr_long|input_func_55[11]~51_combout\);

-- Location: LCCOMB_X22_Y9_N0
\corr_long|input_func_55[12]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[12]~52_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(12) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(12),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[12]~52_combout\);

-- Location: LCCOMB_X22_Y9_N24
\corr_long|input_func_55[13]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[13]~53_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(13) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(13),
	combout => \corr_long|input_func_55[13]~53_combout\);

-- Location: LCCOMB_X22_Y6_N24
\corr_long|input_func_55[14]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[14]~54_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(14) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(14),
	combout => \corr_long|input_func_55[14]~54_combout\);

-- Location: LCCOMB_X20_Y6_N6
\corr_long|input_func_55[15]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[15]~55_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(15) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(15),
	combout => \corr_long|input_func_55[15]~55_combout\);

-- Location: DSPMULT_X16_Y10_N0
\corr_long|gate5|Mult1|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y11_N9
\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_NEW_REG1434\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT4\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\);

-- Location: LCCOMB_X17_Y11_N4
\corr_long|input_adc_5[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[0]~56_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(72))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_b\(72),
	datad => \ram1|altsyncram_component|auto_generated|q_a\(0),
	combout => \corr_long|input_adc_5[0]~56_combout\);

-- Location: LCCOMB_X20_Y11_N18
\corr_long|input_adc_5[1]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[1]~57_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(73)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(1),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(73),
	combout => \corr_long|input_adc_5[1]~57_combout\);

-- Location: LCCOMB_X17_Y11_N12
\corr_long|input_adc_5[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[2]~58_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(74)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(2),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_b\(74),
	combout => \corr_long|input_adc_5[2]~58_combout\);

-- Location: LCCOMB_X17_Y11_N2
\corr_long|input_adc_5[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[3]~59_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(75)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(3),
	datab => \ram1|altsyncram_component|auto_generated|q_b\(75),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[3]~59_combout\);

-- Location: LCCOMB_X22_Y11_N10
\corr_long|input_adc_5[4]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[4]~60_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(76))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_b\(76),
	datab => \corr_long|f~regout\,
	datad => \ram1|altsyncram_component|auto_generated|q_a\(4),
	combout => \corr_long|input_adc_5[4]~60_combout\);

-- Location: LCCOMB_X21_Y11_N14
\corr_long|input_adc_5[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[5]~61_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(77)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(5),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(77),
	combout => \corr_long|input_adc_5[5]~61_combout\);

-- Location: LCCOMB_X21_Y11_N6
\corr_long|input_adc_5[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[6]~62_combout\ = (\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_b\(78))) # (!\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ram1|altsyncram_component|auto_generated|q_b\(78),
	datac => \ram1|altsyncram_component|auto_generated|q_a\(6),
	datad => \corr_long|f~regout\,
	combout => \corr_long|input_adc_5[6]~62_combout\);

-- Location: LCCOMB_X18_Y11_N8
\corr_long|input_adc_5[7]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[7]~63_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(79)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datac => \ram1|altsyncram_component|auto_generated|q_a\(7),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(79),
	combout => \corr_long|input_adc_5[7]~63_combout\);

-- Location: LCCOMB_X22_Y2_N4
\corr_long|input_func_55[0]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[0]~56_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(0) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(0),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[0]~56_combout\);

-- Location: LCCOMB_X22_Y2_N30
\corr_long|input_func_55[1]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[1]~57_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(1) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(1),
	combout => \corr_long|input_func_55[1]~57_combout\);

-- Location: LCCOMB_X22_Y2_N2
\corr_long|input_func_55[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[2]~58_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(2) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(2),
	combout => \corr_long|input_func_55[2]~58_combout\);

-- Location: LCCOMB_X20_Y2_N0
\corr_long|input_func_55[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[3]~59_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(3) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(3),
	combout => \corr_long|input_func_55[3]~59_combout\);

-- Location: LCCOMB_X22_Y2_N6
\corr_long|input_func_55[4]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[4]~60_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(4) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(4),
	combout => \corr_long|input_func_55[4]~60_combout\);

-- Location: LCCOMB_X22_Y2_N0
\corr_long|input_func_55[5]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[5]~61_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(5) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ram3|altsyncram_component|auto_generated|q_b\(5),
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \corr_long|input_func_55[5]~61_combout\);

-- Location: LCCOMB_X20_Y2_N4
\corr_long|input_func_55[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[6]~62_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(6) & ((\ADC_Manager1|main_state.finding_preambule~regout\) # (\ADC_Manager1|main_state.finding_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(6),
	combout => \corr_long|input_func_55[6]~62_combout\);

-- Location: LCCOMB_X22_Y2_N16
\corr_long|input_func_55[7]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_func_55[7]~63_combout\ = (\ram3|altsyncram_component|auto_generated|q_b\(7) & ((\ADC_Manager1|main_state.finding_bits~regout\) # (\ADC_Manager1|main_state.finding_preambule~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ram3|altsyncram_component|auto_generated|q_b\(7),
	combout => \corr_long|input_func_55[7]~63_combout\);

-- Location: DSPMULT_X16_Y11_N1
\corr_long|gate5|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \corr_long|gate5|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X15_Y11_N23
\corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_NEW_REG1468\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT3\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469\);

-- Location: LCFF_X15_Y11_N3
\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_NEW_REG1438\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT2\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\);

-- Location: LCFF_X15_Y11_N19
\corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_NEW_REG1472\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT1\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473\);

-- Location: LCFF_X15_Y11_N5
\corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_NEW_REG1442\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~dataout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443\);

-- Location: LCCOMB_X15_Y11_N20
\corr_long|gate5|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~4_combout\ = ((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\ $ (\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\ $ (!\corr_long|gate5|Add0~3\)))) # (GND)
-- \corr_long|gate5|Add0~5\ = CARRY((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\ & ((\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\) # (!\corr_long|gate5|Add0~3\))) # 
-- (!\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\ & (\corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\ & !\corr_long|gate5|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471\,
	datab => \corr_long|gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~3\,
	combout => \corr_long|gate5|Add0~4_combout\,
	cout => \corr_long|gate5|Add0~5\);

-- Location: LCCOMB_X15_Y11_N24
\corr_long|gate5|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~8_combout\ = ((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\ $ (\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\ $ (!\corr_long|gate5|Add0~7\)))) # (GND)
-- \corr_long|gate5|Add0~9\ = CARRY((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\ & ((\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\) # (!\corr_long|gate5|Add0~7\))) # 
-- (!\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\ & (\corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\ & !\corr_long|gate5|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467\,
	datab => \corr_long|gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~7\,
	combout => \corr_long|gate5|Add0~8_combout\,
	cout => \corr_long|gate5|Add0~9\);

-- Location: LCCOMB_X14_Y11_N14
\corr_long|gate5|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~0_combout\ = (\corr_long|gate5|Add0~0_combout\ & (\corr_long|gate5|Add1~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add0~0_combout\ & (\corr_long|gate5|Add1~0_combout\ & VCC))
-- \corr_long|gate5|Add2~1\ = CARRY((\corr_long|gate5|Add0~0_combout\ & \corr_long|gate5|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~0_combout\,
	datab => \corr_long|gate5|Add1~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add2~0_combout\,
	cout => \corr_long|gate5|Add2~1\);

-- Location: LCCOMB_X14_Y11_N18
\corr_long|gate5|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~4_combout\ = ((\corr_long|gate5|Add1~4_combout\ $ (\corr_long|gate5|Add0~4_combout\ $ (!\corr_long|gate5|Add2~3\)))) # (GND)
-- \corr_long|gate5|Add2~5\ = CARRY((\corr_long|gate5|Add1~4_combout\ & ((\corr_long|gate5|Add0~4_combout\) # (!\corr_long|gate5|Add2~3\))) # (!\corr_long|gate5|Add1~4_combout\ & (\corr_long|gate5|Add0~4_combout\ & !\corr_long|gate5|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~4_combout\,
	datab => \corr_long|gate5|Add0~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~3\,
	combout => \corr_long|gate5|Add2~4_combout\,
	cout => \corr_long|gate5|Add2~5\);

-- Location: LCCOMB_X14_Y11_N20
\corr_long|gate5|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~6_combout\ = (\corr_long|gate5|Add0~6_combout\ & ((\corr_long|gate5|Add1~6_combout\ & (\corr_long|gate5|Add2~5\ & VCC)) # (!\corr_long|gate5|Add1~6_combout\ & (!\corr_long|gate5|Add2~5\)))) # (!\corr_long|gate5|Add0~6_combout\ & 
-- ((\corr_long|gate5|Add1~6_combout\ & (!\corr_long|gate5|Add2~5\)) # (!\corr_long|gate5|Add1~6_combout\ & ((\corr_long|gate5|Add2~5\) # (GND)))))
-- \corr_long|gate5|Add2~7\ = CARRY((\corr_long|gate5|Add0~6_combout\ & (!\corr_long|gate5|Add1~6_combout\ & !\corr_long|gate5|Add2~5\)) # (!\corr_long|gate5|Add0~6_combout\ & ((!\corr_long|gate5|Add2~5\) # (!\corr_long|gate5|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~6_combout\,
	datab => \corr_long|gate5|Add1~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~5\,
	combout => \corr_long|gate5|Add2~6_combout\,
	cout => \corr_long|gate5|Add2~7\);

-- Location: LCCOMB_X14_Y11_N24
\corr_long|gate5|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~10_combout\ = (\corr_long|gate5|Add0~10_combout\ & ((\corr_long|gate5|Add1~10_combout\ & (\corr_long|gate5|Add2~9\ & VCC)) # (!\corr_long|gate5|Add1~10_combout\ & (!\corr_long|gate5|Add2~9\)))) # (!\corr_long|gate5|Add0~10_combout\ & 
-- ((\corr_long|gate5|Add1~10_combout\ & (!\corr_long|gate5|Add2~9\)) # (!\corr_long|gate5|Add1~10_combout\ & ((\corr_long|gate5|Add2~9\) # (GND)))))
-- \corr_long|gate5|Add2~11\ = CARRY((\corr_long|gate5|Add0~10_combout\ & (!\corr_long|gate5|Add1~10_combout\ & !\corr_long|gate5|Add2~9\)) # (!\corr_long|gate5|Add0~10_combout\ & ((!\corr_long|gate5|Add2~9\) # (!\corr_long|gate5|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~10_combout\,
	datab => \corr_long|gate5|Add1~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~9\,
	combout => \corr_long|gate5|Add2~10_combout\,
	cout => \corr_long|gate5|Add2~11\);

-- Location: LCCOMB_X13_Y11_N14
\corr_long|gate5|Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~0_combout\ = (\corr_long|gate5|Add3~0_combout\ & (\corr_long|gate5|Add2~0_combout\ $ (VCC))) # (!\corr_long|gate5|Add3~0_combout\ & (\corr_long|gate5|Add2~0_combout\ & VCC))
-- \corr_long|gate5|Add4~1\ = CARRY((\corr_long|gate5|Add3~0_combout\ & \corr_long|gate5|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~0_combout\,
	datab => \corr_long|gate5|Add2~0_combout\,
	datad => VCC,
	combout => \corr_long|gate5|Add4~0_combout\,
	cout => \corr_long|gate5|Add4~1\);

-- Location: LCCOMB_X13_Y11_N16
\corr_long|gate5|Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~2_combout\ = (\corr_long|gate5|Add2~2_combout\ & ((\corr_long|gate5|Add3~2_combout\ & (\corr_long|gate5|Add4~1\ & VCC)) # (!\corr_long|gate5|Add3~2_combout\ & (!\corr_long|gate5|Add4~1\)))) # (!\corr_long|gate5|Add2~2_combout\ & 
-- ((\corr_long|gate5|Add3~2_combout\ & (!\corr_long|gate5|Add4~1\)) # (!\corr_long|gate5|Add3~2_combout\ & ((\corr_long|gate5|Add4~1\) # (GND)))))
-- \corr_long|gate5|Add4~3\ = CARRY((\corr_long|gate5|Add2~2_combout\ & (!\corr_long|gate5|Add3~2_combout\ & !\corr_long|gate5|Add4~1\)) # (!\corr_long|gate5|Add2~2_combout\ & ((!\corr_long|gate5|Add4~1\) # (!\corr_long|gate5|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~2_combout\,
	datab => \corr_long|gate5|Add3~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~1\,
	combout => \corr_long|gate5|Add4~2_combout\,
	cout => \corr_long|gate5|Add4~3\);

-- Location: LCCOMB_X13_Y11_N20
\corr_long|gate5|Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~6_combout\ = (\corr_long|gate5|Add3~6_combout\ & ((\corr_long|gate5|Add2~6_combout\ & (\corr_long|gate5|Add4~5\ & VCC)) # (!\corr_long|gate5|Add2~6_combout\ & (!\corr_long|gate5|Add4~5\)))) # (!\corr_long|gate5|Add3~6_combout\ & 
-- ((\corr_long|gate5|Add2~6_combout\ & (!\corr_long|gate5|Add4~5\)) # (!\corr_long|gate5|Add2~6_combout\ & ((\corr_long|gate5|Add4~5\) # (GND)))))
-- \corr_long|gate5|Add4~7\ = CARRY((\corr_long|gate5|Add3~6_combout\ & (!\corr_long|gate5|Add2~6_combout\ & !\corr_long|gate5|Add4~5\)) # (!\corr_long|gate5|Add3~6_combout\ & ((!\corr_long|gate5|Add4~5\) # (!\corr_long|gate5|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~6_combout\,
	datab => \corr_long|gate5|Add2~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~5\,
	combout => \corr_long|gate5|Add4~6_combout\,
	cout => \corr_long|gate5|Add4~7\);

-- Location: LCCOMB_X13_Y11_N26
\corr_long|gate5|Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~12_combout\ = ((\corr_long|gate5|Add2~12_combout\ $ (\corr_long|gate5|Add3~12_combout\ $ (!\corr_long|gate5|Add4~11\)))) # (GND)
-- \corr_long|gate5|Add4~13\ = CARRY((\corr_long|gate5|Add2~12_combout\ & ((\corr_long|gate5|Add3~12_combout\) # (!\corr_long|gate5|Add4~11\))) # (!\corr_long|gate5|Add2~12_combout\ & (\corr_long|gate5|Add3~12_combout\ & !\corr_long|gate5|Add4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~12_combout\,
	datab => \corr_long|gate5|Add3~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~11\,
	combout => \corr_long|gate5|Add4~12_combout\,
	cout => \corr_long|gate5|Add4~13\);

-- Location: LCCOMB_X12_Y9_N16
\corr_long|gate5|output[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[1]~21_combout\ = (\corr_long|gate5|Add8~2_combout\ & ((\corr_long|gate5|Add4~2_combout\ & (\corr_long|gate5|output[0]~20\ & VCC)) # (!\corr_long|gate5|Add4~2_combout\ & (!\corr_long|gate5|output[0]~20\)))) # 
-- (!\corr_long|gate5|Add8~2_combout\ & ((\corr_long|gate5|Add4~2_combout\ & (!\corr_long|gate5|output[0]~20\)) # (!\corr_long|gate5|Add4~2_combout\ & ((\corr_long|gate5|output[0]~20\) # (GND)))))
-- \corr_long|gate5|output[1]~22\ = CARRY((\corr_long|gate5|Add8~2_combout\ & (!\corr_long|gate5|Add4~2_combout\ & !\corr_long|gate5|output[0]~20\)) # (!\corr_long|gate5|Add8~2_combout\ & ((!\corr_long|gate5|output[0]~20\) # 
-- (!\corr_long|gate5|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~2_combout\,
	datab => \corr_long|gate5|Add4~2_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[0]~20\,
	combout => \corr_long|gate5|output[1]~21_combout\,
	cout => \corr_long|gate5|output[1]~22\);

-- Location: LCCOMB_X12_Y9_N18
\corr_long|gate5|output[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[2]~23_combout\ = ((\corr_long|gate5|Add4~4_combout\ $ (\corr_long|gate5|Add8~4_combout\ $ (!\corr_long|gate5|output[1]~22\)))) # (GND)
-- \corr_long|gate5|output[2]~24\ = CARRY((\corr_long|gate5|Add4~4_combout\ & ((\corr_long|gate5|Add8~4_combout\) # (!\corr_long|gate5|output[1]~22\))) # (!\corr_long|gate5|Add4~4_combout\ & (\corr_long|gate5|Add8~4_combout\ & 
-- !\corr_long|gate5|output[1]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~4_combout\,
	datab => \corr_long|gate5|Add8~4_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[1]~22\,
	combout => \corr_long|gate5|output[2]~23_combout\,
	cout => \corr_long|gate5|output[2]~24\);

-- Location: LCCOMB_X12_Y9_N20
\corr_long|gate5|output[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[3]~25_combout\ = (\corr_long|gate5|Add8~6_combout\ & ((\corr_long|gate5|Add4~6_combout\ & (\corr_long|gate5|output[2]~24\ & VCC)) # (!\corr_long|gate5|Add4~6_combout\ & (!\corr_long|gate5|output[2]~24\)))) # 
-- (!\corr_long|gate5|Add8~6_combout\ & ((\corr_long|gate5|Add4~6_combout\ & (!\corr_long|gate5|output[2]~24\)) # (!\corr_long|gate5|Add4~6_combout\ & ((\corr_long|gate5|output[2]~24\) # (GND)))))
-- \corr_long|gate5|output[3]~26\ = CARRY((\corr_long|gate5|Add8~6_combout\ & (!\corr_long|gate5|Add4~6_combout\ & !\corr_long|gate5|output[2]~24\)) # (!\corr_long|gate5|Add8~6_combout\ & ((!\corr_long|gate5|output[2]~24\) # 
-- (!\corr_long|gate5|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~6_combout\,
	datab => \corr_long|gate5|Add4~6_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[2]~24\,
	combout => \corr_long|gate5|output[3]~25_combout\,
	cout => \corr_long|gate5|output[3]~26\);

-- Location: LCCOMB_X12_Y9_N24
\corr_long|gate5|output[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[5]~29_combout\ = (\corr_long|gate5|Add4~10_combout\ & ((\corr_long|gate5|Add8~10_combout\ & (\corr_long|gate5|output[4]~28\ & VCC)) # (!\corr_long|gate5|Add8~10_combout\ & (!\corr_long|gate5|output[4]~28\)))) # 
-- (!\corr_long|gate5|Add4~10_combout\ & ((\corr_long|gate5|Add8~10_combout\ & (!\corr_long|gate5|output[4]~28\)) # (!\corr_long|gate5|Add8~10_combout\ & ((\corr_long|gate5|output[4]~28\) # (GND)))))
-- \corr_long|gate5|output[5]~30\ = CARRY((\corr_long|gate5|Add4~10_combout\ & (!\corr_long|gate5|Add8~10_combout\ & !\corr_long|gate5|output[4]~28\)) # (!\corr_long|gate5|Add4~10_combout\ & ((!\corr_long|gate5|output[4]~28\) # 
-- (!\corr_long|gate5|Add8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~10_combout\,
	datab => \corr_long|gate5|Add8~10_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[4]~28\,
	combout => \corr_long|gate5|output[5]~29_combout\,
	cout => \corr_long|gate5|output[5]~30\);

-- Location: LCCOMB_X12_Y9_N26
\corr_long|gate5|output[6]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[6]~31_combout\ = ((\corr_long|gate5|Add8~12_combout\ $ (\corr_long|gate5|Add4~12_combout\ $ (!\corr_long|gate5|output[5]~30\)))) # (GND)
-- \corr_long|gate5|output[6]~32\ = CARRY((\corr_long|gate5|Add8~12_combout\ & ((\corr_long|gate5|Add4~12_combout\) # (!\corr_long|gate5|output[5]~30\))) # (!\corr_long|gate5|Add8~12_combout\ & (\corr_long|gate5|Add4~12_combout\ & 
-- !\corr_long|gate5|output[5]~30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~12_combout\,
	datab => \corr_long|gate5|Add4~12_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[5]~30\,
	combout => \corr_long|gate5|output[6]~31_combout\,
	cout => \corr_long|gate5|output[6]~32\);

-- Location: LCCOMB_X12_Y9_N28
\corr_long|gate5|output[7]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]~33_combout\ = (\corr_long|gate5|Add4~14_combout\ & ((\corr_long|gate5|Add8~14_combout\ & (\corr_long|gate5|output[6]~32\ & VCC)) # (!\corr_long|gate5|Add8~14_combout\ & (!\corr_long|gate5|output[6]~32\)))) # 
-- (!\corr_long|gate5|Add4~14_combout\ & ((\corr_long|gate5|Add8~14_combout\ & (!\corr_long|gate5|output[6]~32\)) # (!\corr_long|gate5|Add8~14_combout\ & ((\corr_long|gate5|output[6]~32\) # (GND)))))
-- \corr_long|gate5|output[7]~34\ = CARRY((\corr_long|gate5|Add4~14_combout\ & (!\corr_long|gate5|Add8~14_combout\ & !\corr_long|gate5|output[6]~32\)) # (!\corr_long|gate5|Add4~14_combout\ & ((!\corr_long|gate5|output[6]~32\) # 
-- (!\corr_long|gate5|Add8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~14_combout\,
	datab => \corr_long|gate5|Add8~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[6]~32\,
	combout => \corr_long|gate5|output[7]~33_combout\,
	cout => \corr_long|gate5|output[7]~34\);

-- Location: LCCOMB_X8_Y6_N12
\corr_long|output_56[0]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[0]~40_combout\ = (\corr_long|gate5|output[0]~19_combout\ & (\corr_long|gate6|output[0]~19_combout\ $ (VCC))) # (!\corr_long|gate5|output[0]~19_combout\ & (\corr_long|gate6|output[0]~19_combout\ & VCC))
-- \corr_long|output_56[0]~41\ = CARRY((\corr_long|gate5|output[0]~19_combout\ & \corr_long|gate6|output[0]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]~19_combout\,
	datab => \corr_long|gate6|output[0]~19_combout\,
	datad => VCC,
	combout => \corr_long|output_56[0]~40_combout\,
	cout => \corr_long|output_56[0]~41\);

-- Location: LCCOMB_X8_Y6_N18
\corr_long|output_56[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[3]~46_combout\ = (\corr_long|gate6|output[3]~25_combout\ & ((\corr_long|gate5|output[3]~25_combout\ & (\corr_long|output_56[2]~45\ & VCC)) # (!\corr_long|gate5|output[3]~25_combout\ & (!\corr_long|output_56[2]~45\)))) # 
-- (!\corr_long|gate6|output[3]~25_combout\ & ((\corr_long|gate5|output[3]~25_combout\ & (!\corr_long|output_56[2]~45\)) # (!\corr_long|gate5|output[3]~25_combout\ & ((\corr_long|output_56[2]~45\) # (GND)))))
-- \corr_long|output_56[3]~47\ = CARRY((\corr_long|gate6|output[3]~25_combout\ & (!\corr_long|gate5|output[3]~25_combout\ & !\corr_long|output_56[2]~45\)) # (!\corr_long|gate6|output[3]~25_combout\ & ((!\corr_long|output_56[2]~45\) # 
-- (!\corr_long|gate5|output[3]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[3]~25_combout\,
	datab => \corr_long|gate5|output[3]~25_combout\,
	datad => VCC,
	cin => \corr_long|output_56[2]~45\,
	combout => \corr_long|output_56[3]~46_combout\,
	cout => \corr_long|output_56[3]~47\);

-- Location: LCCOMB_X8_Y6_N20
\corr_long|output_56[4]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[4]~48_combout\ = ((\corr_long|gate5|output[4]~27_combout\ $ (\corr_long|gate6|output[4]~27_combout\ $ (!\corr_long|output_56[3]~47\)))) # (GND)
-- \corr_long|output_56[4]~49\ = CARRY((\corr_long|gate5|output[4]~27_combout\ & ((\corr_long|gate6|output[4]~27_combout\) # (!\corr_long|output_56[3]~47\))) # (!\corr_long|gate5|output[4]~27_combout\ & (\corr_long|gate6|output[4]~27_combout\ & 
-- !\corr_long|output_56[3]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[4]~27_combout\,
	datab => \corr_long|gate6|output[4]~27_combout\,
	datad => VCC,
	cin => \corr_long|output_56[3]~47\,
	combout => \corr_long|output_56[4]~48_combout\,
	cout => \corr_long|output_56[4]~49\);

-- Location: LCCOMB_X8_Y5_N24
\ADC_Manager1|c_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_en~combout\ = (!\ADC_Manager1|main_state.finding_preambule~regout\ & !\ADC_Manager1|main_state.finding_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|main_state.finding_bits~regout\,
	combout => \ADC_Manager1|c_en~combout\);

-- Location: LCFF_X8_Y6_N21
\corr_long|output_56[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[4]~48_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(4));

-- Location: LCFF_X8_Y6_N19
\corr_long|output_56[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[3]~46_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(3));

-- Location: LCFF_X8_Y6_N13
\corr_long|output_56[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[0]~40_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(0));

-- Location: LCCOMB_X8_Y9_N12
\corr_long|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~0_combout\ = (\corr_long|gate5|output[0]~19_combout\ & (\corr_long|output_56\(0) $ (VCC))) # (!\corr_long|gate5|output[0]~19_combout\ & (\corr_long|output_56\(0) & VCC))
-- \corr_long|Add0~1\ = CARRY((\corr_long|gate5|output[0]~19_combout\ & \corr_long|output_56\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[0]~19_combout\,
	datab => \corr_long|output_56\(0),
	datad => VCC,
	combout => \corr_long|Add0~0_combout\,
	cout => \corr_long|Add0~1\);

-- Location: LCCOMB_X8_Y9_N24
\corr_long|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~12_combout\ = ((\corr_long|output_56\(6) $ (\corr_long|gate5|output[6]~31_combout\ $ (!\corr_long|Add0~11\)))) # (GND)
-- \corr_long|Add0~13\ = CARRY((\corr_long|output_56\(6) & ((\corr_long|gate5|output[6]~31_combout\) # (!\corr_long|Add0~11\))) # (!\corr_long|output_56\(6) & (\corr_long|gate5|output[6]~31_combout\ & !\corr_long|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(6),
	datab => \corr_long|gate5|output[6]~31_combout\,
	datad => VCC,
	cin => \corr_long|Add0~11\,
	combout => \corr_long|Add0~12_combout\,
	cout => \corr_long|Add0~13\);

-- Location: LCCOMB_X8_Y9_N26
\corr_long|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~14_combout\ = (\corr_long|output_56\(7) & ((\corr_long|gate5|output[7]~33_combout\ & (\corr_long|Add0~13\ & VCC)) # (!\corr_long|gate5|output[7]~33_combout\ & (!\corr_long|Add0~13\)))) # (!\corr_long|output_56\(7) & 
-- ((\corr_long|gate5|output[7]~33_combout\ & (!\corr_long|Add0~13\)) # (!\corr_long|gate5|output[7]~33_combout\ & ((\corr_long|Add0~13\) # (GND)))))
-- \corr_long|Add0~15\ = CARRY((\corr_long|output_56\(7) & (!\corr_long|gate5|output[7]~33_combout\ & !\corr_long|Add0~13\)) # (!\corr_long|output_56\(7) & ((!\corr_long|Add0~13\) # (!\corr_long|gate5|output[7]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(7),
	datab => \corr_long|gate5|output[7]~33_combout\,
	datad => VCC,
	cin => \corr_long|Add0~13\,
	combout => \corr_long|Add0~14_combout\,
	cout => \corr_long|Add0~15\);

-- Location: LCFF_X9_Y9_N27
\corr_long|f_output[7]_NEW_REG2508\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~14_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[7]_OTERM2509\);

-- Location: LCFF_X8_Y9_N5
\corr_long|f_output[6]_NEW_REG2506\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~12_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[6]_OTERM2507\);

-- Location: LCFF_X9_Y9_N23
\corr_long|f_output[5]_NEW_REG2528\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[5]~29_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[5]_OTERM2529\);

-- Location: LCFF_X9_Y9_N21
\corr_long|f_output[4]_NEW_REG2526\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[4]~27_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[4]_OTERM2527\);

-- Location: LCFF_X9_Y9_N19
\corr_long|f_output[3]_NEW_REG2524\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[3]~25_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[3]_OTERM2525\);

-- Location: LCFF_X9_Y9_N17
\corr_long|f_output[2]_NEW_REG2522\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[2]~23_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[2]_OTERM2523\);

-- Location: LCFF_X9_Y9_N15
\corr_long|f_output[1]_NEW_REG2520\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[1]~21_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[1]_OTERM2521\);

-- Location: LCFF_X9_Y9_N9
\corr_long|f_output[0]_NEW_REG2494\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~0_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[0]_OTERM2495\);

-- Location: LCCOMB_X9_Y9_N12
\corr_long|f_output[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[0]~20_combout\ = (\corr_long|f_output[0]_OTERM2519\ & (\corr_long|f_output[0]_OTERM2495\ $ (VCC))) # (!\corr_long|f_output[0]_OTERM2519\ & (\corr_long|f_output[0]_OTERM2495\ & VCC))
-- \corr_long|f_output[0]~21\ = CARRY((\corr_long|f_output[0]_OTERM2519\ & \corr_long|f_output[0]_OTERM2495\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[0]_OTERM2519\,
	datab => \corr_long|f_output[0]_OTERM2495\,
	datad => VCC,
	combout => \corr_long|f_output[0]~20_combout\,
	cout => \corr_long|f_output[0]~21\);

-- Location: LCCOMB_X9_Y9_N14
\corr_long|f_output[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[1]~22_combout\ = (\corr_long|f_output[1]_OTERM2497\ & ((\corr_long|f_output[1]_OTERM2521\ & (\corr_long|f_output[0]~21\ & VCC)) # (!\corr_long|f_output[1]_OTERM2521\ & (!\corr_long|f_output[0]~21\)))) # 
-- (!\corr_long|f_output[1]_OTERM2497\ & ((\corr_long|f_output[1]_OTERM2521\ & (!\corr_long|f_output[0]~21\)) # (!\corr_long|f_output[1]_OTERM2521\ & ((\corr_long|f_output[0]~21\) # (GND)))))
-- \corr_long|f_output[1]~23\ = CARRY((\corr_long|f_output[1]_OTERM2497\ & (!\corr_long|f_output[1]_OTERM2521\ & !\corr_long|f_output[0]~21\)) # (!\corr_long|f_output[1]_OTERM2497\ & ((!\corr_long|f_output[0]~21\) # (!\corr_long|f_output[1]_OTERM2521\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[1]_OTERM2497\,
	datab => \corr_long|f_output[1]_OTERM2521\,
	datad => VCC,
	cin => \corr_long|f_output[0]~21\,
	combout => \corr_long|f_output[1]~22_combout\,
	cout => \corr_long|f_output[1]~23\);

-- Location: LCCOMB_X9_Y9_N16
\corr_long|f_output[2]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[2]~24_combout\ = ((\corr_long|f_output[2]_OTERM2499\ $ (\corr_long|f_output[2]_OTERM2523\ $ (!\corr_long|f_output[1]~23\)))) # (GND)
-- \corr_long|f_output[2]~25\ = CARRY((\corr_long|f_output[2]_OTERM2499\ & ((\corr_long|f_output[2]_OTERM2523\) # (!\corr_long|f_output[1]~23\))) # (!\corr_long|f_output[2]_OTERM2499\ & (\corr_long|f_output[2]_OTERM2523\ & !\corr_long|f_output[1]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[2]_OTERM2499\,
	datab => \corr_long|f_output[2]_OTERM2523\,
	datad => VCC,
	cin => \corr_long|f_output[1]~23\,
	combout => \corr_long|f_output[2]~24_combout\,
	cout => \corr_long|f_output[2]~25\);

-- Location: LCCOMB_X9_Y9_N18
\corr_long|f_output[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[3]~26_combout\ = (\corr_long|f_output[3]_OTERM2501\ & ((\corr_long|f_output[3]_OTERM2525\ & (\corr_long|f_output[2]~25\ & VCC)) # (!\corr_long|f_output[3]_OTERM2525\ & (!\corr_long|f_output[2]~25\)))) # 
-- (!\corr_long|f_output[3]_OTERM2501\ & ((\corr_long|f_output[3]_OTERM2525\ & (!\corr_long|f_output[2]~25\)) # (!\corr_long|f_output[3]_OTERM2525\ & ((\corr_long|f_output[2]~25\) # (GND)))))
-- \corr_long|f_output[3]~27\ = CARRY((\corr_long|f_output[3]_OTERM2501\ & (!\corr_long|f_output[3]_OTERM2525\ & !\corr_long|f_output[2]~25\)) # (!\corr_long|f_output[3]_OTERM2501\ & ((!\corr_long|f_output[2]~25\) # (!\corr_long|f_output[3]_OTERM2525\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[3]_OTERM2501\,
	datab => \corr_long|f_output[3]_OTERM2525\,
	datad => VCC,
	cin => \corr_long|f_output[2]~25\,
	combout => \corr_long|f_output[3]~26_combout\,
	cout => \corr_long|f_output[3]~27\);

-- Location: LCCOMB_X9_Y9_N20
\corr_long|f_output[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[4]~28_combout\ = ((\corr_long|f_output[4]_OTERM2503\ $ (\corr_long|f_output[4]_OTERM2527\ $ (!\corr_long|f_output[3]~27\)))) # (GND)
-- \corr_long|f_output[4]~29\ = CARRY((\corr_long|f_output[4]_OTERM2503\ & ((\corr_long|f_output[4]_OTERM2527\) # (!\corr_long|f_output[3]~27\))) # (!\corr_long|f_output[4]_OTERM2503\ & (\corr_long|f_output[4]_OTERM2527\ & !\corr_long|f_output[3]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[4]_OTERM2503\,
	datab => \corr_long|f_output[4]_OTERM2527\,
	datad => VCC,
	cin => \corr_long|f_output[3]~27\,
	combout => \corr_long|f_output[4]~28_combout\,
	cout => \corr_long|f_output[4]~29\);

-- Location: LCCOMB_X9_Y9_N22
\corr_long|f_output[5]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[5]~30_combout\ = (\corr_long|f_output[5]_OTERM2505\ & ((\corr_long|f_output[5]_OTERM2529\ & (\corr_long|f_output[4]~29\ & VCC)) # (!\corr_long|f_output[5]_OTERM2529\ & (!\corr_long|f_output[4]~29\)))) # 
-- (!\corr_long|f_output[5]_OTERM2505\ & ((\corr_long|f_output[5]_OTERM2529\ & (!\corr_long|f_output[4]~29\)) # (!\corr_long|f_output[5]_OTERM2529\ & ((\corr_long|f_output[4]~29\) # (GND)))))
-- \corr_long|f_output[5]~31\ = CARRY((\corr_long|f_output[5]_OTERM2505\ & (!\corr_long|f_output[5]_OTERM2529\ & !\corr_long|f_output[4]~29\)) # (!\corr_long|f_output[5]_OTERM2505\ & ((!\corr_long|f_output[4]~29\) # (!\corr_long|f_output[5]_OTERM2529\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[5]_OTERM2505\,
	datab => \corr_long|f_output[5]_OTERM2529\,
	datad => VCC,
	cin => \corr_long|f_output[4]~29\,
	combout => \corr_long|f_output[5]~30_combout\,
	cout => \corr_long|f_output[5]~31\);

-- Location: LCCOMB_X9_Y9_N24
\corr_long|f_output[6]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[6]~32_combout\ = ((\corr_long|f_output[6]_OTERM2531\ $ (\corr_long|f_output[6]_OTERM2507\ $ (!\corr_long|f_output[5]~31\)))) # (GND)
-- \corr_long|f_output[6]~33\ = CARRY((\corr_long|f_output[6]_OTERM2531\ & ((\corr_long|f_output[6]_OTERM2507\) # (!\corr_long|f_output[5]~31\))) # (!\corr_long|f_output[6]_OTERM2531\ & (\corr_long|f_output[6]_OTERM2507\ & !\corr_long|f_output[5]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[6]_OTERM2531\,
	datab => \corr_long|f_output[6]_OTERM2507\,
	datad => VCC,
	cin => \corr_long|f_output[5]~31\,
	combout => \corr_long|f_output[6]~32_combout\,
	cout => \corr_long|f_output[6]~33\);

-- Location: LCCOMB_X9_Y9_N26
\corr_long|f_output[7]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[7]~34_combout\ = (\corr_long|f_output[7]_OTERM2533\ & ((\corr_long|f_output[7]_OTERM2509\ & (\corr_long|f_output[6]~33\ & VCC)) # (!\corr_long|f_output[7]_OTERM2509\ & (!\corr_long|f_output[6]~33\)))) # 
-- (!\corr_long|f_output[7]_OTERM2533\ & ((\corr_long|f_output[7]_OTERM2509\ & (!\corr_long|f_output[6]~33\)) # (!\corr_long|f_output[7]_OTERM2509\ & ((\corr_long|f_output[6]~33\) # (GND)))))
-- \corr_long|f_output[7]~35\ = CARRY((\corr_long|f_output[7]_OTERM2533\ & (!\corr_long|f_output[7]_OTERM2509\ & !\corr_long|f_output[6]~33\)) # (!\corr_long|f_output[7]_OTERM2533\ & ((!\corr_long|f_output[6]~33\) # (!\corr_long|f_output[7]_OTERM2509\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[7]_OTERM2533\,
	datab => \corr_long|f_output[7]_OTERM2509\,
	datad => VCC,
	cin => \corr_long|f_output[6]~33\,
	combout => \corr_long|f_output[7]~34_combout\,
	cout => \corr_long|f_output[7]~35\);

-- Location: LCCOMB_X9_Y9_N28
\corr_long|f_output[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[8]~36_combout\ = ((\corr_long|f_output[8]_OTERM2511\ $ (\corr_long|f_output[8]_OTERM2535\ $ (!\corr_long|f_output[7]~35\)))) # (GND)
-- \corr_long|f_output[8]~37\ = CARRY((\corr_long|f_output[8]_OTERM2511\ & ((\corr_long|f_output[8]_OTERM2535\) # (!\corr_long|f_output[7]~35\))) # (!\corr_long|f_output[8]_OTERM2511\ & (\corr_long|f_output[8]_OTERM2535\ & !\corr_long|f_output[7]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[8]_OTERM2511\,
	datab => \corr_long|f_output[8]_OTERM2535\,
	datad => VCC,
	cin => \corr_long|f_output[7]~35\,
	combout => \corr_long|f_output[8]~36_combout\,
	cout => \corr_long|f_output[8]~37\);

-- Location: LCCOMB_X9_Y9_N30
\corr_long|f_output[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[9]~38_combout\ = (\corr_long|f_output[9]_OTERM2513\ & ((\corr_long|f_output[9]_OTERM2537\ & (\corr_long|f_output[8]~37\ & VCC)) # (!\corr_long|f_output[9]_OTERM2537\ & (!\corr_long|f_output[8]~37\)))) # 
-- (!\corr_long|f_output[9]_OTERM2513\ & ((\corr_long|f_output[9]_OTERM2537\ & (!\corr_long|f_output[8]~37\)) # (!\corr_long|f_output[9]_OTERM2537\ & ((\corr_long|f_output[8]~37\) # (GND)))))
-- \corr_long|f_output[9]~39\ = CARRY((\corr_long|f_output[9]_OTERM2513\ & (!\corr_long|f_output[9]_OTERM2537\ & !\corr_long|f_output[8]~37\)) # (!\corr_long|f_output[9]_OTERM2513\ & ((!\corr_long|f_output[8]~37\) # (!\corr_long|f_output[9]_OTERM2537\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[9]_OTERM2513\,
	datab => \corr_long|f_output[9]_OTERM2537\,
	datad => VCC,
	cin => \corr_long|f_output[8]~37\,
	combout => \corr_long|f_output[9]~38_combout\,
	cout => \corr_long|f_output[9]~39\);

-- Location: LCCOMB_X9_Y8_N0
\corr_long|f_output[10]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[10]~40_combout\ = ((\corr_long|f_output[10]_OTERM2515\ $ (\corr_long|f_output[10]_OTERM2539\ $ (!\corr_long|f_output[9]~39\)))) # (GND)
-- \corr_long|f_output[10]~41\ = CARRY((\corr_long|f_output[10]_OTERM2515\ & ((\corr_long|f_output[10]_OTERM2539\) # (!\corr_long|f_output[9]~39\))) # (!\corr_long|f_output[10]_OTERM2515\ & (\corr_long|f_output[10]_OTERM2539\ & !\corr_long|f_output[9]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[10]_OTERM2515\,
	datab => \corr_long|f_output[10]_OTERM2539\,
	datad => VCC,
	cin => \corr_long|f_output[9]~39\,
	combout => \corr_long|f_output[10]~40_combout\,
	cout => \corr_long|f_output[10]~41\);

-- Location: LCCOMB_X9_Y9_N4
\ADC_Manager1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~1_combout\ = (\corr_long|f_output[3]~26_combout\) # ((\corr_long|f_output[2]~24_combout\) # ((\corr_long|f_output[4]~28_combout\) # (\corr_long|f_output[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[3]~26_combout\,
	datab => \corr_long|f_output[2]~24_combout\,
	datac => \corr_long|f_output[4]~28_combout\,
	datad => \corr_long|f_output[5]~30_combout\,
	combout => \ADC_Manager1|LessThan0~1_combout\);

-- Location: LCCOMB_X8_Y9_N4
\ADC_Manager1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~3_combout\ = (\corr_long|f_output[9]~38_combout\ & ((\ADC_Manager1|LessThan0~2_combout\) # (\ADC_Manager1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan0~2_combout\,
	datab => \corr_long|f_output[9]~38_combout\,
	datad => \ADC_Manager1|LessThan0~1_combout\,
	combout => \ADC_Manager1|LessThan0~3_combout\);

-- Location: LCCOMB_X8_Y8_N20
\ADC_Manager1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~4_combout\ = (\corr_long|f_output[11]~42_combout\) # ((\corr_long|f_output[10]~40_combout\) # ((\ADC_Manager1|LessThan0~3_combout\ & \corr_long|f_output[8]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[11]~42_combout\,
	datab => \corr_long|f_output[10]~40_combout\,
	datac => \ADC_Manager1|LessThan0~3_combout\,
	datad => \corr_long|f_output[8]~36_combout\,
	combout => \ADC_Manager1|LessThan0~4_combout\);

-- Location: LCCOMB_X17_Y4_N26
\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT12\,
	combout => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779~feeder_combout\);

-- Location: LCFF_X17_Y4_N27
\corr_long|gate6|output[12]_OTERM63_OTERM213_NEW_REG778\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\);

-- Location: LCCOMB_X17_Y4_N22
\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT11\,
	combout => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781~feeder_combout\);

-- Location: LCFF_X17_Y4_N23
\corr_long|gate6|output[11]_OTERM47_OTERM199_NEW_REG780\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\);

-- Location: LCFF_X17_Y4_N5
\corr_long|gate6|output[10]_OTERM45_OTERM197_NEW_REG814\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\);

-- Location: LCCOMB_X17_Y4_N4
\corr_long|gate6|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~20_combout\ = ((\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\ $ (\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\ $ (!\corr_long|gate6|Add3~19\)))) # (GND)
-- \corr_long|gate6|Add3~21\ = CARRY((\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\ & ((\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\) # (!\corr_long|gate6|Add3~19\))) # (!\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\ & 
-- (\corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\ & !\corr_long|gate6|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM783\,
	datab => \corr_long|gate6|output[10]_OTERM45_OTERM197_OTERM815\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~19\,
	combout => \corr_long|gate6|Add3~20_combout\,
	cout => \corr_long|gate6|Add3~21\);

-- Location: LCCOMB_X17_Y4_N6
\corr_long|gate6|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~22_combout\ = (\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ & (\corr_long|gate6|Add3~21\ & VCC)) # (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ & 
-- (!\corr_long|gate6|Add3~21\)))) # (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ & (!\corr_long|gate6|Add3~21\)) # (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ & 
-- ((\corr_long|gate6|Add3~21\) # (GND)))))
-- \corr_long|gate6|Add3~23\ = CARRY((\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\ & (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\ & !\corr_long|gate6|Add3~21\)) # (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\ & 
-- ((!\corr_long|gate6|Add3~21\) # (!\corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM813\,
	datab => \corr_long|gate6|output[11]_OTERM47_OTERM199_OTERM781\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~21\,
	combout => \corr_long|gate6|Add3~22_combout\,
	cout => \corr_long|gate6|Add3~23\);

-- Location: LCCOMB_X17_Y4_N8
\corr_long|gate6|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~24_combout\ = ((\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\ $ (\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\ $ (!\corr_long|gate6|Add3~23\)))) # (GND)
-- \corr_long|gate6|Add3~25\ = CARRY((\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\ & ((\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\) # (!\corr_long|gate6|Add3~23\))) # (!\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\ & 
-- (\corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\ & !\corr_long|gate6|Add3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM811\,
	datab => \corr_long|gate6|output[12]_OTERM63_OTERM213_OTERM779\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~23\,
	combout => \corr_long|gate6|Add3~24_combout\,
	cout => \corr_long|gate6|Add3~25\);

-- Location: LCCOMB_X10_Y2_N6
\corr_long|gate6|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~24_combout\ = ((\corr_long|gate6|Add2~24_combout\ $ (\corr_long|gate6|Add3~24_combout\ $ (!\corr_long|gate6|Add4~23\)))) # (GND)
-- \corr_long|gate6|Add4~25\ = CARRY((\corr_long|gate6|Add2~24_combout\ & ((\corr_long|gate6|Add3~24_combout\) # (!\corr_long|gate6|Add4~23\))) # (!\corr_long|gate6|Add2~24_combout\ & (\corr_long|gate6|Add3~24_combout\ & !\corr_long|gate6|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~24_combout\,
	datab => \corr_long|gate6|Add3~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~23\,
	combout => \corr_long|gate6|Add4~24_combout\,
	cout => \corr_long|gate6|Add4~25\);

-- Location: LCFF_X14_Y1_N5
\corr_long|gate6|output[11]_OTERM23_OTERM245_NEW_REG602\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult12|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\);

-- Location: LCCOMB_X14_Y1_N4
\corr_long|gate6|Add10~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~22_combout\ = (\corr_long|gate6|Add9~22_combout\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ & (\corr_long|gate6|Add10~21\ & VCC)) # (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ & 
-- (!\corr_long|gate6|Add10~21\)))) # (!\corr_long|gate6|Add9~22_combout\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ & (!\corr_long|gate6|Add10~21\)) # (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ & ((\corr_long|gate6|Add10~21\) # 
-- (GND)))))
-- \corr_long|gate6|Add10~23\ = CARRY((\corr_long|gate6|Add9~22_combout\ & (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\ & !\corr_long|gate6|Add10~21\)) # (!\corr_long|gate6|Add9~22_combout\ & ((!\corr_long|gate6|Add10~21\) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add9~22_combout\,
	datab => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM603\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~21\,
	combout => \corr_long|gate6|Add10~22_combout\,
	cout => \corr_long|gate6|Add10~23\);

-- Location: LCCOMB_X13_Y5_N4
\corr_long|gate6|Add8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~22_combout\ = (\corr_long|gate6|Add6~22_combout\ & ((\corr_long|gate6|Add10~22_combout\ & (\corr_long|gate6|Add8~21\ & VCC)) # (!\corr_long|gate6|Add10~22_combout\ & (!\corr_long|gate6|Add8~21\)))) # 
-- (!\corr_long|gate6|Add6~22_combout\ & ((\corr_long|gate6|Add10~22_combout\ & (!\corr_long|gate6|Add8~21\)) # (!\corr_long|gate6|Add10~22_combout\ & ((\corr_long|gate6|Add8~21\) # (GND)))))
-- \corr_long|gate6|Add8~23\ = CARRY((\corr_long|gate6|Add6~22_combout\ & (!\corr_long|gate6|Add10~22_combout\ & !\corr_long|gate6|Add8~21\)) # (!\corr_long|gate6|Add6~22_combout\ & ((!\corr_long|gate6|Add8~21\) # (!\corr_long|gate6|Add10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add6~22_combout\,
	datab => \corr_long|gate6|Add10~22_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~21\,
	combout => \corr_long|gate6|Add8~22_combout\,
	cout => \corr_long|gate6|Add8~23\);

-- Location: LCCOMB_X9_Y5_N6
\corr_long|gate6|output[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[12]~43_combout\ = ((\corr_long|gate6|Add8~24_combout\ $ (\corr_long|gate6|Add4~24_combout\ $ (!\corr_long|gate6|output[11]~42\)))) # (GND)
-- \corr_long|gate6|output[12]~44\ = CARRY((\corr_long|gate6|Add8~24_combout\ & ((\corr_long|gate6|Add4~24_combout\) # (!\corr_long|gate6|output[11]~42\))) # (!\corr_long|gate6|Add8~24_combout\ & (\corr_long|gate6|Add4~24_combout\ & 
-- !\corr_long|gate6|output[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~24_combout\,
	datab => \corr_long|gate6|Add4~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[11]~42\,
	combout => \corr_long|gate6|output[12]~43_combout\,
	cout => \corr_long|gate6|output[12]~44\);

-- Location: LCFF_X9_Y8_N5
\corr_long|f_output[12]_NEW_REG2558\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[12]~43_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[12]_OTERM2559\);

-- Location: LCCOMB_X9_Y8_N2
\corr_long|f_output[11]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[11]~42_combout\ = (\corr_long|f_output[11]_OTERM2541\ & ((\corr_long|f_output[11]_OTERM2517\ & (\corr_long|f_output[10]~41\ & VCC)) # (!\corr_long|f_output[11]_OTERM2517\ & (!\corr_long|f_output[10]~41\)))) # 
-- (!\corr_long|f_output[11]_OTERM2541\ & ((\corr_long|f_output[11]_OTERM2517\ & (!\corr_long|f_output[10]~41\)) # (!\corr_long|f_output[11]_OTERM2517\ & ((\corr_long|f_output[10]~41\) # (GND)))))
-- \corr_long|f_output[11]~43\ = CARRY((\corr_long|f_output[11]_OTERM2541\ & (!\corr_long|f_output[11]_OTERM2517\ & !\corr_long|f_output[10]~41\)) # (!\corr_long|f_output[11]_OTERM2541\ & ((!\corr_long|f_output[10]~41\) # 
-- (!\corr_long|f_output[11]_OTERM2517\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[11]_OTERM2541\,
	datab => \corr_long|f_output[11]_OTERM2517\,
	datad => VCC,
	cin => \corr_long|f_output[10]~41\,
	combout => \corr_long|f_output[11]~42_combout\,
	cout => \corr_long|f_output[11]~43\);

-- Location: LCCOMB_X9_Y8_N4
\corr_long|f_output[12]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[12]~45_combout\ = ((\corr_long|f_output[12]_OTERM2543\ $ (\corr_long|f_output[12]_OTERM2559\ $ (!\corr_long|f_output[11]~43\)))) # (GND)
-- \corr_long|f_output[12]~46\ = CARRY((\corr_long|f_output[12]_OTERM2543\ & ((\corr_long|f_output[12]_OTERM2559\) # (!\corr_long|f_output[11]~43\))) # (!\corr_long|f_output[12]_OTERM2543\ & (\corr_long|f_output[12]_OTERM2559\ & 
-- !\corr_long|f_output[11]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[12]_OTERM2543\,
	datab => \corr_long|f_output[12]_OTERM2559\,
	datad => VCC,
	cin => \corr_long|f_output[11]~43\,
	combout => \corr_long|f_output[12]~45_combout\,
	cout => \corr_long|f_output[12]~46\);

-- Location: LCCOMB_X15_Y8_N28
\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353~feeder_combout\ = \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT13\,
	combout => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353~feeder_combout\);

-- Location: LCFF_X15_Y8_N29
\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_NEW_REG1352\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\);

-- Location: LCFF_X15_Y8_N23
\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_NEW_REG1354\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\);

-- Location: LCFF_X15_Y8_N31
\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_NEW_REG1356\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357\);

-- Location: LCFF_X15_Y8_N5
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_NEW_REG1390\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391\);

-- Location: LCFF_X15_Y8_N27
\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_NEW_REG1360\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361\);

-- Location: LCFF_X15_Y8_N1
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_NEW_REG1394\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395\);

-- Location: LCFF_X15_Y9_N31
\corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_NEW_REG1396\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397\);

-- Location: LCCOMB_X15_Y8_N8
\corr_long|gate5|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~24_combout\ = ((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\ $ (\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\ $ (!\corr_long|gate5|Add5~23\)))) # (GND)
-- \corr_long|gate5|Add5~25\ = CARRY((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\ & ((\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\) # (!\corr_long|gate5|Add5~23\))) # 
-- (!\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\ & (\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\ & !\corr_long|gate5|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387\,
	datab => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~23\,
	combout => \corr_long|gate5|Add5~24_combout\,
	cout => \corr_long|gate5|Add5~25\);

-- Location: LCCOMB_X15_Y8_N10
\corr_long|gate5|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~26_combout\ = (\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ & (\corr_long|gate5|Add5~25\ & VCC)) # 
-- (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ & (!\corr_long|gate5|Add5~25\)))) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\ & ((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ & 
-- (!\corr_long|gate5|Add5~25\)) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ & ((\corr_long|gate5|Add5~25\) # (GND)))))
-- \corr_long|gate5|Add5~27\ = CARRY((\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\ & (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\ & !\corr_long|gate5|Add5~25\)) # 
-- (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\ & ((!\corr_long|gate5|Add5~25\) # (!\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385\,
	datab => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~25\,
	combout => \corr_long|gate5|Add5~26_combout\,
	cout => \corr_long|gate5|Add5~27\);

-- Location: LCCOMB_X17_Y12_N26
\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT11\,
	combout => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485~feeder_combout\);

-- Location: LCFF_X17_Y12_N27
\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_NEW_REG1484\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\);

-- Location: LCFF_X17_Y12_N5
\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_NEW_REG1518\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\);

-- Location: LCFF_X17_Y12_N3
\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_NEW_REG1520\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\);

-- Location: LCFF_X17_Y12_N1
\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_NEW_REG1522\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\);

-- Location: LCCOMB_X17_Y12_N0
\corr_long|gate5|Add7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~16_combout\ = ((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\ $ (\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\ $ (!\corr_long|gate5|Add7~15\)))) # (GND)
-- \corr_long|gate5|Add7~17\ = CARRY((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\ & ((\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\) # (!\corr_long|gate5|Add7~15\))) # 
-- (!\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\ & (\corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\ & !\corr_long|gate5|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491\,
	datab => \corr_long|gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~15\,
	combout => \corr_long|gate5|Add7~16_combout\,
	cout => \corr_long|gate5|Add7~17\);

-- Location: LCCOMB_X17_Y12_N2
\corr_long|gate5|Add7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~18_combout\ = (\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ & (\corr_long|gate5|Add7~17\ & VCC)) # 
-- (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ & (!\corr_long|gate5|Add7~17\)))) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\ & ((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ & 
-- (!\corr_long|gate5|Add7~17\)) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ & ((\corr_long|gate5|Add7~17\) # (GND)))))
-- \corr_long|gate5|Add7~19\ = CARRY((\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\ & (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\ & !\corr_long|gate5|Add7~17\)) # 
-- (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\ & ((!\corr_long|gate5|Add7~17\) # (!\corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489\,
	datab => \corr_long|gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~17\,
	combout => \corr_long|gate5|Add7~18_combout\,
	cout => \corr_long|gate5|Add7~19\);

-- Location: LCCOMB_X17_Y12_N4
\corr_long|gate5|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~20_combout\ = ((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\ $ (\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\ $ (!\corr_long|gate5|Add7~19\)))) # (GND)
-- \corr_long|gate5|Add7~21\ = CARRY((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\ & ((\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\) # (!\corr_long|gate5|Add7~19\))) # 
-- (!\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\ & (\corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\ & !\corr_long|gate5|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487\,
	datab => \corr_long|gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~19\,
	combout => \corr_long|gate5|Add7~20_combout\,
	cout => \corr_long|gate5|Add7~21\);

-- Location: LCCOMB_X17_Y12_N6
\corr_long|gate5|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~22_combout\ = (\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ & (\corr_long|gate5|Add7~21\ & VCC)) # 
-- (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ & (!\corr_long|gate5|Add7~21\)))) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ & 
-- (!\corr_long|gate5|Add7~21\)) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ & ((\corr_long|gate5|Add7~21\) # (GND)))))
-- \corr_long|gate5|Add7~23\ = CARRY((\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\ & (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\ & !\corr_long|gate5|Add7~21\)) # 
-- (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\ & ((!\corr_long|gate5|Add7~21\) # (!\corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517\,
	datab => \corr_long|gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485\,
	datad => VCC,
	cin => \corr_long|gate5|Add7~21\,
	combout => \corr_long|gate5|Add7~22_combout\,
	cout => \corr_long|gate5|Add7~23\);

-- Location: LCCOMB_X14_Y9_N30
\corr_long|gate5|Add6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~16_combout\ = ((\corr_long|gate5|Add5~16_combout\ $ (\corr_long|gate5|Add7~16_combout\ $ (!\corr_long|gate5|Add6~15\)))) # (GND)
-- \corr_long|gate5|Add6~17\ = CARRY((\corr_long|gate5|Add5~16_combout\ & ((\corr_long|gate5|Add7~16_combout\) # (!\corr_long|gate5|Add6~15\))) # (!\corr_long|gate5|Add5~16_combout\ & (\corr_long|gate5|Add7~16_combout\ & !\corr_long|gate5|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~16_combout\,
	datab => \corr_long|gate5|Add7~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~15\,
	combout => \corr_long|gate5|Add6~16_combout\,
	cout => \corr_long|gate5|Add6~17\);

-- Location: LCCOMB_X14_Y8_N0
\corr_long|gate5|Add6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~18_combout\ = (\corr_long|gate5|Add5~18_combout\ & ((\corr_long|gate5|Add7~18_combout\ & (\corr_long|gate5|Add6~17\ & VCC)) # (!\corr_long|gate5|Add7~18_combout\ & (!\corr_long|gate5|Add6~17\)))) # (!\corr_long|gate5|Add5~18_combout\ 
-- & ((\corr_long|gate5|Add7~18_combout\ & (!\corr_long|gate5|Add6~17\)) # (!\corr_long|gate5|Add7~18_combout\ & ((\corr_long|gate5|Add6~17\) # (GND)))))
-- \corr_long|gate5|Add6~19\ = CARRY((\corr_long|gate5|Add5~18_combout\ & (!\corr_long|gate5|Add7~18_combout\ & !\corr_long|gate5|Add6~17\)) # (!\corr_long|gate5|Add5~18_combout\ & ((!\corr_long|gate5|Add6~17\) # (!\corr_long|gate5|Add7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add5~18_combout\,
	datab => \corr_long|gate5|Add7~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~17\,
	combout => \corr_long|gate5|Add6~18_combout\,
	cout => \corr_long|gate5|Add6~19\);

-- Location: LCCOMB_X14_Y8_N8
\corr_long|gate5|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~26_combout\ = (\corr_long|gate5|Add7~26_combout\ & ((\corr_long|gate5|Add5~26_combout\ & (\corr_long|gate5|Add6~25\ & VCC)) # (!\corr_long|gate5|Add5~26_combout\ & (!\corr_long|gate5|Add6~25\)))) # (!\corr_long|gate5|Add7~26_combout\ 
-- & ((\corr_long|gate5|Add5~26_combout\ & (!\corr_long|gate5|Add6~25\)) # (!\corr_long|gate5|Add5~26_combout\ & ((\corr_long|gate5|Add6~25\) # (GND)))))
-- \corr_long|gate5|Add6~27\ = CARRY((\corr_long|gate5|Add7~26_combout\ & (!\corr_long|gate5|Add5~26_combout\ & !\corr_long|gate5|Add6~25\)) # (!\corr_long|gate5|Add7~26_combout\ & ((!\corr_long|gate5|Add6~25\) # (!\corr_long|gate5|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~26_combout\,
	datab => \corr_long|gate5|Add5~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~25\,
	combout => \corr_long|gate5|Add6~26_combout\,
	cout => \corr_long|gate5|Add6~27\);

-- Location: LCFF_X17_Y8_N29
\corr_long|gate5|output[12]_OTERM125_OTERM425_NEW_REG906\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM425_OTERM907\);

-- Location: LCFF_X17_Y8_N27
\corr_long|gate5|output[11]_OTERM99_OTERM411_NEW_REG908\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\);

-- Location: LCCOMB_X17_Y8_N18
\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911~feeder_combout\);

-- Location: LCFF_X17_Y8_N19
\corr_long|gate5|output[10]_OTERM97_OTERM409_NEW_REG910\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\);

-- Location: LCFF_X17_Y8_N3
\corr_long|gate5|output[9]_OTERM95_OTERM407_NEW_REG944\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM95_OTERM407_OTERM945\);

-- Location: LCFF_X17_Y8_N1
\corr_long|gate5|output[8]_OTERM93_OTERM405_NEW_REG946\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult10|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM93_OTERM405_OTERM947\);

-- Location: LCCOMB_X17_Y9_N4
\corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917~feeder_combout\ = \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult11|auto_generated|mac_out2~DATAOUT7\,
	combout => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917~feeder_combout\);

-- Location: LCFF_X17_Y9_N5
\corr_long|gate5|output[7]_OTERM91_OTERM403_NEW_REG916\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM91_OTERM403_OTERM917\);

-- Location: LCCOMB_X17_Y8_N4
\corr_long|gate5|Add9~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~20_combout\ = ((\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\ $ (\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\ $ (!\corr_long|gate5|Add9~19\)))) # (GND)
-- \corr_long|gate5|Add9~21\ = CARRY((\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\ & ((\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\) # (!\corr_long|gate5|Add9~19\))) # (!\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\ & 
-- (\corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\ & !\corr_long|gate5|Add9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM943\,
	datab => \corr_long|gate5|output[10]_OTERM97_OTERM409_OTERM911\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~19\,
	combout => \corr_long|gate5|Add9~20_combout\,
	cout => \corr_long|gate5|Add9~21\);

-- Location: LCCOMB_X17_Y8_N6
\corr_long|gate5|Add9~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add9~22_combout\ = (\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ & (\corr_long|gate5|Add9~21\ & VCC)) # (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ & 
-- (!\corr_long|gate5|Add9~21\)))) # (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\ & ((\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ & (!\corr_long|gate5|Add9~21\)) # (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ & 
-- ((\corr_long|gate5|Add9~21\) # (GND)))))
-- \corr_long|gate5|Add9~23\ = CARRY((\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\ & (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\ & !\corr_long|gate5|Add9~21\)) # (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\ & 
-- ((!\corr_long|gate5|Add9~21\) # (!\corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM941\,
	datab => \corr_long|gate5|output[11]_OTERM99_OTERM411_OTERM909\,
	datad => VCC,
	cin => \corr_long|gate5|Add9~21\,
	combout => \corr_long|gate5|Add9~22_combout\,
	cout => \corr_long|gate5|Add9~23\);

-- Location: LCCOMB_X13_Y9_N30
\corr_long|gate5|Add8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~16_combout\ = ((\corr_long|gate5|Add9~16_combout\ $ (\corr_long|gate5|Add6~16_combout\ $ (!\corr_long|gate5|Add8~15\)))) # (GND)
-- \corr_long|gate5|Add8~17\ = CARRY((\corr_long|gate5|Add9~16_combout\ & ((\corr_long|gate5|Add6~16_combout\) # (!\corr_long|gate5|Add8~15\))) # (!\corr_long|gate5|Add9~16_combout\ & (\corr_long|gate5|Add6~16_combout\ & !\corr_long|gate5|Add8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~16_combout\,
	datab => \corr_long|gate5|Add6~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~15\,
	combout => \corr_long|gate5|Add8~16_combout\,
	cout => \corr_long|gate5|Add8~17\);

-- Location: LCCOMB_X13_Y8_N0
\corr_long|gate5|Add8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~18_combout\ = (\corr_long|gate5|Add9~18_combout\ & ((\corr_long|gate5|Add6~18_combout\ & (\corr_long|gate5|Add8~17\ & VCC)) # (!\corr_long|gate5|Add6~18_combout\ & (!\corr_long|gate5|Add8~17\)))) # (!\corr_long|gate5|Add9~18_combout\ 
-- & ((\corr_long|gate5|Add6~18_combout\ & (!\corr_long|gate5|Add8~17\)) # (!\corr_long|gate5|Add6~18_combout\ & ((\corr_long|gate5|Add8~17\) # (GND)))))
-- \corr_long|gate5|Add8~19\ = CARRY((\corr_long|gate5|Add9~18_combout\ & (!\corr_long|gate5|Add6~18_combout\ & !\corr_long|gate5|Add8~17\)) # (!\corr_long|gate5|Add9~18_combout\ & ((!\corr_long|gate5|Add8~17\) # (!\corr_long|gate5|Add6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~18_combout\,
	datab => \corr_long|gate5|Add6~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~17\,
	combout => \corr_long|gate5|Add8~18_combout\,
	cout => \corr_long|gate5|Add8~19\);

-- Location: LCCOMB_X13_Y8_N8
\corr_long|gate5|Add8~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~26_combout\ = (\corr_long|gate5|Add9~26_combout\ & ((\corr_long|gate5|Add6~26_combout\ & (\corr_long|gate5|Add8~25\ & VCC)) # (!\corr_long|gate5|Add6~26_combout\ & (!\corr_long|gate5|Add8~25\)))) # (!\corr_long|gate5|Add9~26_combout\ 
-- & ((\corr_long|gate5|Add6~26_combout\ & (!\corr_long|gate5|Add8~25\)) # (!\corr_long|gate5|Add6~26_combout\ & ((\corr_long|gate5|Add8~25\) # (GND)))))
-- \corr_long|gate5|Add8~27\ = CARRY((\corr_long|gate5|Add9~26_combout\ & (!\corr_long|gate5|Add6~26_combout\ & !\corr_long|gate5|Add8~25\)) # (!\corr_long|gate5|Add9~26_combout\ & ((!\corr_long|gate5|Add8~25\) # (!\corr_long|gate5|Add6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~26_combout\,
	datab => \corr_long|gate5|Add6~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~25\,
	combout => \corr_long|gate5|Add8~26_combout\,
	cout => \corr_long|gate5|Add8~27\);

-- Location: LCFF_X17_Y10_N31
\corr_long|gate5|output[12]_OTERM139_OTERM355_NEW_REG842\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM355_OTERM843\);

-- Location: LCFF_X17_Y10_N5
\corr_long|gate5|output[10]_OTERM121_OTERM339_NEW_REG878\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\);

-- Location: LCFF_X17_Y10_N3
\corr_long|gate5|output[9]_OTERM119_OTERM337_NEW_REG880\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM337_OTERM881\);

-- Location: LCFF_X17_Y10_N1
\corr_long|gate5|output[8]_OTERM117_OTERM335_NEW_REG882\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM335_OTERM883\);

-- Location: LCFF_X17_Y11_N31
\corr_long|gate5|output[7]_OTERM115_OTERM333_NEW_REG884\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult4|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM333_OTERM885\);

-- Location: LCCOMB_X17_Y10_N4
\corr_long|gate5|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~20_combout\ = ((\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\ $ (\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\ $ (!\corr_long|gate5|Add3~19\)))) # (GND)
-- \corr_long|gate5|Add3~21\ = CARRY((\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\ & ((\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\) # (!\corr_long|gate5|Add3~19\))) # (!\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\ & 
-- (\corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\ & !\corr_long|gate5|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM847\,
	datab => \corr_long|gate5|output[10]_OTERM121_OTERM339_OTERM879\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~19\,
	combout => \corr_long|gate5|Add3~20_combout\,
	cout => \corr_long|gate5|Add3~21\);

-- Location: LCCOMB_X17_Y10_N6
\corr_long|gate5|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add3~22_combout\ = (\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ & (\corr_long|gate5|Add3~21\ & VCC)) # (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ & 
-- (!\corr_long|gate5|Add3~21\)))) # (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ & (!\corr_long|gate5|Add3~21\)) # (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ & 
-- ((\corr_long|gate5|Add3~21\) # (GND)))))
-- \corr_long|gate5|Add3~23\ = CARRY((\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\ & (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\ & !\corr_long|gate5|Add3~21\)) # (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\ & 
-- ((!\corr_long|gate5|Add3~21\) # (!\corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM877\,
	datab => \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\,
	datad => VCC,
	cin => \corr_long|gate5|Add3~21\,
	combout => \corr_long|gate5|Add3~22_combout\,
	cout => \corr_long|gate5|Add3~23\);

-- Location: LCFF_X15_Y10_N3
\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_NEW_REG1456\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\);

-- Location: LCFF_X15_Y10_N1
\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_NEW_REG1458\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\);

-- Location: LCFF_X15_Y11_N31
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_NEW_REG1460\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461\);

-- Location: LCFF_X15_Y11_N29
\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_NEW_REG1462\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\);

-- Location: LCFF_X15_Y11_N27
\corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_NEW_REG1464\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT5\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465\);

-- Location: LCCOMB_X15_Y11_N28
\corr_long|gate5|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~12_combout\ = ((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\ $ (\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\ $ (!\corr_long|gate5|Add0~11\)))) # (GND)
-- \corr_long|gate5|Add0~13\ = CARRY((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\ & ((\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\) # (!\corr_long|gate5|Add0~11\))) # 
-- (!\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\ & (\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\ & !\corr_long|gate5|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431\,
	datab => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~11\,
	combout => \corr_long|gate5|Add0~12_combout\,
	cout => \corr_long|gate5|Add0~13\);

-- Location: LCCOMB_X15_Y10_N0
\corr_long|gate5|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~16_combout\ = ((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\ $ (\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\ $ (!\corr_long|gate5|Add0~15\)))) # (GND)
-- \corr_long|gate5|Add0~17\ = CARRY((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\ & ((\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\) # (!\corr_long|gate5|Add0~15\))) # 
-- (!\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\ & (\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\ & !\corr_long|gate5|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427\,
	datab => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~15\,
	combout => \corr_long|gate5|Add0~16_combout\,
	cout => \corr_long|gate5|Add0~17\);

-- Location: LCCOMB_X15_Y10_N2
\corr_long|gate5|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~18_combout\ = (\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ & (\corr_long|gate5|Add0~17\ & VCC)) # 
-- (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ & (!\corr_long|gate5|Add0~17\)))) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\ & ((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ & 
-- (!\corr_long|gate5|Add0~17\)) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ & ((\corr_long|gate5|Add0~17\) # (GND)))))
-- \corr_long|gate5|Add0~19\ = CARRY((\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\ & (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\ & !\corr_long|gate5|Add0~17\)) # 
-- (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\ & ((!\corr_long|gate5|Add0~17\) # (!\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425\,
	datab => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~17\,
	combout => \corr_long|gate5|Add0~18_combout\,
	cout => \corr_long|gate5|Add0~19\);

-- Location: LCFF_X15_Y13_N31
\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_NEW_REG1332\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\);

-- Location: LCFF_X15_Y13_N29
\corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_NEW_REG1334\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT6\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335\);

-- Location: LCCOMB_X15_Y13_N30
\corr_long|gate5|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~14_combout\ = (\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ & (\corr_long|gate5|Add1~13\ & VCC)) # 
-- (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ & (!\corr_long|gate5|Add1~13\)))) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\ & ((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ & 
-- (!\corr_long|gate5|Add1~13\)) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ & ((\corr_long|gate5|Add1~13\) # (GND)))))
-- \corr_long|gate5|Add1~15\ = CARRY((\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\ & (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\ & !\corr_long|gate5|Add1~13\)) # 
-- (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\ & ((!\corr_long|gate5|Add1~13\) # (!\corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301\,
	datab => \corr_long|gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~13\,
	combout => \corr_long|gate5|Add1~14_combout\,
	cout => \corr_long|gate5|Add1~15\);

-- Location: LCCOMB_X14_Y11_N28
\corr_long|gate5|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~14_combout\ = (\corr_long|gate5|Add0~14_combout\ & ((\corr_long|gate5|Add1~14_combout\ & (\corr_long|gate5|Add2~13\ & VCC)) # (!\corr_long|gate5|Add1~14_combout\ & (!\corr_long|gate5|Add2~13\)))) # (!\corr_long|gate5|Add0~14_combout\ 
-- & ((\corr_long|gate5|Add1~14_combout\ & (!\corr_long|gate5|Add2~13\)) # (!\corr_long|gate5|Add1~14_combout\ & ((\corr_long|gate5|Add2~13\) # (GND)))))
-- \corr_long|gate5|Add2~15\ = CARRY((\corr_long|gate5|Add0~14_combout\ & (!\corr_long|gate5|Add1~14_combout\ & !\corr_long|gate5|Add2~13\)) # (!\corr_long|gate5|Add0~14_combout\ & ((!\corr_long|gate5|Add2~13\) # (!\corr_long|gate5|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~14_combout\,
	datab => \corr_long|gate5|Add1~14_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~13\,
	combout => \corr_long|gate5|Add2~14_combout\,
	cout => \corr_long|gate5|Add2~15\);

-- Location: LCCOMB_X14_Y11_N30
\corr_long|gate5|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~16_combout\ = ((\corr_long|gate5|Add1~16_combout\ $ (\corr_long|gate5|Add0~16_combout\ $ (!\corr_long|gate5|Add2~15\)))) # (GND)
-- \corr_long|gate5|Add2~17\ = CARRY((\corr_long|gate5|Add1~16_combout\ & ((\corr_long|gate5|Add0~16_combout\) # (!\corr_long|gate5|Add2~15\))) # (!\corr_long|gate5|Add1~16_combout\ & (\corr_long|gate5|Add0~16_combout\ & !\corr_long|gate5|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~16_combout\,
	datab => \corr_long|gate5|Add0~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~15\,
	combout => \corr_long|gate5|Add2~16_combout\,
	cout => \corr_long|gate5|Add2~17\);

-- Location: LCCOMB_X14_Y10_N0
\corr_long|gate5|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~18_combout\ = (\corr_long|gate5|Add1~18_combout\ & ((\corr_long|gate5|Add0~18_combout\ & (\corr_long|gate5|Add2~17\ & VCC)) # (!\corr_long|gate5|Add0~18_combout\ & (!\corr_long|gate5|Add2~17\)))) # (!\corr_long|gate5|Add1~18_combout\ 
-- & ((\corr_long|gate5|Add0~18_combout\ & (!\corr_long|gate5|Add2~17\)) # (!\corr_long|gate5|Add0~18_combout\ & ((\corr_long|gate5|Add2~17\) # (GND)))))
-- \corr_long|gate5|Add2~19\ = CARRY((\corr_long|gate5|Add1~18_combout\ & (!\corr_long|gate5|Add0~18_combout\ & !\corr_long|gate5|Add2~17\)) # (!\corr_long|gate5|Add1~18_combout\ & ((!\corr_long|gate5|Add2~17\) # (!\corr_long|gate5|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~18_combout\,
	datab => \corr_long|gate5|Add0~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~17\,
	combout => \corr_long|gate5|Add2~18_combout\,
	cout => \corr_long|gate5|Add2~19\);

-- Location: LCCOMB_X13_Y10_N2
\corr_long|gate5|Add4~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~20_combout\ = ((\corr_long|gate5|Add2~20_combout\ $ (\corr_long|gate5|Add3~20_combout\ $ (!\corr_long|gate5|Add4~19\)))) # (GND)
-- \corr_long|gate5|Add4~21\ = CARRY((\corr_long|gate5|Add2~20_combout\ & ((\corr_long|gate5|Add3~20_combout\) # (!\corr_long|gate5|Add4~19\))) # (!\corr_long|gate5|Add2~20_combout\ & (\corr_long|gate5|Add3~20_combout\ & !\corr_long|gate5|Add4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~20_combout\,
	datab => \corr_long|gate5|Add3~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~19\,
	combout => \corr_long|gate5|Add4~20_combout\,
	cout => \corr_long|gate5|Add4~21\);

-- Location: LCCOMB_X13_Y10_N4
\corr_long|gate5|Add4~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~22_combout\ = (\corr_long|gate5|Add2~22_combout\ & ((\corr_long|gate5|Add3~22_combout\ & (\corr_long|gate5|Add4~21\ & VCC)) # (!\corr_long|gate5|Add3~22_combout\ & (!\corr_long|gate5|Add4~21\)))) # (!\corr_long|gate5|Add2~22_combout\ 
-- & ((\corr_long|gate5|Add3~22_combout\ & (!\corr_long|gate5|Add4~21\)) # (!\corr_long|gate5|Add3~22_combout\ & ((\corr_long|gate5|Add4~21\) # (GND)))))
-- \corr_long|gate5|Add4~23\ = CARRY((\corr_long|gate5|Add2~22_combout\ & (!\corr_long|gate5|Add3~22_combout\ & !\corr_long|gate5|Add4~21\)) # (!\corr_long|gate5|Add2~22_combout\ & ((!\corr_long|gate5|Add4~21\) # (!\corr_long|gate5|Add3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~22_combout\,
	datab => \corr_long|gate5|Add3~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~21\,
	combout => \corr_long|gate5|Add4~22_combout\,
	cout => \corr_long|gate5|Add4~23\);

-- Location: LCCOMB_X13_Y10_N6
\corr_long|gate5|Add4~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~24_combout\ = ((\corr_long|gate5|Add2~24_combout\ $ (\corr_long|gate5|Add3~24_combout\ $ (!\corr_long|gate5|Add4~23\)))) # (GND)
-- \corr_long|gate5|Add4~25\ = CARRY((\corr_long|gate5|Add2~24_combout\ & ((\corr_long|gate5|Add3~24_combout\) # (!\corr_long|gate5|Add4~23\))) # (!\corr_long|gate5|Add2~24_combout\ & (\corr_long|gate5|Add3~24_combout\ & !\corr_long|gate5|Add4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add2~24_combout\,
	datab => \corr_long|gate5|Add3~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~23\,
	combout => \corr_long|gate5|Add4~24_combout\,
	cout => \corr_long|gate5|Add4~25\);

-- Location: LCCOMB_X12_Y9_N30
\corr_long|gate5|output[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[8]~35_combout\ = ((\corr_long|gate5|Add4~16_combout\ $ (\corr_long|gate5|Add8~16_combout\ $ (!\corr_long|gate5|output[7]~34\)))) # (GND)
-- \corr_long|gate5|output[8]~36\ = CARRY((\corr_long|gate5|Add4~16_combout\ & ((\corr_long|gate5|Add8~16_combout\) # (!\corr_long|gate5|output[7]~34\))) # (!\corr_long|gate5|Add4~16_combout\ & (\corr_long|gate5|Add8~16_combout\ & 
-- !\corr_long|gate5|output[7]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~16_combout\,
	datab => \corr_long|gate5|Add8~16_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[7]~34\,
	combout => \corr_long|gate5|output[8]~35_combout\,
	cout => \corr_long|gate5|output[8]~36\);

-- Location: LCCOMB_X12_Y8_N0
\corr_long|gate5|output[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[9]~37_combout\ = (\corr_long|gate5|Add4~18_combout\ & ((\corr_long|gate5|Add8~18_combout\ & (\corr_long|gate5|output[8]~36\ & VCC)) # (!\corr_long|gate5|Add8~18_combout\ & (!\corr_long|gate5|output[8]~36\)))) # 
-- (!\corr_long|gate5|Add4~18_combout\ & ((\corr_long|gate5|Add8~18_combout\ & (!\corr_long|gate5|output[8]~36\)) # (!\corr_long|gate5|Add8~18_combout\ & ((\corr_long|gate5|output[8]~36\) # (GND)))))
-- \corr_long|gate5|output[9]~38\ = CARRY((\corr_long|gate5|Add4~18_combout\ & (!\corr_long|gate5|Add8~18_combout\ & !\corr_long|gate5|output[8]~36\)) # (!\corr_long|gate5|Add4~18_combout\ & ((!\corr_long|gate5|output[8]~36\) # 
-- (!\corr_long|gate5|Add8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~18_combout\,
	datab => \corr_long|gate5|Add8~18_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[8]~36\,
	combout => \corr_long|gate5|output[9]~37_combout\,
	cout => \corr_long|gate5|output[9]~38\);

-- Location: LCCOMB_X12_Y8_N2
\corr_long|gate5|output[10]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[10]~39_combout\ = ((\corr_long|gate5|Add8~20_combout\ $ (\corr_long|gate5|Add4~20_combout\ $ (!\corr_long|gate5|output[9]~38\)))) # (GND)
-- \corr_long|gate5|output[10]~40\ = CARRY((\corr_long|gate5|Add8~20_combout\ & ((\corr_long|gate5|Add4~20_combout\) # (!\corr_long|gate5|output[9]~38\))) # (!\corr_long|gate5|Add8~20_combout\ & (\corr_long|gate5|Add4~20_combout\ & 
-- !\corr_long|gate5|output[9]~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~20_combout\,
	datab => \corr_long|gate5|Add4~20_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[9]~38\,
	combout => \corr_long|gate5|output[10]~39_combout\,
	cout => \corr_long|gate5|output[10]~40\);

-- Location: LCCOMB_X12_Y8_N4
\corr_long|gate5|output[11]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[11]~41_combout\ = (\corr_long|gate5|Add8~22_combout\ & ((\corr_long|gate5|Add4~22_combout\ & (\corr_long|gate5|output[10]~40\ & VCC)) # (!\corr_long|gate5|Add4~22_combout\ & (!\corr_long|gate5|output[10]~40\)))) # 
-- (!\corr_long|gate5|Add8~22_combout\ & ((\corr_long|gate5|Add4~22_combout\ & (!\corr_long|gate5|output[10]~40\)) # (!\corr_long|gate5|Add4~22_combout\ & ((\corr_long|gate5|output[10]~40\) # (GND)))))
-- \corr_long|gate5|output[11]~42\ = CARRY((\corr_long|gate5|Add8~22_combout\ & (!\corr_long|gate5|Add4~22_combout\ & !\corr_long|gate5|output[10]~40\)) # (!\corr_long|gate5|Add8~22_combout\ & ((!\corr_long|gate5|output[10]~40\) # 
-- (!\corr_long|gate5|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~22_combout\,
	datab => \corr_long|gate5|Add4~22_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[10]~40\,
	combout => \corr_long|gate5|output[11]~41_combout\,
	cout => \corr_long|gate5|output[11]~42\);

-- Location: LCCOMB_X12_Y8_N6
\corr_long|gate5|output[12]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[12]~43_combout\ = ((\corr_long|gate5|Add8~24_combout\ $ (\corr_long|gate5|Add4~24_combout\ $ (!\corr_long|gate5|output[11]~42\)))) # (GND)
-- \corr_long|gate5|output[12]~44\ = CARRY((\corr_long|gate5|Add8~24_combout\ & ((\corr_long|gate5|Add4~24_combout\) # (!\corr_long|gate5|output[11]~42\))) # (!\corr_long|gate5|Add8~24_combout\ & (\corr_long|gate5|Add4~24_combout\ & 
-- !\corr_long|gate5|output[11]~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~24_combout\,
	datab => \corr_long|gate5|Add4~24_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[11]~42\,
	combout => \corr_long|gate5|output[12]~43_combout\,
	cout => \corr_long|gate5|output[12]~44\);

-- Location: LCCOMB_X12_Y8_N8
\corr_long|gate5|output[13]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[13]~45_combout\ = (\corr_long|gate5|Add4~26_combout\ & ((\corr_long|gate5|Add8~26_combout\ & (\corr_long|gate5|output[12]~44\ & VCC)) # (!\corr_long|gate5|Add8~26_combout\ & (!\corr_long|gate5|output[12]~44\)))) # 
-- (!\corr_long|gate5|Add4~26_combout\ & ((\corr_long|gate5|Add8~26_combout\ & (!\corr_long|gate5|output[12]~44\)) # (!\corr_long|gate5|Add8~26_combout\ & ((\corr_long|gate5|output[12]~44\) # (GND)))))
-- \corr_long|gate5|output[13]~46\ = CARRY((\corr_long|gate5|Add4~26_combout\ & (!\corr_long|gate5|Add8~26_combout\ & !\corr_long|gate5|output[12]~44\)) # (!\corr_long|gate5|Add4~26_combout\ & ((!\corr_long|gate5|output[12]~44\) # 
-- (!\corr_long|gate5|Add8~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~26_combout\,
	datab => \corr_long|gate5|Add8~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[12]~44\,
	combout => \corr_long|gate5|output[13]~45_combout\,
	cout => \corr_long|gate5|output[13]~46\);

-- Location: LCCOMB_X8_Y5_N2
\corr_long|output_56[11]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[11]~62_combout\ = (\corr_long|gate6|output[11]~41_combout\ & ((\corr_long|gate5|output[11]~41_combout\ & (\corr_long|output_56[10]~61\ & VCC)) # (!\corr_long|gate5|output[11]~41_combout\ & (!\corr_long|output_56[10]~61\)))) # 
-- (!\corr_long|gate6|output[11]~41_combout\ & ((\corr_long|gate5|output[11]~41_combout\ & (!\corr_long|output_56[10]~61\)) # (!\corr_long|gate5|output[11]~41_combout\ & ((\corr_long|output_56[10]~61\) # (GND)))))
-- \corr_long|output_56[11]~63\ = CARRY((\corr_long|gate6|output[11]~41_combout\ & (!\corr_long|gate5|output[11]~41_combout\ & !\corr_long|output_56[10]~61\)) # (!\corr_long|gate6|output[11]~41_combout\ & ((!\corr_long|output_56[10]~61\) # 
-- (!\corr_long|gate5|output[11]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]~41_combout\,
	datab => \corr_long|gate5|output[11]~41_combout\,
	datad => VCC,
	cin => \corr_long|output_56[10]~61\,
	combout => \corr_long|output_56[11]~62_combout\,
	cout => \corr_long|output_56[11]~63\);

-- Location: LCCOMB_X8_Y5_N6
\corr_long|output_56[13]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|output_56[13]~66_combout\ = (\corr_long|gate6|output[13]~45_combout\ & ((\corr_long|gate5|output[13]~45_combout\ & (\corr_long|output_56[12]~65\ & VCC)) # (!\corr_long|gate5|output[13]~45_combout\ & (!\corr_long|output_56[12]~65\)))) # 
-- (!\corr_long|gate6|output[13]~45_combout\ & ((\corr_long|gate5|output[13]~45_combout\ & (!\corr_long|output_56[12]~65\)) # (!\corr_long|gate5|output[13]~45_combout\ & ((\corr_long|output_56[12]~65\) # (GND)))))
-- \corr_long|output_56[13]~67\ = CARRY((\corr_long|gate6|output[13]~45_combout\ & (!\corr_long|gate5|output[13]~45_combout\ & !\corr_long|output_56[12]~65\)) # (!\corr_long|gate6|output[13]~45_combout\ & ((!\corr_long|output_56[12]~65\) # 
-- (!\corr_long|gate5|output[13]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]~45_combout\,
	datab => \corr_long|gate5|output[13]~45_combout\,
	datad => VCC,
	cin => \corr_long|output_56[12]~65\,
	combout => \corr_long|output_56[13]~66_combout\,
	cout => \corr_long|output_56[13]~67\);

-- Location: LCFF_X8_Y5_N7
\corr_long|output_56[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[13]~66_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(13));

-- Location: LCCOMB_X8_Y8_N2
\corr_long|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~22_combout\ = (\corr_long|gate5|output[11]~41_combout\ & ((\corr_long|output_56\(11) & (\corr_long|Add0~21\ & VCC)) # (!\corr_long|output_56\(11) & (!\corr_long|Add0~21\)))) # (!\corr_long|gate5|output[11]~41_combout\ & 
-- ((\corr_long|output_56\(11) & (!\corr_long|Add0~21\)) # (!\corr_long|output_56\(11) & ((\corr_long|Add0~21\) # (GND)))))
-- \corr_long|Add0~23\ = CARRY((\corr_long|gate5|output[11]~41_combout\ & (!\corr_long|output_56\(11) & !\corr_long|Add0~21\)) # (!\corr_long|gate5|output[11]~41_combout\ & ((!\corr_long|Add0~21\) # (!\corr_long|output_56\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]~41_combout\,
	datab => \corr_long|output_56\(11),
	datad => VCC,
	cin => \corr_long|Add0~21\,
	combout => \corr_long|Add0~22_combout\,
	cout => \corr_long|Add0~23\);

-- Location: LCCOMB_X8_Y8_N6
\corr_long|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~26_combout\ = (\corr_long|gate5|output[13]~45_combout\ & ((\corr_long|output_56\(13) & (\corr_long|Add0~25\ & VCC)) # (!\corr_long|output_56\(13) & (!\corr_long|Add0~25\)))) # (!\corr_long|gate5|output[13]~45_combout\ & 
-- ((\corr_long|output_56\(13) & (!\corr_long|Add0~25\)) # (!\corr_long|output_56\(13) & ((\corr_long|Add0~25\) # (GND)))))
-- \corr_long|Add0~27\ = CARRY((\corr_long|gate5|output[13]~45_combout\ & (!\corr_long|output_56\(13) & !\corr_long|Add0~25\)) # (!\corr_long|gate5|output[13]~45_combout\ & ((!\corr_long|Add0~25\) # (!\corr_long|output_56\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]~45_combout\,
	datab => \corr_long|output_56\(13),
	datad => VCC,
	cin => \corr_long|Add0~25\,
	combout => \corr_long|Add0~26_combout\,
	cout => \corr_long|Add0~27\);

-- Location: LCFF_X8_Y8_N17
\corr_long|f_output[13]_NEW_REG2544\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~26_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[13]_OTERM2545\);

-- Location: LCCOMB_X9_Y8_N6
\corr_long|f_output[13]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[13]~47_combout\ = (\corr_long|f_output[13]_OTERM2561\ & ((\corr_long|f_output[13]_OTERM2545\ & (\corr_long|f_output[12]~46\ & VCC)) # (!\corr_long|f_output[13]_OTERM2545\ & (!\corr_long|f_output[12]~46\)))) # 
-- (!\corr_long|f_output[13]_OTERM2561\ & ((\corr_long|f_output[13]_OTERM2545\ & (!\corr_long|f_output[12]~46\)) # (!\corr_long|f_output[13]_OTERM2545\ & ((\corr_long|f_output[12]~46\) # (GND)))))
-- \corr_long|f_output[13]~48\ = CARRY((\corr_long|f_output[13]_OTERM2561\ & (!\corr_long|f_output[13]_OTERM2545\ & !\corr_long|f_output[12]~46\)) # (!\corr_long|f_output[13]_OTERM2561\ & ((!\corr_long|f_output[12]~46\) # 
-- (!\corr_long|f_output[13]_OTERM2545\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[13]_OTERM2561\,
	datab => \corr_long|f_output[13]_OTERM2545\,
	datad => VCC,
	cin => \corr_long|f_output[12]~46\,
	combout => \corr_long|f_output[13]~47_combout\,
	cout => \corr_long|f_output[13]~48\);

-- Location: LCCOMB_X7_Y8_N8
\ADC_Manager1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~5_combout\ = (\corr_long|f_output[14]~49_combout\ & ((\corr_long|f_output[13]~47_combout\) # ((\ADC_Manager1|LessThan0~4_combout\ & \corr_long|f_output[12]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[14]~49_combout\,
	datab => \ADC_Manager1|LessThan0~4_combout\,
	datac => \corr_long|f_output[12]~45_combout\,
	datad => \corr_long|f_output[13]~47_combout\,
	combout => \ADC_Manager1|LessThan0~5_combout\);

-- Location: LCFF_X17_Y12_N15
\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_NEW_REG1508\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509\);

-- Location: LCCOMB_X14_Y13_N24
\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479~feeder_combout\ = \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479~feeder_combout\);

-- Location: LCFF_X14_Y13_N25
\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_NEW_REG1478\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479\);

-- Location: LCFF_X17_Y12_N19
\corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_NEW_REG1480\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult9|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481\);

-- Location: LCFF_X17_Y12_N9
\corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_NEW_REG1514\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult8|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515\);

-- Location: LCCOMB_X17_Y12_N16
\corr_long|gate5|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add7~32_combout\ = !\corr_long|gate5|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add7~31\,
	combout => \corr_long|gate5|Add7~32_combout\);

-- Location: LCFF_X15_Y8_N15
\corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_NEW_REG1380\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult6|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381\);

-- Location: LCFF_X15_Y8_N19
\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_NEW_REG1350\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult7|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\);

-- Location: LCCOMB_X15_Y8_N12
\corr_long|gate5|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add5~28_combout\ = ((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\ $ (\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\ $ (!\corr_long|gate5|Add5~27\)))) # (GND)
-- \corr_long|gate5|Add5~29\ = CARRY((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\ & ((\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\) # (!\corr_long|gate5|Add5~27\))) # 
-- (!\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\ & (\corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\ & !\corr_long|gate5|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383\,
	datab => \corr_long|gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351\,
	datad => VCC,
	cin => \corr_long|gate5|Add5~27\,
	combout => \corr_long|gate5|Add5~28_combout\,
	cout => \corr_long|gate5|Add5~29\);

-- Location: LCCOMB_X14_Y8_N10
\corr_long|gate5|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~28_combout\ = ((\corr_long|gate5|Add7~28_combout\ $ (\corr_long|gate5|Add5~28_combout\ $ (!\corr_long|gate5|Add6~27\)))) # (GND)
-- \corr_long|gate5|Add6~29\ = CARRY((\corr_long|gate5|Add7~28_combout\ & ((\corr_long|gate5|Add5~28_combout\) # (!\corr_long|gate5|Add6~27\))) # (!\corr_long|gate5|Add7~28_combout\ & (\corr_long|gate5|Add5~28_combout\ & !\corr_long|gate5|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~28_combout\,
	datab => \corr_long|gate5|Add5~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~27\,
	combout => \corr_long|gate5|Add6~28_combout\,
	cout => \corr_long|gate5|Add6~29\);

-- Location: LCCOMB_X14_Y8_N12
\corr_long|gate5|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add6~30_combout\ = (\corr_long|gate5|Add7~30_combout\ & ((\corr_long|gate5|Add5~30_combout\ & (\corr_long|gate5|Add6~29\ & VCC)) # (!\corr_long|gate5|Add5~30_combout\ & (!\corr_long|gate5|Add6~29\)))) # (!\corr_long|gate5|Add7~30_combout\ 
-- & ((\corr_long|gate5|Add5~30_combout\ & (!\corr_long|gate5|Add6~29\)) # (!\corr_long|gate5|Add5~30_combout\ & ((\corr_long|gate5|Add6~29\) # (GND)))))
-- \corr_long|gate5|Add6~31\ = CARRY((\corr_long|gate5|Add7~30_combout\ & (!\corr_long|gate5|Add5~30_combout\ & !\corr_long|gate5|Add6~29\)) # (!\corr_long|gate5|Add7~30_combout\ & ((!\corr_long|gate5|Add6~29\) # (!\corr_long|gate5|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add7~30_combout\,
	datab => \corr_long|gate5|Add5~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add6~29\,
	combout => \corr_long|gate5|Add6~30_combout\,
	cout => \corr_long|gate5|Add6~31\);

-- Location: LCCOMB_X13_Y8_N12
\corr_long|gate5|Add8~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~30_combout\ = (\corr_long|gate5|Add9~30_combout\ & ((\corr_long|gate5|Add6~30_combout\ & (\corr_long|gate5|Add8~29\ & VCC)) # (!\corr_long|gate5|Add6~30_combout\ & (!\corr_long|gate5|Add8~29\)))) # (!\corr_long|gate5|Add9~30_combout\ 
-- & ((\corr_long|gate5|Add6~30_combout\ & (!\corr_long|gate5|Add8~29\)) # (!\corr_long|gate5|Add6~30_combout\ & ((\corr_long|gate5|Add8~29\) # (GND)))))
-- \corr_long|gate5|Add8~31\ = CARRY((\corr_long|gate5|Add9~30_combout\ & (!\corr_long|gate5|Add6~30_combout\ & !\corr_long|gate5|Add8~29\)) # (!\corr_long|gate5|Add9~30_combout\ & ((!\corr_long|gate5|Add8~29\) # (!\corr_long|gate5|Add6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~30_combout\,
	datab => \corr_long|gate5|Add6~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~29\,
	combout => \corr_long|gate5|Add8~30_combout\,
	cout => \corr_long|gate5|Add8~31\);

-- Location: LCCOMB_X13_Y8_N14
\corr_long|gate5|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~32_combout\ = ((\corr_long|gate5|Add9~32_combout\ $ (\corr_long|gate5|Add6~32_combout\ $ (!\corr_long|gate5|Add8~31\)))) # (GND)
-- \corr_long|gate5|Add8~33\ = CARRY((\corr_long|gate5|Add9~32_combout\ & ((\corr_long|gate5|Add6~32_combout\) # (!\corr_long|gate5|Add8~31\))) # (!\corr_long|gate5|Add9~32_combout\ & (\corr_long|gate5|Add6~32_combout\ & !\corr_long|gate5|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add9~32_combout\,
	datab => \corr_long|gate5|Add6~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add8~31\,
	combout => \corr_long|gate5|Add8~32_combout\,
	cout => \corr_long|gate5|Add8~33\);

-- Location: LCCOMB_X13_Y8_N18
\corr_long|gate5|Add8~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add8~36_combout\ = !\corr_long|gate5|Add8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add8~35\,
	combout => \corr_long|gate5|Add8~36_combout\);

-- Location: LCFF_X15_Y12_N23
\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_NEW_REG1284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285\);

-- Location: LCCOMB_X14_Y12_N6
\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287~feeder_combout\);

-- Location: LCFF_X14_Y12_N7
\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_NEW_REG1286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287\);

-- Location: LCFF_X15_Y12_N31
\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_NEW_REG1288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\);

-- Location: LCCOMB_X15_Y12_N28
\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291~feeder_combout\ = \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT12\,
	combout => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291~feeder_combout\);

-- Location: LCFF_X15_Y12_N29
\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_NEW_REG1290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\);

-- Location: LCFF_X15_Y12_N19
\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_NEW_REG1292\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult3|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\);

-- Location: LCFF_X15_Y12_N5
\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_NEW_REG1326\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\);

-- Location: LCFF_X15_Y12_N3
\corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_NEW_REG1328\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329\);

-- Location: LCFF_X15_Y12_N1
\corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_NEW_REG1330\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult2|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331\);

-- Location: LCCOMB_X15_Y12_N4
\corr_long|gate5|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~20_combout\ = ((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\ $ (\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\ $ (!\corr_long|gate5|Add1~19\)))) # (GND)
-- \corr_long|gate5|Add1~21\ = CARRY((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\ & ((\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\) # (!\corr_long|gate5|Add1~19\))) # 
-- (!\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\ & (\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\ & !\corr_long|gate5|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295\,
	datab => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~19\,
	combout => \corr_long|gate5|Add1~20_combout\,
	cout => \corr_long|gate5|Add1~21\);

-- Location: LCCOMB_X15_Y12_N6
\corr_long|gate5|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~22_combout\ = (\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ & (\corr_long|gate5|Add1~21\ & VCC)) # 
-- (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ & (!\corr_long|gate5|Add1~21\)))) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\ & ((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ & 
-- (!\corr_long|gate5|Add1~21\)) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ & ((\corr_long|gate5|Add1~21\) # (GND)))))
-- \corr_long|gate5|Add1~23\ = CARRY((\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\ & (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\ & !\corr_long|gate5|Add1~21\)) # 
-- (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\ & ((!\corr_long|gate5|Add1~21\) # (!\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325\,
	datab => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~21\,
	combout => \corr_long|gate5|Add1~22_combout\,
	cout => \corr_long|gate5|Add1~23\);

-- Location: LCCOMB_X15_Y12_N8
\corr_long|gate5|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~24_combout\ = ((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\ $ (\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\ $ (!\corr_long|gate5|Add1~23\)))) # (GND)
-- \corr_long|gate5|Add1~25\ = CARRY((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\ & ((\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\) # (!\corr_long|gate5|Add1~23\))) # 
-- (!\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\ & (\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\ & !\corr_long|gate5|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323\,
	datab => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~23\,
	combout => \corr_long|gate5|Add1~24_combout\,
	cout => \corr_long|gate5|Add1~25\);

-- Location: LCCOMB_X15_Y12_N10
\corr_long|gate5|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~26_combout\ = (\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ & (\corr_long|gate5|Add1~25\ & VCC)) # 
-- (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ & (!\corr_long|gate5|Add1~25\)))) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\ & ((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ & 
-- (!\corr_long|gate5|Add1~25\)) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ & ((\corr_long|gate5|Add1~25\) # (GND)))))
-- \corr_long|gate5|Add1~27\ = CARRY((\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\ & (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\ & !\corr_long|gate5|Add1~25\)) # 
-- (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\ & ((!\corr_long|gate5|Add1~25\) # (!\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321\,
	datab => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289\,
	datad => VCC,
	cin => \corr_long|gate5|Add1~25\,
	combout => \corr_long|gate5|Add1~26_combout\,
	cout => \corr_long|gate5|Add1~27\);

-- Location: LCCOMB_X15_Y12_N16
\corr_long|gate5|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add1~32_combout\ = !\corr_long|gate5|Add1~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate5|Add1~31\,
	combout => \corr_long|gate5|Add1~32_combout\);

-- Location: LCFF_X15_Y10_N15
\corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_NEW_REG1444\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult0|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445\);

-- Location: LCFF_X15_Y10_N29
\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_NEW_REG1414\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\);

-- Location: LCFF_X15_Y10_N27
\corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_NEW_REG1416\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417\);

-- Location: LCFF_X15_Y10_N19
\corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_NEW_REG1418\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419\);

-- Location: LCFF_X15_Y10_N23
\corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_NEW_REG1420\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421\);

-- Location: LCFF_X15_Y10_N31
\corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_NEW_REG1422\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult1|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423\);

-- Location: LCCOMB_X15_Y10_N12
\corr_long|gate5|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add0~28_combout\ = ((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\ $ (\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\ $ (!\corr_long|gate5|Add0~27\)))) # (GND)
-- \corr_long|gate5|Add0~29\ = CARRY((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\ & ((\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\) # (!\corr_long|gate5|Add0~27\))) # 
-- (!\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\ & (\corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\ & !\corr_long|gate5|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447\,
	datab => \corr_long|gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415\,
	datad => VCC,
	cin => \corr_long|gate5|Add0~27\,
	combout => \corr_long|gate5|Add0~28_combout\,
	cout => \corr_long|gate5|Add0~29\);

-- Location: LCCOMB_X14_Y10_N8
\corr_long|gate5|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~26_combout\ = (\corr_long|gate5|Add0~26_combout\ & ((\corr_long|gate5|Add1~26_combout\ & (\corr_long|gate5|Add2~25\ & VCC)) # (!\corr_long|gate5|Add1~26_combout\ & (!\corr_long|gate5|Add2~25\)))) # (!\corr_long|gate5|Add0~26_combout\ 
-- & ((\corr_long|gate5|Add1~26_combout\ & (!\corr_long|gate5|Add2~25\)) # (!\corr_long|gate5|Add1~26_combout\ & ((\corr_long|gate5|Add2~25\) # (GND)))))
-- \corr_long|gate5|Add2~27\ = CARRY((\corr_long|gate5|Add0~26_combout\ & (!\corr_long|gate5|Add1~26_combout\ & !\corr_long|gate5|Add2~25\)) # (!\corr_long|gate5|Add0~26_combout\ & ((!\corr_long|gate5|Add2~25\) # (!\corr_long|gate5|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add0~26_combout\,
	datab => \corr_long|gate5|Add1~26_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~25\,
	combout => \corr_long|gate5|Add2~26_combout\,
	cout => \corr_long|gate5|Add2~27\);

-- Location: LCCOMB_X14_Y10_N10
\corr_long|gate5|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~28_combout\ = ((\corr_long|gate5|Add1~28_combout\ $ (\corr_long|gate5|Add0~28_combout\ $ (!\corr_long|gate5|Add2~27\)))) # (GND)
-- \corr_long|gate5|Add2~29\ = CARRY((\corr_long|gate5|Add1~28_combout\ & ((\corr_long|gate5|Add0~28_combout\) # (!\corr_long|gate5|Add2~27\))) # (!\corr_long|gate5|Add1~28_combout\ & (\corr_long|gate5|Add0~28_combout\ & !\corr_long|gate5|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~28_combout\,
	datab => \corr_long|gate5|Add0~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~27\,
	combout => \corr_long|gate5|Add2~28_combout\,
	cout => \corr_long|gate5|Add2~29\);

-- Location: LCCOMB_X14_Y10_N12
\corr_long|gate5|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add2~30_combout\ = (\corr_long|gate5|Add1~30_combout\ & ((\corr_long|gate5|Add0~30_combout\ & (\corr_long|gate5|Add2~29\ & VCC)) # (!\corr_long|gate5|Add0~30_combout\ & (!\corr_long|gate5|Add2~29\)))) # (!\corr_long|gate5|Add1~30_combout\ 
-- & ((\corr_long|gate5|Add0~30_combout\ & (!\corr_long|gate5|Add2~29\)) # (!\corr_long|gate5|Add0~30_combout\ & ((\corr_long|gate5|Add2~29\) # (GND)))))
-- \corr_long|gate5|Add2~31\ = CARRY((\corr_long|gate5|Add1~30_combout\ & (!\corr_long|gate5|Add0~30_combout\ & !\corr_long|gate5|Add2~29\)) # (!\corr_long|gate5|Add1~30_combout\ & ((!\corr_long|gate5|Add2~29\) # (!\corr_long|gate5|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add1~30_combout\,
	datab => \corr_long|gate5|Add0~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add2~29\,
	combout => \corr_long|gate5|Add2~30_combout\,
	cout => \corr_long|gate5|Add2~31\);

-- Location: LCCOMB_X13_Y10_N10
\corr_long|gate5|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|Add4~28_combout\ = ((\corr_long|gate5|Add3~28_combout\ $ (\corr_long|gate5|Add2~28_combout\ $ (!\corr_long|gate5|Add4~27\)))) # (GND)
-- \corr_long|gate5|Add4~29\ = CARRY((\corr_long|gate5|Add3~28_combout\ & ((\corr_long|gate5|Add2~28_combout\) # (!\corr_long|gate5|Add4~27\))) # (!\corr_long|gate5|Add3~28_combout\ & (\corr_long|gate5|Add2~28_combout\ & !\corr_long|gate5|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add3~28_combout\,
	datab => \corr_long|gate5|Add2~28_combout\,
	datad => VCC,
	cin => \corr_long|gate5|Add4~27\,
	combout => \corr_long|gate5|Add4~28_combout\,
	cout => \corr_long|gate5|Add4~29\);

-- Location: LCCOMB_X12_Y8_N12
\corr_long|gate5|output[15]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[15]~49_combout\ = (\corr_long|gate5|Add4~30_combout\ & ((\corr_long|gate5|Add8~30_combout\ & (\corr_long|gate5|output[14]~48\ & VCC)) # (!\corr_long|gate5|Add8~30_combout\ & (!\corr_long|gate5|output[14]~48\)))) # 
-- (!\corr_long|gate5|Add4~30_combout\ & ((\corr_long|gate5|Add8~30_combout\ & (!\corr_long|gate5|output[14]~48\)) # (!\corr_long|gate5|Add8~30_combout\ & ((\corr_long|gate5|output[14]~48\) # (GND)))))
-- \corr_long|gate5|output[15]~50\ = CARRY((\corr_long|gate5|Add4~30_combout\ & (!\corr_long|gate5|Add8~30_combout\ & !\corr_long|gate5|output[14]~48\)) # (!\corr_long|gate5|Add4~30_combout\ & ((!\corr_long|gate5|output[14]~48\) # 
-- (!\corr_long|gate5|Add8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~30_combout\,
	datab => \corr_long|gate5|Add8~30_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[14]~48\,
	combout => \corr_long|gate5|output[15]~49_combout\,
	cout => \corr_long|gate5|output[15]~50\);

-- Location: LCCOMB_X12_Y8_N14
\corr_long|gate5|output[16]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[16]~51_combout\ = ((\corr_long|gate5|Add4~32_combout\ $ (\corr_long|gate5|Add8~32_combout\ $ (!\corr_long|gate5|output[15]~50\)))) # (GND)
-- \corr_long|gate5|output[16]~52\ = CARRY((\corr_long|gate5|Add4~32_combout\ & ((\corr_long|gate5|Add8~32_combout\) # (!\corr_long|gate5|output[15]~50\))) # (!\corr_long|gate5|Add4~32_combout\ & (\corr_long|gate5|Add8~32_combout\ & 
-- !\corr_long|gate5|output[15]~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~32_combout\,
	datab => \corr_long|gate5|Add8~32_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[15]~50\,
	combout => \corr_long|gate5|output[16]~51_combout\,
	cout => \corr_long|gate5|output[16]~52\);

-- Location: LCCOMB_X12_Y8_N16
\corr_long|gate5|output[17]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[17]~53_combout\ = (\corr_long|gate5|Add8~34_combout\ & ((\corr_long|gate5|Add4~34_combout\ & (\corr_long|gate5|output[16]~52\ & VCC)) # (!\corr_long|gate5|Add4~34_combout\ & (!\corr_long|gate5|output[16]~52\)))) # 
-- (!\corr_long|gate5|Add8~34_combout\ & ((\corr_long|gate5|Add4~34_combout\ & (!\corr_long|gate5|output[16]~52\)) # (!\corr_long|gate5|Add4~34_combout\ & ((\corr_long|gate5|output[16]~52\) # (GND)))))
-- \corr_long|gate5|output[17]~54\ = CARRY((\corr_long|gate5|Add8~34_combout\ & (!\corr_long|gate5|Add4~34_combout\ & !\corr_long|gate5|output[16]~52\)) # (!\corr_long|gate5|Add8~34_combout\ & ((!\corr_long|gate5|output[16]~52\) # 
-- (!\corr_long|gate5|Add4~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add8~34_combout\,
	datab => \corr_long|gate5|Add4~34_combout\,
	datad => VCC,
	cin => \corr_long|gate5|output[16]~52\,
	combout => \corr_long|gate5|output[17]~53_combout\,
	cout => \corr_long|gate5|output[17]~54\);

-- Location: LCCOMB_X12_Y8_N18
\corr_long|gate5|output[18]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate5|output[18]~55_combout\ = \corr_long|gate5|Add4~36_combout\ $ (\corr_long|gate5|output[17]~54\ $ (!\corr_long|gate5|Add8~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate5|Add4~36_combout\,
	datad => \corr_long|gate5|Add8~36_combout\,
	cin => \corr_long|gate5|output[17]~54\,
	combout => \corr_long|gate5|output[18]~55_combout\);

-- Location: LCFF_X17_Y6_N27
\corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_NEW_REG1030\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031\);

-- Location: LCFF_X17_Y6_N19
\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_NEW_REG1032\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\);

-- Location: LCFF_X17_Y6_N9
\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_NEW_REG1066\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\);

-- Location: LCFF_X17_Y6_N23
\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_NEW_REG1036\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult3|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\);

-- Location: LCFF_X17_Y6_N5
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_NEW_REG1070\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071\);

-- Location: LCFF_X17_Y6_N3
\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_NEW_REG1072\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\);

-- Location: LCFF_X17_Y6_N1
\corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_NEW_REG1074\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult2|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075\);

-- Location: LCCOMB_X17_Y6_N2
\corr_long|gate6|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~18_combout\ = (\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ & (\corr_long|gate6|Add1~17\ & VCC)) # 
-- (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ & (!\corr_long|gate6|Add1~17\)))) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\ & ((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ & 
-- (!\corr_long|gate6|Add1~17\)) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ & ((\corr_long|gate6|Add1~17\) # (GND)))))
-- \corr_long|gate6|Add1~19\ = CARRY((\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\ & (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\ & !\corr_long|gate6|Add1~17\)) # 
-- (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\ & ((!\corr_long|gate6|Add1~17\) # (!\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041\,
	datab => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~17\,
	combout => \corr_long|gate6|Add1~18_combout\,
	cout => \corr_long|gate6|Add1~19\);

-- Location: LCCOMB_X17_Y6_N6
\corr_long|gate6|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~22_combout\ = (\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ & (\corr_long|gate6|Add1~21\ & VCC)) # 
-- (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ & (!\corr_long|gate6|Add1~21\)))) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\ & ((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ & 
-- (!\corr_long|gate6|Add1~21\)) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ & ((\corr_long|gate6|Add1~21\) # (GND)))))
-- \corr_long|gate6|Add1~23\ = CARRY((\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\ & (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\ & !\corr_long|gate6|Add1~21\)) # 
-- (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\ & ((!\corr_long|gate6|Add1~21\) # (!\corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069\,
	datab => \corr_long|gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~21\,
	combout => \corr_long|gate6|Add1~22_combout\,
	cout => \corr_long|gate6|Add1~23\);

-- Location: LCCOMB_X17_Y6_N8
\corr_long|gate6|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~24_combout\ = ((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\ $ (\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\ $ (!\corr_long|gate6|Add1~23\)))) # (GND)
-- \corr_long|gate6|Add1~25\ = CARRY((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\ & ((\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\) # (!\corr_long|gate6|Add1~23\))) # 
-- (!\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\ & (\corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\ & !\corr_long|gate6|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035\,
	datab => \corr_long|gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~23\,
	combout => \corr_long|gate6|Add1~24_combout\,
	cout => \corr_long|gate6|Add1~25\);

-- Location: LCCOMB_X17_Y6_N10
\corr_long|gate6|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add1~26_combout\ = (\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ & (\corr_long|gate6|Add1~25\ & VCC)) # 
-- (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ & (!\corr_long|gate6|Add1~25\)))) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ & 
-- (!\corr_long|gate6|Add1~25\)) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ & ((\corr_long|gate6|Add1~25\) # (GND)))))
-- \corr_long|gate6|Add1~27\ = CARRY((\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\ & (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\ & !\corr_long|gate6|Add1~25\)) # 
-- (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\ & ((!\corr_long|gate6|Add1~25\) # (!\corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065\,
	datab => \corr_long|gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033\,
	datad => VCC,
	cin => \corr_long|gate6|Add1~25\,
	combout => \corr_long|gate6|Add1~26_combout\,
	cout => \corr_long|gate6|Add1~27\);

-- Location: LCFF_X17_Y2_N5
\corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_NEW_REG1198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199\);

-- Location: LCFF_X17_Y2_N3
\corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_NEW_REG1200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult0|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201\);

-- Location: LCFF_X17_Y4_N31
\corr_long|gate6|output[13]_OTERM65_OTERM215_NEW_REG776\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\);

-- Location: LCCOMB_X17_Y4_N10
\corr_long|gate6|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add3~26_combout\ = (\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ & (\corr_long|gate6|Add3~25\ & VCC)) # (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ & 
-- (!\corr_long|gate6|Add3~25\)))) # (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\ & ((\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ & (!\corr_long|gate6|Add3~25\)) # (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ & 
-- ((\corr_long|gate6|Add3~25\) # (GND)))))
-- \corr_long|gate6|Add3~27\ = CARRY((\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\ & (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\ & !\corr_long|gate6|Add3~25\)) # (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\ & 
-- ((!\corr_long|gate6|Add3~25\) # (!\corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM809\,
	datab => \corr_long|gate6|output[13]_OTERM65_OTERM215_OTERM777\,
	datad => VCC,
	cin => \corr_long|gate6|Add3~25\,
	combout => \corr_long|gate6|Add3~26_combout\,
	cout => \corr_long|gate6|Add3~27\);

-- Location: LCCOMB_X10_Y2_N8
\corr_long|gate6|Add4~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~26_combout\ = (\corr_long|gate6|Add2~26_combout\ & ((\corr_long|gate6|Add3~26_combout\ & (\corr_long|gate6|Add4~25\ & VCC)) # (!\corr_long|gate6|Add3~26_combout\ & (!\corr_long|gate6|Add4~25\)))) # (!\corr_long|gate6|Add2~26_combout\ 
-- & ((\corr_long|gate6|Add3~26_combout\ & (!\corr_long|gate6|Add4~25\)) # (!\corr_long|gate6|Add3~26_combout\ & ((\corr_long|gate6|Add4~25\) # (GND)))))
-- \corr_long|gate6|Add4~27\ = CARRY((\corr_long|gate6|Add2~26_combout\ & (!\corr_long|gate6|Add3~26_combout\ & !\corr_long|gate6|Add4~25\)) # (!\corr_long|gate6|Add2~26_combout\ & ((!\corr_long|gate6|Add4~25\) # (!\corr_long|gate6|Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add2~26_combout\,
	datab => \corr_long|gate6|Add3~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~25\,
	combout => \corr_long|gate6|Add4~26_combout\,
	cout => \corr_long|gate6|Add4~27\);

-- Location: LCCOMB_X10_Y2_N10
\corr_long|gate6|Add4~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add4~28_combout\ = ((\corr_long|gate6|Add3~28_combout\ $ (\corr_long|gate6|Add2~28_combout\ $ (!\corr_long|gate6|Add4~27\)))) # (GND)
-- \corr_long|gate6|Add4~29\ = CARRY((\corr_long|gate6|Add3~28_combout\ & ((\corr_long|gate6|Add2~28_combout\) # (!\corr_long|gate6|Add4~27\))) # (!\corr_long|gate6|Add3~28_combout\ & (\corr_long|gate6|Add2~28_combout\ & !\corr_long|gate6|Add4~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add3~28_combout\,
	datab => \corr_long|gate6|Add2~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add4~27\,
	combout => \corr_long|gate6|Add4~28_combout\,
	cout => \corr_long|gate6|Add4~29\);

-- Location: LCCOMB_X9_Y5_N10
\corr_long|gate6|output[14]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[14]~47_combout\ = ((\corr_long|gate6|Add8~28_combout\ $ (\corr_long|gate6|Add4~28_combout\ $ (!\corr_long|gate6|output[13]~46\)))) # (GND)
-- \corr_long|gate6|output[14]~48\ = CARRY((\corr_long|gate6|Add8~28_combout\ & ((\corr_long|gate6|Add4~28_combout\) # (!\corr_long|gate6|output[13]~46\))) # (!\corr_long|gate6|Add8~28_combout\ & (\corr_long|gate6|Add4~28_combout\ & 
-- !\corr_long|gate6|output[13]~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add8~28_combout\,
	datab => \corr_long|gate6|Add4~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|output[13]~46\,
	combout => \corr_long|gate6|output[14]~47_combout\,
	cout => \corr_long|gate6|output[14]~48\);

-- Location: LCFF_X8_Y5_N9
\corr_long|output_56[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[14]~68_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(14));

-- Location: LCCOMB_X8_Y8_N10
\corr_long|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~30_combout\ = (\corr_long|output_56\(15) & ((\corr_long|gate5|output[15]~49_combout\ & (\corr_long|Add0~29\ & VCC)) # (!\corr_long|gate5|output[15]~49_combout\ & (!\corr_long|Add0~29\)))) # (!\corr_long|output_56\(15) & 
-- ((\corr_long|gate5|output[15]~49_combout\ & (!\corr_long|Add0~29\)) # (!\corr_long|gate5|output[15]~49_combout\ & ((\corr_long|Add0~29\) # (GND)))))
-- \corr_long|Add0~31\ = CARRY((\corr_long|output_56\(15) & (!\corr_long|gate5|output[15]~49_combout\ & !\corr_long|Add0~29\)) # (!\corr_long|output_56\(15) & ((!\corr_long|Add0~29\) # (!\corr_long|gate5|output[15]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(15),
	datab => \corr_long|gate5|output[15]~49_combout\,
	datad => VCC,
	cin => \corr_long|Add0~29\,
	combout => \corr_long|Add0~30_combout\,
	cout => \corr_long|Add0~31\);

-- Location: LCCOMB_X8_Y8_N12
\corr_long|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~32_combout\ = ((\corr_long|output_56\(16) $ (\corr_long|gate5|output[16]~51_combout\ $ (!\corr_long|Add0~31\)))) # (GND)
-- \corr_long|Add0~33\ = CARRY((\corr_long|output_56\(16) & ((\corr_long|gate5|output[16]~51_combout\) # (!\corr_long|Add0~31\))) # (!\corr_long|output_56\(16) & (\corr_long|gate5|output[16]~51_combout\ & !\corr_long|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(16),
	datab => \corr_long|gate5|output[16]~51_combout\,
	datad => VCC,
	cin => \corr_long|Add0~31\,
	combout => \corr_long|Add0~32_combout\,
	cout => \corr_long|Add0~33\);

-- Location: LCCOMB_X8_Y8_N16
\corr_long|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~36_combout\ = ((\corr_long|output_56\(18) $ (\corr_long|gate5|output[18]~55_combout\ $ (!\corr_long|Add0~35\)))) # (GND)
-- \corr_long|Add0~37\ = CARRY((\corr_long|output_56\(18) & ((\corr_long|gate5|output[18]~55_combout\) # (!\corr_long|Add0~35\))) # (!\corr_long|output_56\(18) & (\corr_long|gate5|output[18]~55_combout\ & !\corr_long|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(18),
	datab => \corr_long|gate5|output[18]~55_combout\,
	datad => VCC,
	cin => \corr_long|Add0~35\,
	combout => \corr_long|Add0~36_combout\,
	cout => \corr_long|Add0~37\);

-- Location: LCCOMB_X8_Y8_N18
\corr_long|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|Add0~38_combout\ = \corr_long|output_56\(19) $ (\corr_long|Add0~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|output_56\(19),
	cin => \corr_long|Add0~37\,
	combout => \corr_long|Add0~38_combout\);

-- Location: LCFF_X9_Y8_N19
\corr_long|f_output[19]_NEW_REG2556\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~38_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[19]_OTERM2557\);

-- Location: LCFF_X8_Y8_N27
\corr_long|f_output[18]_NEW_REG2554\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~36_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[18]_OTERM2555\);

-- Location: LCCOMB_X15_Y1_N22
\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT15\,
	combout => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221~feeder_combout\);

-- Location: LCFF_X15_Y1_N23
\corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_NEW_REG1220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221\);

-- Location: LCCOMB_X17_Y2_N28
\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223~feeder_combout\);

-- Location: LCFF_X17_Y2_N29
\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_NEW_REG1222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\);

-- Location: LCCOMB_X15_Y1_N26
\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT13\,
	combout => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225~feeder_combout\);

-- Location: LCFF_X15_Y1_N27
\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_NEW_REG1224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\);

-- Location: LCFF_X15_Y1_N9
\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_NEW_REG1258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\);

-- Location: LCCOMB_X15_Y1_N18
\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT11\,
	combout => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229~feeder_combout\);

-- Location: LCFF_X15_Y1_N19
\corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_NEW_REG1228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229\);

-- Location: LCFF_X15_Y1_N5
\corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_NEW_REG1262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263\);

-- Location: LCFF_X15_Y1_N3
\corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_NEW_REG1264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265\);

-- Location: LCFF_X15_Y1_N1
\corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_NEW_REG1266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult10|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267\);

-- Location: LCFF_X15_Y2_N9
\corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_NEW_REG1236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT7\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237\);

-- Location: LCCOMB_X15_Y2_N2
\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239~feeder_combout\ = \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult11|auto_generated|mac_out2~DATAOUT6\,
	combout => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239~feeder_combout\);

-- Location: LCFF_X15_Y2_N3
\corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_NEW_REG1238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239\);

-- Location: LCCOMB_X15_Y1_N8
\corr_long|gate6|Add9~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~24_combout\ = ((\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\ $ (\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\ $ (!\corr_long|gate6|Add9~23\)))) # (GND)
-- \corr_long|gate6|Add9~25\ = CARRY((\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\ & ((\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\) # (!\corr_long|gate6|Add9~23\))) # 
-- (!\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\ & (\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\ & !\corr_long|gate6|Add9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227\,
	datab => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~23\,
	combout => \corr_long|gate6|Add9~24_combout\,
	cout => \corr_long|gate6|Add9~25\);

-- Location: LCCOMB_X15_Y1_N10
\corr_long|gate6|Add9~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~26_combout\ = (\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ & (\corr_long|gate6|Add9~25\ & VCC)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ & (!\corr_long|gate6|Add9~25\)))) # (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ & 
-- (!\corr_long|gate6|Add9~25\)) # (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ & ((\corr_long|gate6|Add9~25\) # (GND)))))
-- \corr_long|gate6|Add9~27\ = CARRY((\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\ & (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\ & !\corr_long|gate6|Add9~25\)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\ & ((!\corr_long|gate6|Add9~25\) # (!\corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257\,
	datab => \corr_long|gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~25\,
	combout => \corr_long|gate6|Add9~26_combout\,
	cout => \corr_long|gate6|Add9~27\);

-- Location: LCCOMB_X15_Y1_N12
\corr_long|gate6|Add9~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add9~28_combout\ = ((\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\ $ (\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\ $ (!\corr_long|gate6|Add9~27\)))) # (GND)
-- \corr_long|gate6|Add9~29\ = CARRY((\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\ & ((\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\) # (!\corr_long|gate6|Add9~27\))) # 
-- (!\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\ & (\corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\ & !\corr_long|gate6|Add9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255\,
	datab => \corr_long|gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223\,
	datad => VCC,
	cin => \corr_long|gate6|Add9~27\,
	combout => \corr_long|gate6|Add9~28_combout\,
	cout => \corr_long|gate6|Add9~29\);

-- Location: LCCOMB_X14_Y1_N6
\corr_long|gate6|Add10~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~24_combout\ = ((\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\ $ (\corr_long|gate6|Add9~24_combout\ $ (!\corr_long|gate6|Add10~23\)))) # (GND)
-- \corr_long|gate6|Add10~25\ = CARRY((\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\ & ((\corr_long|gate6|Add9~24_combout\) # (!\corr_long|gate6|Add10~23\))) # (!\corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\ & 
-- (\corr_long|gate6|Add9~24_combout\ & !\corr_long|gate6|Add10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM49_OTERM271_OTERM601\,
	datab => \corr_long|gate6|Add9~24_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add10~23\,
	combout => \corr_long|gate6|Add10~24_combout\,
	cout => \corr_long|gate6|Add10~25\);

-- Location: LCCOMB_X14_Y1_N16
\corr_long|gate6|Add10~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add10~34_combout\ = \corr_long|gate6|Add10~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add10~33\,
	combout => \corr_long|gate6|Add10~34_combout\);

-- Location: LCFF_X15_Y6_N15
\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_NEW_REG1124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125\);

-- Location: LCFF_X15_Y6_N29
\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_NEW_REG1094\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095\);

-- Location: LCFF_X15_Y6_N27
\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_NEW_REG1096\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097\);

-- Location: LCFF_X15_Y6_N19
\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_NEW_REG1098\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099\);

-- Location: LCFF_X15_Y6_N23
\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_NEW_REG1100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult9|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\);

-- Location: LCFF_X15_Y6_N5
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_NEW_REG1134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT10\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\);

-- Location: LCFF_X15_Y6_N3
\corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_NEW_REG1136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT9\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137\);

-- Location: LCFF_X15_Y6_N1
\corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_NEW_REG1138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult8|auto_generated|mac_out2~DATAOUT8\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139\);

-- Location: LCCOMB_X15_Y6_N4
\corr_long|gate6|Add7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~20_combout\ = ((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\ $ (\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\ $ (!\corr_long|gate6|Add7~19\)))) # (GND)
-- \corr_long|gate6|Add7~21\ = CARRY((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\ & ((\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\) # (!\corr_long|gate6|Add7~19\))) # 
-- (!\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\ & (\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\ & !\corr_long|gate6|Add7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103\,
	datab => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~19\,
	combout => \corr_long|gate6|Add7~20_combout\,
	cout => \corr_long|gate6|Add7~21\);

-- Location: LCCOMB_X15_Y6_N6
\corr_long|gate6|Add7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~22_combout\ = (\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ & (\corr_long|gate6|Add7~21\ & VCC)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ & (!\corr_long|gate6|Add7~21\)))) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\ & ((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ & 
-- (!\corr_long|gate6|Add7~21\)) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ & ((\corr_long|gate6|Add7~21\) # (GND)))))
-- \corr_long|gate6|Add7~23\ = CARRY((\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\ & (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\ & !\corr_long|gate6|Add7~21\)) # 
-- (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\ & ((!\corr_long|gate6|Add7~21\) # (!\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133\,
	datab => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101\,
	datad => VCC,
	cin => \corr_long|gate6|Add7~21\,
	combout => \corr_long|gate6|Add7~22_combout\,
	cout => \corr_long|gate6|Add7~23\);

-- Location: LCCOMB_X15_Y6_N16
\corr_long|gate6|Add7~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add7~32_combout\ = !\corr_long|gate6|Add7~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \corr_long|gate6|Add7~31\,
	combout => \corr_long|gate6|Add7~32_combout\);

-- Location: LCFF_X15_Y4_N15
\corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_NEW_REG996\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult6|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997\);

-- Location: LCFF_X15_Y4_N19
\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_NEW_REG966\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT14\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\);

-- Location: LCFF_X15_Y4_N23
\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_NEW_REG968\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT13\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\);

-- Location: LCFF_X15_Y4_N27
\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_NEW_REG970\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT12\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\);

-- Location: LCFF_X15_Y4_N29
\corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_NEW_REG972\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973\);

-- Location: LCCOMB_X15_Y4_N30
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975~feeder_combout\ = \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult7|auto_generated|mac_out2~DATAOUT10\,
	combout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975~feeder_combout\);

-- Location: LCFF_X15_Y4_N31
\corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_NEW_REG974\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975\);

-- Location: LCCOMB_X15_Y4_N8
\corr_long|gate6|Add5~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~24_combout\ = ((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\ $ (\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\ $ (!\corr_long|gate6|Add5~23\)))) # (GND)
-- \corr_long|gate6|Add5~25\ = CARRY((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\ & ((\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\) # (!\corr_long|gate6|Add5~23\))) # 
-- (!\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\ & (\corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\ & !\corr_long|gate6|Add5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003\,
	datab => \corr_long|gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~23\,
	combout => \corr_long|gate6|Add5~24_combout\,
	cout => \corr_long|gate6|Add5~25\);

-- Location: LCCOMB_X15_Y4_N10
\corr_long|gate6|Add5~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~26_combout\ = (\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ & (\corr_long|gate6|Add5~25\ & VCC)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ & (!\corr_long|gate6|Add5~25\)))) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\ & ((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ & 
-- (!\corr_long|gate6|Add5~25\)) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ & ((\corr_long|gate6|Add5~25\) # (GND)))))
-- \corr_long|gate6|Add5~27\ = CARRY((\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\ & (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\ & !\corr_long|gate6|Add5~25\)) # 
-- (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\ & ((!\corr_long|gate6|Add5~25\) # (!\corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001\,
	datab => \corr_long|gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~25\,
	combout => \corr_long|gate6|Add5~26_combout\,
	cout => \corr_long|gate6|Add5~27\);

-- Location: LCCOMB_X15_Y4_N12
\corr_long|gate6|Add5~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add5~28_combout\ = ((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\ $ (\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\ $ (!\corr_long|gate6|Add5~27\)))) # (GND)
-- \corr_long|gate6|Add5~29\ = CARRY((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\ & ((\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\) # (!\corr_long|gate6|Add5~27\))) # 
-- (!\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\ & (\corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\ & !\corr_long|gate6|Add5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999\,
	datab => \corr_long|gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967\,
	datad => VCC,
	cin => \corr_long|gate6|Add5~27\,
	combout => \corr_long|gate6|Add5~28_combout\,
	cout => \corr_long|gate6|Add5~29\);

-- Location: LCCOMB_X14_Y5_N8
\corr_long|gate6|Add6~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~26_combout\ = (\corr_long|gate6|Add7~26_combout\ & ((\corr_long|gate6|Add5~26_combout\ & (\corr_long|gate6|Add6~25\ & VCC)) # (!\corr_long|gate6|Add5~26_combout\ & (!\corr_long|gate6|Add6~25\)))) # (!\corr_long|gate6|Add7~26_combout\ 
-- & ((\corr_long|gate6|Add5~26_combout\ & (!\corr_long|gate6|Add6~25\)) # (!\corr_long|gate6|Add5~26_combout\ & ((\corr_long|gate6|Add6~25\) # (GND)))))
-- \corr_long|gate6|Add6~27\ = CARRY((\corr_long|gate6|Add7~26_combout\ & (!\corr_long|gate6|Add5~26_combout\ & !\corr_long|gate6|Add6~25\)) # (!\corr_long|gate6|Add7~26_combout\ & ((!\corr_long|gate6|Add6~25\) # (!\corr_long|gate6|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~26_combout\,
	datab => \corr_long|gate6|Add5~26_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~25\,
	combout => \corr_long|gate6|Add6~26_combout\,
	cout => \corr_long|gate6|Add6~27\);

-- Location: LCCOMB_X14_Y5_N10
\corr_long|gate6|Add6~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~28_combout\ = ((\corr_long|gate6|Add7~28_combout\ $ (\corr_long|gate6|Add5~28_combout\ $ (!\corr_long|gate6|Add6~27\)))) # (GND)
-- \corr_long|gate6|Add6~29\ = CARRY((\corr_long|gate6|Add7~28_combout\ & ((\corr_long|gate6|Add5~28_combout\) # (!\corr_long|gate6|Add6~27\))) # (!\corr_long|gate6|Add7~28_combout\ & (\corr_long|gate6|Add5~28_combout\ & !\corr_long|gate6|Add6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~28_combout\,
	datab => \corr_long|gate6|Add5~28_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~27\,
	combout => \corr_long|gate6|Add6~28_combout\,
	cout => \corr_long|gate6|Add6~29\);

-- Location: LCCOMB_X14_Y5_N12
\corr_long|gate6|Add6~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add6~30_combout\ = (\corr_long|gate6|Add7~30_combout\ & ((\corr_long|gate6|Add5~30_combout\ & (\corr_long|gate6|Add6~29\ & VCC)) # (!\corr_long|gate6|Add5~30_combout\ & (!\corr_long|gate6|Add6~29\)))) # (!\corr_long|gate6|Add7~30_combout\ 
-- & ((\corr_long|gate6|Add5~30_combout\ & (!\corr_long|gate6|Add6~29\)) # (!\corr_long|gate6|Add5~30_combout\ & ((\corr_long|gate6|Add6~29\) # (GND)))))
-- \corr_long|gate6|Add6~31\ = CARRY((\corr_long|gate6|Add7~30_combout\ & (!\corr_long|gate6|Add5~30_combout\ & !\corr_long|gate6|Add6~29\)) # (!\corr_long|gate6|Add7~30_combout\ & ((!\corr_long|gate6|Add6~29\) # (!\corr_long|gate6|Add5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add7~30_combout\,
	datab => \corr_long|gate6|Add5~30_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add6~29\,
	combout => \corr_long|gate6|Add6~30_combout\,
	cout => \corr_long|gate6|Add6~31\);

-- Location: LCCOMB_X13_Y5_N14
\corr_long|gate6|Add8~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|Add8~32_combout\ = ((\corr_long|gate6|Add10~32_combout\ $ (\corr_long|gate6|Add6~32_combout\ $ (!\corr_long|gate6|Add8~31\)))) # (GND)
-- \corr_long|gate6|Add8~33\ = CARRY((\corr_long|gate6|Add10~32_combout\ & ((\corr_long|gate6|Add6~32_combout\) # (!\corr_long|gate6|Add8~31\))) # (!\corr_long|gate6|Add10~32_combout\ & (\corr_long|gate6|Add6~32_combout\ & !\corr_long|gate6|Add8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|gate6|Add10~32_combout\,
	datab => \corr_long|gate6|Add6~32_combout\,
	datad => VCC,
	cin => \corr_long|gate6|Add8~31\,
	combout => \corr_long|gate6|Add8~32_combout\,
	cout => \corr_long|gate6|Add8~33\);

-- Location: LCFF_X17_Y4_N15
\corr_long|gate6|output[15]_OTERM69_OTERM219_NEW_REG804\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|Mult4|auto_generated|mac_out2~DATAOUT15\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[15]_OTERM69_OTERM219_OTERM805\);

-- Location: LCCOMB_X17_Y4_N18
\corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775~feeder_combout\ = \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|gate6|Mult5|auto_generated|mac_out2~DATAOUT14\,
	combout => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775~feeder_combout\);

-- Location: LCFF_X17_Y4_N19
\corr_long|gate6|output[14]_OTERM67_OTERM217_NEW_REG774\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate6|output[14]_OTERM67_OTERM217_OTERM775\);

-- Location: LCFF_X9_Y8_N15
\corr_long|f_output[17]_NEW_REG2568\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[17]~53_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[17]_OTERM2569\);

-- Location: LCFF_X8_Y8_N1
\corr_long|f_output[16]_NEW_REG2550\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~32_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[16]_OTERM2551\);

-- Location: LCFF_X8_Y8_N25
\corr_long|f_output[15]_NEW_REG2548\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~30_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[15]_OTERM2549\);

-- Location: LCFF_X9_Y5_N27
\corr_long|f_output[14]_NEW_REG2562\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate6|output[14]~47_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[14]_OTERM2563\);

-- Location: LCCOMB_X9_Y8_N12
\corr_long|f_output[16]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[16]~53_combout\ = ((\corr_long|f_output[16]_OTERM2567\ $ (\corr_long|f_output[16]_OTERM2551\ $ (!\corr_long|f_output[15]~52\)))) # (GND)
-- \corr_long|f_output[16]~54\ = CARRY((\corr_long|f_output[16]_OTERM2567\ & ((\corr_long|f_output[16]_OTERM2551\) # (!\corr_long|f_output[15]~52\))) # (!\corr_long|f_output[16]_OTERM2567\ & (\corr_long|f_output[16]_OTERM2551\ & 
-- !\corr_long|f_output[15]~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[16]_OTERM2567\,
	datab => \corr_long|f_output[16]_OTERM2551\,
	datad => VCC,
	cin => \corr_long|f_output[15]~52\,
	combout => \corr_long|f_output[16]~53_combout\,
	cout => \corr_long|f_output[16]~54\);

-- Location: LCCOMB_X9_Y8_N14
\corr_long|f_output[17]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[17]~55_combout\ = (\corr_long|f_output[17]_OTERM2553\ & ((\corr_long|f_output[17]_OTERM2569\ & (\corr_long|f_output[16]~54\ & VCC)) # (!\corr_long|f_output[17]_OTERM2569\ & (!\corr_long|f_output[16]~54\)))) # 
-- (!\corr_long|f_output[17]_OTERM2553\ & ((\corr_long|f_output[17]_OTERM2569\ & (!\corr_long|f_output[16]~54\)) # (!\corr_long|f_output[17]_OTERM2569\ & ((\corr_long|f_output[16]~54\) # (GND)))))
-- \corr_long|f_output[17]~56\ = CARRY((\corr_long|f_output[17]_OTERM2553\ & (!\corr_long|f_output[17]_OTERM2569\ & !\corr_long|f_output[16]~54\)) # (!\corr_long|f_output[17]_OTERM2553\ & ((!\corr_long|f_output[16]~54\) # 
-- (!\corr_long|f_output[17]_OTERM2569\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[17]_OTERM2553\,
	datab => \corr_long|f_output[17]_OTERM2569\,
	datad => VCC,
	cin => \corr_long|f_output[16]~54\,
	combout => \corr_long|f_output[17]~55_combout\,
	cout => \corr_long|f_output[17]~56\);

-- Location: LCCOMB_X9_Y8_N18
\corr_long|f_output[19]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|f_output[19]~59_combout\ = \corr_long|f_output[18]~58\ $ (\corr_long|f_output[19]_OTERM2557\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[19]_OTERM2557\,
	cin => \corr_long|f_output[18]~58\,
	combout => \corr_long|f_output[19]~59_combout\);

-- Location: LCCOMB_X8_Y8_N28
\ADC_Manager1|LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~0_combout\ = (\corr_long|f_output[18]~57_combout\ & (\corr_long|f_output[16]~53_combout\ & \corr_long|f_output[17]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[18]~57_combout\,
	datac => \corr_long|f_output[16]~53_combout\,
	datad => \corr_long|f_output[17]~55_combout\,
	combout => \ADC_Manager1|LessThan0~0_combout\);

-- Location: LCCOMB_X7_Y8_N16
\ADC_Manager1|LessThan0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan0~6_combout\ = (\corr_long|f_output[19]~59_combout\) # ((\ADC_Manager1|LessThan0~0_combout\ & ((\corr_long|f_output[15]~51_combout\) # (\ADC_Manager1|LessThan0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f_output[15]~51_combout\,
	datab => \ADC_Manager1|LessThan0~5_combout\,
	datac => \corr_long|f_output[19]~59_combout\,
	datad => \ADC_Manager1|LessThan0~0_combout\,
	combout => \ADC_Manager1|LessThan0~6_combout\);

-- Location: LCCOMB_X25_Y6_N8
\ADC_Manager1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~0_combout\ = (\ADC_Manager1|Equal1~4_combout\ & (\ADC_Manager1|Equal4~0_combout\ & (\ADC_Manager1|Equal1~8_combout\ & \ADC_Manager1|main_state.waiting_after~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~4_combout\,
	datab => \ADC_Manager1|Equal4~0_combout\,
	datac => \ADC_Manager1|Equal1~8_combout\,
	datad => \ADC_Manager1|main_state.waiting_after~regout\,
	combout => \ADC_Manager1|Selector1~0_combout\);

-- Location: LCCOMB_X21_Y6_N22
\ADC_Manager1|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector1~1_combout\ = ((\ADC_Manager1|Selector1~0_combout\) # ((!\ADC_Manager1|LessThan0~6_combout\ & \ADC_Manager1|main_state.finding_preambule~regout\))) # (!\ADC_Manager1|main_state.read_init_mem~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.read_init_mem~regout\,
	datab => \ADC_Manager1|LessThan0~6_combout\,
	datac => \ADC_Manager1|main_state.finding_preambule~regout\,
	datad => \ADC_Manager1|Selector1~0_combout\,
	combout => \ADC_Manager1|Selector1~1_combout\);

-- Location: LCFF_X21_Y6_N23
\ADC_Manager1|main_state.finding_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_preambule~regout\);

-- Location: LCCOMB_X25_Y6_N14
\ADC_Manager1|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector2~2_combout\ = (!\ADC_Manager1|Selector4~1_combout\ & ((\ADC_Manager1|Selector2~1_combout\) # ((\ADC_Manager1|main_state.finding_preambule~regout\ & \ADC_Manager1|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Selector2~1_combout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|LessThan0~6_combout\,
	datad => \ADC_Manager1|Selector4~1_combout\,
	combout => \ADC_Manager1|Selector2~2_combout\);

-- Location: LCFF_X25_Y6_N15
\ADC_Manager1|main_state.waiting_preambule\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_preambule~regout\);

-- Location: LCFF_X26_Y7_N1
\ADC_Manager1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[0]~32_combout\,
	sdata => \ADC_Manager1|Selector86~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(0));

-- Location: LCCOMB_X26_Y7_N2
\ADC_Manager1|counter[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[1]~34_combout\ = (\ADC_Manager1|counter\(1) & (!\ADC_Manager1|counter[0]~33\)) # (!\ADC_Manager1|counter\(1) & ((\ADC_Manager1|counter[0]~33\) # (GND)))
-- \ADC_Manager1|counter[1]~35\ = CARRY((!\ADC_Manager1|counter[0]~33\) # (!\ADC_Manager1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(1),
	datad => VCC,
	cin => \ADC_Manager1|counter[0]~33\,
	combout => \ADC_Manager1|counter[1]~34_combout\,
	cout => \ADC_Manager1|counter[1]~35\);

-- Location: LCCOMB_X25_Y7_N20
\ADC_Manager1|Selector85~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector85~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Selector85~0_combout\);

-- Location: LCFF_X26_Y7_N3
\ADC_Manager1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[1]~34_combout\,
	sdata => \ADC_Manager1|Selector85~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(1));

-- Location: LCCOMB_X26_Y7_N4
\ADC_Manager1|counter[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[2]~36_combout\ = (\ADC_Manager1|counter\(2) & (\ADC_Manager1|counter[1]~35\ $ (GND))) # (!\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter[1]~35\ & VCC))
-- \ADC_Manager1|counter[2]~37\ = CARRY((\ADC_Manager1|counter\(2) & !\ADC_Manager1|counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(2),
	datad => VCC,
	cin => \ADC_Manager1|counter[1]~35\,
	combout => \ADC_Manager1|counter[2]~36_combout\,
	cout => \ADC_Manager1|counter[2]~37\);

-- Location: LCCOMB_X25_Y7_N6
\ADC_Manager1|Selector84~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector84~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(2),
	combout => \ADC_Manager1|Selector84~0_combout\);

-- Location: LCFF_X26_Y7_N5
\ADC_Manager1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[2]~36_combout\,
	sdata => \ADC_Manager1|Selector84~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(2));

-- Location: LCCOMB_X25_Y7_N28
\ADC_Manager1|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~0_combout\ = (\ADC_Manager1|counter\(3) & (\ADC_Manager1|counter\(2) & (!\ADC_Manager1|counter\(0) & \ADC_Manager1|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(3),
	datab => \ADC_Manager1|counter\(2),
	datac => \ADC_Manager1|counter\(0),
	datad => \ADC_Manager1|counter\(1),
	combout => \ADC_Manager1|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y7_N8
\ADC_Manager1|counter[4]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[4]~40_combout\ = (\ADC_Manager1|counter\(4) & (\ADC_Manager1|counter[3]~39\ $ (GND))) # (!\ADC_Manager1|counter\(4) & (!\ADC_Manager1|counter[3]~39\ & VCC))
-- \ADC_Manager1|counter[4]~41\ = CARRY((\ADC_Manager1|counter\(4) & !\ADC_Manager1|counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(4),
	datad => VCC,
	cin => \ADC_Manager1|counter[3]~39\,
	combout => \ADC_Manager1|counter[4]~40_combout\,
	cout => \ADC_Manager1|counter[4]~41\);

-- Location: LCCOMB_X27_Y7_N10
\ADC_Manager1|Selector82~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector82~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(4),
	combout => \ADC_Manager1|Selector82~0_combout\);

-- Location: LCFF_X26_Y7_N9
\ADC_Manager1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[4]~40_combout\,
	sdata => \ADC_Manager1|Selector82~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(4));

-- Location: LCCOMB_X26_Y7_N10
\ADC_Manager1|counter[5]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[5]~42_combout\ = (\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter[4]~41\)) # (!\ADC_Manager1|counter\(5) & ((\ADC_Manager1|counter[4]~41\) # (GND)))
-- \ADC_Manager1|counter[5]~43\ = CARRY((!\ADC_Manager1|counter[4]~41\) # (!\ADC_Manager1|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(5),
	datad => VCC,
	cin => \ADC_Manager1|counter[4]~41\,
	combout => \ADC_Manager1|counter[5]~42_combout\,
	cout => \ADC_Manager1|counter[5]~43\);

-- Location: LCCOMB_X26_Y7_N14
\ADC_Manager1|counter[7]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[7]~46_combout\ = (\ADC_Manager1|counter\(7) & (!\ADC_Manager1|counter[6]~45\)) # (!\ADC_Manager1|counter\(7) & ((\ADC_Manager1|counter[6]~45\) # (GND)))
-- \ADC_Manager1|counter[7]~47\ = CARRY((!\ADC_Manager1|counter[6]~45\) # (!\ADC_Manager1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(7),
	datad => VCC,
	cin => \ADC_Manager1|counter[6]~45\,
	combout => \ADC_Manager1|counter[7]~46_combout\,
	cout => \ADC_Manager1|counter[7]~47\);

-- Location: LCCOMB_X27_Y7_N8
\ADC_Manager1|Selector79~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector79~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(7),
	combout => \ADC_Manager1|Selector79~0_combout\);

-- Location: LCFF_X26_Y7_N15
\ADC_Manager1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[7]~46_combout\,
	sdata => \ADC_Manager1|Selector79~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(7));

-- Location: LCCOMB_X26_Y7_N16
\ADC_Manager1|counter[8]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[8]~48_combout\ = (\ADC_Manager1|counter\(8) & (\ADC_Manager1|counter[7]~47\ $ (GND))) # (!\ADC_Manager1|counter\(8) & (!\ADC_Manager1|counter[7]~47\ & VCC))
-- \ADC_Manager1|counter[8]~49\ = CARRY((\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(8),
	datad => VCC,
	cin => \ADC_Manager1|counter[7]~47\,
	combout => \ADC_Manager1|counter[8]~48_combout\,
	cout => \ADC_Manager1|counter[8]~49\);

-- Location: LCCOMB_X26_Y7_N18
\ADC_Manager1|counter[9]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[9]~50_combout\ = (\ADC_Manager1|counter\(9) & (!\ADC_Manager1|counter[8]~49\)) # (!\ADC_Manager1|counter\(9) & ((\ADC_Manager1|counter[8]~49\) # (GND)))
-- \ADC_Manager1|counter[9]~51\ = CARRY((!\ADC_Manager1|counter[8]~49\) # (!\ADC_Manager1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(9),
	datad => VCC,
	cin => \ADC_Manager1|counter[8]~49\,
	combout => \ADC_Manager1|counter[9]~50_combout\,
	cout => \ADC_Manager1|counter[9]~51\);

-- Location: LCCOMB_X25_Y7_N18
\ADC_Manager1|Selector77~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector77~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Selector77~0_combout\);

-- Location: LCFF_X26_Y7_N19
\ADC_Manager1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[9]~50_combout\,
	sdata => \ADC_Manager1|Selector77~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(9));

-- Location: LCCOMB_X26_Y7_N20
\ADC_Manager1|counter[10]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[10]~52_combout\ = (\ADC_Manager1|counter\(10) & (\ADC_Manager1|counter[9]~51\ $ (GND))) # (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter[9]~51\ & VCC))
-- \ADC_Manager1|counter[10]~53\ = CARRY((\ADC_Manager1|counter\(10) & !\ADC_Manager1|counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(10),
	datad => VCC,
	cin => \ADC_Manager1|counter[9]~51\,
	combout => \ADC_Manager1|counter[10]~52_combout\,
	cout => \ADC_Manager1|counter[10]~53\);

-- Location: LCCOMB_X25_Y7_N2
\ADC_Manager1|Selector76~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector76~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(10),
	combout => \ADC_Manager1|Selector76~0_combout\);

-- Location: LCFF_X26_Y7_N21
\ADC_Manager1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[10]~52_combout\,
	sdata => \ADC_Manager1|Selector76~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(10));

-- Location: LCCOMB_X25_Y7_N14
\ADC_Manager1|Selector78~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector78~0_combout\ = (\ADC_Manager1|counter\(8) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(8),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector78~0_combout\);

-- Location: LCFF_X26_Y7_N17
\ADC_Manager1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[8]~48_combout\,
	sdata => \ADC_Manager1|Selector78~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(8));

-- Location: LCCOMB_X25_Y7_N16
\ADC_Manager1|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~2_combout\ = (!\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter\(10) & (!\ADC_Manager1|counter\(8) & !\ADC_Manager1|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(11),
	datab => \ADC_Manager1|counter\(10),
	datac => \ADC_Manager1|counter\(8),
	datad => \ADC_Manager1|counter\(9),
	combout => \ADC_Manager1|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y7_N14
\ADC_Manager1|Selector81~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector81~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(5),
	combout => \ADC_Manager1|Selector81~0_combout\);

-- Location: LCFF_X26_Y7_N11
\ADC_Manager1|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[5]~42_combout\,
	sdata => \ADC_Manager1|Selector81~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(5));

-- Location: LCCOMB_X27_Y7_N22
\ADC_Manager1|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~1_combout\ = (!\ADC_Manager1|counter\(6) & (!\ADC_Manager1|counter\(5) & (!\ADC_Manager1|counter\(7) & \ADC_Manager1|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(6),
	datab => \ADC_Manager1|counter\(5),
	datac => \ADC_Manager1|counter\(7),
	datad => \ADC_Manager1|counter\(4),
	combout => \ADC_Manager1|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y7_N12
\ADC_Manager1|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~4_combout\ = (\ADC_Manager1|Equal0~3_combout\ & (\ADC_Manager1|Equal0~0_combout\ & (\ADC_Manager1|Equal0~2_combout\ & \ADC_Manager1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal0~3_combout\,
	datab => \ADC_Manager1|Equal0~0_combout\,
	datac => \ADC_Manager1|Equal0~2_combout\,
	datad => \ADC_Manager1|Equal0~1_combout\,
	combout => \ADC_Manager1|Equal0~4_combout\);

-- Location: LCCOMB_X26_Y7_N22
\ADC_Manager1|counter[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[11]~54_combout\ = (\ADC_Manager1|counter\(11) & (!\ADC_Manager1|counter[10]~53\)) # (!\ADC_Manager1|counter\(11) & ((\ADC_Manager1|counter[10]~53\) # (GND)))
-- \ADC_Manager1|counter[11]~55\ = CARRY((!\ADC_Manager1|counter[10]~53\) # (!\ADC_Manager1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(11),
	datad => VCC,
	cin => \ADC_Manager1|counter[10]~53\,
	combout => \ADC_Manager1|counter[11]~54_combout\,
	cout => \ADC_Manager1|counter[11]~55\);

-- Location: LCCOMB_X25_Y7_N0
\ADC_Manager1|Selector75~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector75~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(11),
	combout => \ADC_Manager1|Selector75~0_combout\);

-- Location: LCFF_X26_Y7_N23
\ADC_Manager1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[11]~54_combout\,
	sdata => \ADC_Manager1|Selector75~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(11));

-- Location: LCCOMB_X26_Y7_N26
\ADC_Manager1|counter[13]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[13]~58_combout\ = (\ADC_Manager1|counter\(13) & (!\ADC_Manager1|counter[12]~57\)) # (!\ADC_Manager1|counter\(13) & ((\ADC_Manager1|counter[12]~57\) # (GND)))
-- \ADC_Manager1|counter[13]~59\ = CARRY((!\ADC_Manager1|counter[12]~57\) # (!\ADC_Manager1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(13),
	datad => VCC,
	cin => \ADC_Manager1|counter[12]~57\,
	combout => \ADC_Manager1|counter[13]~58_combout\,
	cout => \ADC_Manager1|counter[13]~59\);

-- Location: LCCOMB_X25_Y7_N22
\ADC_Manager1|Selector73~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector73~0_combout\ = (\ADC_Manager1|counter\(13) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(13),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector73~0_combout\);

-- Location: LCFF_X26_Y7_N27
\ADC_Manager1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[13]~58_combout\,
	sdata => \ADC_Manager1|Selector73~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(13));

-- Location: LCCOMB_X26_Y7_N28
\ADC_Manager1|counter[14]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[14]~60_combout\ = (\ADC_Manager1|counter\(14) & (\ADC_Manager1|counter[13]~59\ $ (GND))) # (!\ADC_Manager1|counter\(14) & (!\ADC_Manager1|counter[13]~59\ & VCC))
-- \ADC_Manager1|counter[14]~61\ = CARRY((\ADC_Manager1|counter\(14) & !\ADC_Manager1|counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(14),
	datad => VCC,
	cin => \ADC_Manager1|counter[13]~59\,
	combout => \ADC_Manager1|counter[14]~60_combout\,
	cout => \ADC_Manager1|counter[14]~61\);

-- Location: LCCOMB_X25_Y7_N26
\ADC_Manager1|Selector72~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector72~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(14),
	combout => \ADC_Manager1|Selector72~0_combout\);

-- Location: LCFF_X26_Y7_N29
\ADC_Manager1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[14]~60_combout\,
	sdata => \ADC_Manager1|Selector72~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(14));

-- Location: LCCOMB_X26_Y7_N30
\ADC_Manager1|counter[15]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[15]~62_combout\ = (\ADC_Manager1|counter\(15) & (!\ADC_Manager1|counter[14]~61\)) # (!\ADC_Manager1|counter\(15) & ((\ADC_Manager1|counter[14]~61\) # (GND)))
-- \ADC_Manager1|counter[15]~63\ = CARRY((!\ADC_Manager1|counter[14]~61\) # (!\ADC_Manager1|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(15),
	datad => VCC,
	cin => \ADC_Manager1|counter[14]~61\,
	combout => \ADC_Manager1|counter[15]~62_combout\,
	cout => \ADC_Manager1|counter[15]~63\);

-- Location: LCCOMB_X25_Y7_N4
\ADC_Manager1|Selector71~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector71~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(15),
	combout => \ADC_Manager1|Selector71~0_combout\);

-- Location: LCFF_X26_Y7_N31
\ADC_Manager1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[15]~62_combout\,
	sdata => \ADC_Manager1|Selector71~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(15));

-- Location: LCCOMB_X26_Y6_N0
\ADC_Manager1|counter[16]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[16]~64_combout\ = (\ADC_Manager1|counter\(16) & (\ADC_Manager1|counter[15]~63\ $ (GND))) # (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter[15]~63\ & VCC))
-- \ADC_Manager1|counter[16]~65\ = CARRY((\ADC_Manager1|counter\(16) & !\ADC_Manager1|counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(16),
	datad => VCC,
	cin => \ADC_Manager1|counter[15]~63\,
	combout => \ADC_Manager1|counter[16]~64_combout\,
	cout => \ADC_Manager1|counter[16]~65\);

-- Location: LCCOMB_X27_Y7_N20
\ADC_Manager1|Selector70~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector70~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(16),
	combout => \ADC_Manager1|Selector70~0_combout\);

-- Location: LCFF_X26_Y6_N1
\ADC_Manager1|counter[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[16]~64_combout\,
	sdata => \ADC_Manager1|Selector70~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(16));

-- Location: LCCOMB_X26_Y6_N2
\ADC_Manager1|counter[17]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[17]~66_combout\ = (\ADC_Manager1|counter\(17) & (!\ADC_Manager1|counter[16]~65\)) # (!\ADC_Manager1|counter\(17) & ((\ADC_Manager1|counter[16]~65\) # (GND)))
-- \ADC_Manager1|counter[17]~67\ = CARRY((!\ADC_Manager1|counter[16]~65\) # (!\ADC_Manager1|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(17),
	datad => VCC,
	cin => \ADC_Manager1|counter[16]~65\,
	combout => \ADC_Manager1|counter[17]~66_combout\,
	cout => \ADC_Manager1|counter[17]~67\);

-- Location: LCCOMB_X27_Y6_N14
\ADC_Manager1|Selector69~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector69~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(17),
	combout => \ADC_Manager1|Selector69~0_combout\);

-- Location: LCFF_X26_Y6_N3
\ADC_Manager1|counter[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[17]~66_combout\,
	sdata => \ADC_Manager1|Selector69~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(17));

-- Location: LCCOMB_X26_Y6_N4
\ADC_Manager1|counter[18]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[18]~68_combout\ = (\ADC_Manager1|counter\(18) & (\ADC_Manager1|counter[17]~67\ $ (GND))) # (!\ADC_Manager1|counter\(18) & (!\ADC_Manager1|counter[17]~67\ & VCC))
-- \ADC_Manager1|counter[18]~69\ = CARRY((\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(18),
	datad => VCC,
	cin => \ADC_Manager1|counter[17]~67\,
	combout => \ADC_Manager1|counter[18]~68_combout\,
	cout => \ADC_Manager1|counter[18]~69\);

-- Location: LCCOMB_X27_Y6_N18
\ADC_Manager1|Selector68~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector68~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(18),
	combout => \ADC_Manager1|Selector68~0_combout\);

-- Location: LCFF_X26_Y6_N5
\ADC_Manager1|counter[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[18]~68_combout\,
	sdata => \ADC_Manager1|Selector68~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(18));

-- Location: LCCOMB_X26_Y6_N6
\ADC_Manager1|counter[19]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[19]~70_combout\ = (\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter[18]~69\)) # (!\ADC_Manager1|counter\(19) & ((\ADC_Manager1|counter[18]~69\) # (GND)))
-- \ADC_Manager1|counter[19]~71\ = CARRY((!\ADC_Manager1|counter[18]~69\) # (!\ADC_Manager1|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(19),
	datad => VCC,
	cin => \ADC_Manager1|counter[18]~69\,
	combout => \ADC_Manager1|counter[19]~70_combout\,
	cout => \ADC_Manager1|counter[19]~71\);

-- Location: LCCOMB_X26_Y6_N8
\ADC_Manager1|counter[20]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[20]~72_combout\ = (\ADC_Manager1|counter\(20) & (\ADC_Manager1|counter[19]~71\ $ (GND))) # (!\ADC_Manager1|counter\(20) & (!\ADC_Manager1|counter[19]~71\ & VCC))
-- \ADC_Manager1|counter[20]~73\ = CARRY((\ADC_Manager1|counter\(20) & !\ADC_Manager1|counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(20),
	datad => VCC,
	cin => \ADC_Manager1|counter[19]~71\,
	combout => \ADC_Manager1|counter[20]~72_combout\,
	cout => \ADC_Manager1|counter[20]~73\);

-- Location: LCCOMB_X27_Y6_N24
\ADC_Manager1|Selector66~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector66~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Selector66~0_combout\);

-- Location: LCFF_X26_Y6_N9
\ADC_Manager1|counter[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[20]~72_combout\,
	sdata => \ADC_Manager1|Selector66~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(20));

-- Location: LCCOMB_X26_Y6_N14
\ADC_Manager1|counter[23]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[23]~78_combout\ = (\ADC_Manager1|counter\(23) & (!\ADC_Manager1|counter[22]~77\)) # (!\ADC_Manager1|counter\(23) & ((\ADC_Manager1|counter[22]~77\) # (GND)))
-- \ADC_Manager1|counter[23]~79\ = CARRY((!\ADC_Manager1|counter[22]~77\) # (!\ADC_Manager1|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(23),
	datad => VCC,
	cin => \ADC_Manager1|counter[22]~77\,
	combout => \ADC_Manager1|counter[23]~78_combout\,
	cout => \ADC_Manager1|counter[23]~79\);

-- Location: LCCOMB_X27_Y6_N26
\ADC_Manager1|Selector63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector63~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(23),
	combout => \ADC_Manager1|Selector63~0_combout\);

-- Location: LCFF_X26_Y6_N15
\ADC_Manager1|counter[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[23]~78_combout\,
	sdata => \ADC_Manager1|Selector63~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(23));

-- Location: LCCOMB_X26_Y6_N16
\ADC_Manager1|counter[24]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[24]~80_combout\ = (\ADC_Manager1|counter\(24) & (\ADC_Manager1|counter[23]~79\ $ (GND))) # (!\ADC_Manager1|counter\(24) & (!\ADC_Manager1|counter[23]~79\ & VCC))
-- \ADC_Manager1|counter[24]~81\ = CARRY((\ADC_Manager1|counter\(24) & !\ADC_Manager1|counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(24),
	datad => VCC,
	cin => \ADC_Manager1|counter[23]~79\,
	combout => \ADC_Manager1|counter[24]~80_combout\,
	cout => \ADC_Manager1|counter[24]~81\);

-- Location: LCCOMB_X26_Y6_N18
\ADC_Manager1|counter[25]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[25]~82_combout\ = (\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter[24]~81\)) # (!\ADC_Manager1|counter\(25) & ((\ADC_Manager1|counter[24]~81\) # (GND)))
-- \ADC_Manager1|counter[25]~83\ = CARRY((!\ADC_Manager1|counter[24]~81\) # (!\ADC_Manager1|counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(25),
	datad => VCC,
	cin => \ADC_Manager1|counter[24]~81\,
	combout => \ADC_Manager1|counter[25]~82_combout\,
	cout => \ADC_Manager1|counter[25]~83\);

-- Location: LCCOMB_X27_Y6_N10
\ADC_Manager1|Selector61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector61~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(25),
	combout => \ADC_Manager1|Selector61~0_combout\);

-- Location: LCFF_X26_Y6_N19
\ADC_Manager1|counter[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[25]~82_combout\,
	sdata => \ADC_Manager1|Selector61~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(25));

-- Location: LCCOMB_X26_Y6_N20
\ADC_Manager1|counter[26]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[26]~84_combout\ = (\ADC_Manager1|counter\(26) & (\ADC_Manager1|counter[25]~83\ $ (GND))) # (!\ADC_Manager1|counter\(26) & (!\ADC_Manager1|counter[25]~83\ & VCC))
-- \ADC_Manager1|counter[26]~85\ = CARRY((\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(26),
	datad => VCC,
	cin => \ADC_Manager1|counter[25]~83\,
	combout => \ADC_Manager1|counter[26]~84_combout\,
	cout => \ADC_Manager1|counter[26]~85\);

-- Location: LCCOMB_X26_Y6_N22
\ADC_Manager1|counter[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[27]~86_combout\ = (\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter[26]~85\)) # (!\ADC_Manager1|counter\(27) & ((\ADC_Manager1|counter[26]~85\) # (GND)))
-- \ADC_Manager1|counter[27]~87\ = CARRY((!\ADC_Manager1|counter[26]~85\) # (!\ADC_Manager1|counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(27),
	datad => VCC,
	cin => \ADC_Manager1|counter[26]~85\,
	combout => \ADC_Manager1|counter[27]~86_combout\,
	cout => \ADC_Manager1|counter[27]~87\);

-- Location: LCCOMB_X25_Y6_N30
\ADC_Manager1|Selector59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector59~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(27),
	combout => \ADC_Manager1|Selector59~0_combout\);

-- Location: LCFF_X26_Y6_N23
\ADC_Manager1|counter[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[27]~86_combout\,
	sdata => \ADC_Manager1|Selector59~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(27));

-- Location: LCCOMB_X26_Y6_N24
\ADC_Manager1|counter[28]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[28]~88_combout\ = (\ADC_Manager1|counter\(28) & (\ADC_Manager1|counter[27]~87\ $ (GND))) # (!\ADC_Manager1|counter\(28) & (!\ADC_Manager1|counter[27]~87\ & VCC))
-- \ADC_Manager1|counter[28]~89\ = CARRY((\ADC_Manager1|counter\(28) & !\ADC_Manager1|counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(28),
	datad => VCC,
	cin => \ADC_Manager1|counter[27]~87\,
	combout => \ADC_Manager1|counter[28]~88_combout\,
	cout => \ADC_Manager1|counter[28]~89\);

-- Location: LCCOMB_X27_Y6_N16
\ADC_Manager1|Selector58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector58~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(28),
	combout => \ADC_Manager1|Selector58~0_combout\);

-- Location: LCFF_X26_Y6_N25
\ADC_Manager1|counter[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[28]~88_combout\,
	sdata => \ADC_Manager1|Selector58~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(28));

-- Location: LCCOMB_X27_Y6_N8
\ADC_Manager1|Selector60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector60~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|main_state.waiting_bits~regout\,
	datac => \ADC_Manager1|counter\(26),
	combout => \ADC_Manager1|Selector60~0_combout\);

-- Location: LCFF_X26_Y6_N21
\ADC_Manager1|counter[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[26]~84_combout\,
	sdata => \ADC_Manager1|Selector60~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(26));

-- Location: LCCOMB_X27_Y6_N12
\ADC_Manager1|Selector62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector62~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(24),
	combout => \ADC_Manager1|Selector62~0_combout\);

-- Location: LCFF_X26_Y6_N17
\ADC_Manager1|counter[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[24]~80_combout\,
	sdata => \ADC_Manager1|Selector62~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(24));

-- Location: LCCOMB_X27_Y6_N4
\ADC_Manager1|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~8_combout\ = (!\ADC_Manager1|counter\(27) & (!\ADC_Manager1|counter\(25) & (!\ADC_Manager1|counter\(26) & !\ADC_Manager1|counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(27),
	datab => \ADC_Manager1|counter\(25),
	datac => \ADC_Manager1|counter\(26),
	datad => \ADC_Manager1|counter\(24),
	combout => \ADC_Manager1|Equal0~8_combout\);

-- Location: LCCOMB_X26_Y6_N26
\ADC_Manager1|counter[29]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|counter[29]~90_combout\ = (\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter[28]~89\)) # (!\ADC_Manager1|counter\(29) & ((\ADC_Manager1|counter[28]~89\) # (GND)))
-- \ADC_Manager1|counter[29]~91\ = CARRY((!\ADC_Manager1|counter[28]~89\) # (!\ADC_Manager1|counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|counter\(29),
	datad => VCC,
	cin => \ADC_Manager1|counter[28]~89\,
	combout => \ADC_Manager1|counter[29]~90_combout\,
	cout => \ADC_Manager1|counter[29]~91\);

-- Location: LCCOMB_X24_Y6_N18
\ADC_Manager1|Selector57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector57~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(29),
	combout => \ADC_Manager1|Selector57~0_combout\);

-- Location: LCFF_X26_Y6_N27
\ADC_Manager1|counter[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[29]~90_combout\,
	sdata => \ADC_Manager1|Selector57~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(29));

-- Location: LCCOMB_X27_Y6_N0
\ADC_Manager1|Selector56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector56~0_combout\ = (!\ADC_Manager1|main_state.waiting_bits~regout\ & \ADC_Manager1|counter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|counter\(30),
	combout => \ADC_Manager1|Selector56~0_combout\);

-- Location: LCFF_X26_Y6_N29
\ADC_Manager1|counter[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[30]~92_combout\,
	sdata => \ADC_Manager1|Selector56~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(30));

-- Location: LCCOMB_X27_Y7_N12
\ADC_Manager1|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~9_combout\ = (!\ADC_Manager1|counter\(31) & !\ADC_Manager1|counter\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(31),
	datad => \ADC_Manager1|counter\(30),
	combout => \ADC_Manager1|Equal0~9_combout\);

-- Location: LCCOMB_X27_Y6_N6
\ADC_Manager1|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~10_combout\ = (!\ADC_Manager1|counter\(29) & (!\ADC_Manager1|counter\(28) & (\ADC_Manager1|Equal0~8_combout\ & \ADC_Manager1|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(29),
	datab => \ADC_Manager1|counter\(28),
	datac => \ADC_Manager1|Equal0~8_combout\,
	datad => \ADC_Manager1|Equal0~9_combout\,
	combout => \ADC_Manager1|Equal0~10_combout\);

-- Location: LCCOMB_X27_Y6_N30
\ADC_Manager1|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~6_combout\ = (!\ADC_Manager1|counter\(21) & !\ADC_Manager1|counter\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(21),
	datad => \ADC_Manager1|counter\(20),
	combout => \ADC_Manager1|Equal0~6_combout\);

-- Location: LCCOMB_X27_Y7_N18
\ADC_Manager1|Selector67~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector67~0_combout\ = (\ADC_Manager1|counter\(19) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|counter\(19),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector67~0_combout\);

-- Location: LCFF_X26_Y6_N7
\ADC_Manager1|counter[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \ADC_Manager1|counter[19]~70_combout\,
	sdata => \ADC_Manager1|Selector67~0_combout\,
	sload => \ADC_Manager1|ALT_INV_main_state.waiting_preambule~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|counter\(19));

-- Location: LCCOMB_X27_Y6_N20
\ADC_Manager1|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~5_combout\ = (!\ADC_Manager1|counter\(16) & (!\ADC_Manager1|counter\(19) & (!\ADC_Manager1|counter\(18) & !\ADC_Manager1|counter\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(16),
	datab => \ADC_Manager1|counter\(19),
	datac => \ADC_Manager1|counter\(18),
	datad => \ADC_Manager1|counter\(17),
	combout => \ADC_Manager1|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y6_N22
\ADC_Manager1|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Equal0~7_combout\ = (!\ADC_Manager1|counter\(22) & (\ADC_Manager1|Equal0~6_combout\ & (\ADC_Manager1|Equal0~5_combout\ & !\ADC_Manager1|counter\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|counter\(22),
	datab => \ADC_Manager1|Equal0~6_combout\,
	datac => \ADC_Manager1|Equal0~5_combout\,
	datad => \ADC_Manager1|counter\(23),
	combout => \ADC_Manager1|Equal0~7_combout\);

-- Location: LCCOMB_X25_Y6_N22
\ADC_Manager1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~0_combout\ = (\ADC_Manager1|main_state.waiting_preambule~regout\ & (\ADC_Manager1|Equal0~4_combout\ & (\ADC_Manager1|Equal0~10_combout\ & \ADC_Manager1|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.waiting_preambule~regout\,
	datab => \ADC_Manager1|Equal0~4_combout\,
	datac => \ADC_Manager1|Equal0~10_combout\,
	datad => \ADC_Manager1|Equal0~7_combout\,
	combout => \ADC_Manager1|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y12_N0
\ADC_Manager1|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~1_combout\ = (\ADC_Manager1|data_counts[12]~32_combout\ & ((!\ADC_Manager1|Equal2~9_combout\) # (!\ADC_Manager1|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_counts[12]~32_combout\,
	datac => \ADC_Manager1|Equal2~4_combout\,
	datad => \ADC_Manager1|Equal2~9_combout\,
	combout => \ADC_Manager1|Selector3~1_combout\);

-- Location: LCCOMB_X25_Y6_N0
\ADC_Manager1|Selector3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector3~2_combout\ = (\ADC_Manager1|Selector3~0_combout\) # ((\ADC_Manager1|Selector3~1_combout\) # ((!\ADC_Manager1|Equal1~10_combout\ & \ADC_Manager1|main_state.waiting_bits~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|Equal1~10_combout\,
	datab => \ADC_Manager1|Selector3~0_combout\,
	datac => \ADC_Manager1|main_state.waiting_bits~regout\,
	datad => \ADC_Manager1|Selector3~1_combout\,
	combout => \ADC_Manager1|Selector3~2_combout\);

-- Location: LCFF_X25_Y6_N1
\ADC_Manager1|main_state.waiting_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.waiting_bits~regout\);

-- Location: LCCOMB_X24_Y7_N0
\ADC_Manager1|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector22~0_combout\ = (\ADC_Manager1|c_short_func_input_index\(0) & !\ADC_Manager1|main_state.waiting_bits~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADC_Manager1|c_short_func_input_index\(0),
	datad => \ADC_Manager1|main_state.waiting_bits~regout\,
	combout => \ADC_Manager1|Selector22~0_combout\);

-- Location: LCCOMB_X24_Y7_N24
\ADC_Manager1|c_short_func_input_index[0]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\ = !\ADC_Manager1|c_short_func_input_index\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\);

-- Location: LCFF_X24_Y7_N1
\ADC_Manager1|c_short_func_input_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector22~0_combout\,
	sdata => \ADC_Manager1|c_short_func_input_index[0]~_wirecell_combout\,
	sload => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_short_func_input_index\(0));

-- Location: LCCOMB_X21_Y6_N24
\ADC_Manager1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector4~2_combout\ = (\ADC_Manager1|Selector4~1_combout\) # ((\ADC_Manager1|main_state.finding_bits~regout\ & ((!\ADC_Manager1|c_short_func_input_index\(0)) # (!\ADC_Manager1|c_short_func_input_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_short_func_input_index\(3),
	datab => \ADC_Manager1|c_short_func_input_index\(0),
	datac => \ADC_Manager1|main_state.finding_bits~regout\,
	datad => \ADC_Manager1|Selector4~1_combout\,
	combout => \ADC_Manager1|Selector4~2_combout\);

-- Location: LCFF_X21_Y6_N25
\ADC_Manager1|main_state.finding_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.finding_bits~regout\);

-- Location: LCFF_X18_Y12_N31
\adc_ram_shifter_1|last_stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \ADC_Manager1|main_state.finding_bits~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|last_stop~regout\);

-- Location: LCFF_X14_Y9_N7
\adc_ram_shifter_1|temp_shift[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	sdata => \adc_ram_shifter_1|temp_shift\(0),
	sload => VCC,
	ena => \ADC_Manager1|main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|temp_shift\(8));

-- Location: LCCOMB_X14_Y9_N0
\adc_ram_shifter_1|data~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \adc_ram_shifter_1|data~248_combout\ = (\adc_ram_shifter_1|last_stop~regout\ & ((\adc_ram_shifter_1|temp_shift\(8)))) # (!\adc_ram_shifter_1|last_stop~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ram1|altsyncram_component|auto_generated|q_a\(8),
	datac => \adc_ram_shifter_1|last_stop~regout\,
	datad => \adc_ram_shifter_1|temp_shift\(8),
	combout => \adc_ram_shifter_1|data~248_combout\);

-- Location: LCFF_X14_Y9_N1
\adc_ram_shifter_1|data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock_divider1|clock_out~clkctrl_outclk\,
	datain => \adc_ram_shifter_1|data~248_combout\,
	ena => \ADC_Manager1|ALT_INV_main_state.finding_bits~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \adc_ram_shifter_1|data\(16));

-- Location: LCCOMB_X15_Y10_N30
\corr_long|input_adc_5[40]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \corr_long|input_adc_5[40]~80_combout\ = (\corr_long|f~regout\ & ((\ram1|altsyncram_component|auto_generated|q_b\(112)))) # (!\corr_long|f~regout\ & (\ram1|altsyncram_component|auto_generated|q_a\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \corr_long|f~regout\,
	datab => \ram1|altsyncram_component|auto_generated|q_a\(40),
	datad => \ram1|altsyncram_component|auto_generated|q_b\(112),
	combout => \corr_long|input_adc_5[40]~80_combout\);

-- Location: LCFF_X17_Y10_N19
\corr_long|gate5|output[11]_OTERM123_OTERM341_NEW_REG844\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|gate5|Mult5|auto_generated|mac_out2~DATAOUT11\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|gate5|output[11]_OTERM123_OTERM341_OTERM845\);

-- Location: LCFF_X8_Y5_N3
\corr_long|output_56[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \corr_long|output_56[11]~62_combout\,
	sclr => \ADC_Manager1|c_en~combout\,
	ena => \corr_long|f_output[3]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|output_56\(11));

-- Location: LCFF_X8_Y8_N23
\corr_long|f_output[11]_NEW_REG2516\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|Add0~22_combout\,
	sclr => \corr_long|f_output[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \corr_long|f_output[11]_OTERM2517\);

-- Location: LCCOMB_X24_Y7_N18
\ADC_Manager1|c_01_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[11]~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (!\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_01_value[11]~0_combout\);

-- Location: LCFF_X9_Y10_N1
\ADC_Manager1|c_01_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[11]~42_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(11));

-- Location: LCCOMB_X24_Y7_N30
\ADC_Manager1|c_10_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[11]~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) & (\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_10_value[11]~0_combout\);

-- Location: LCFF_X9_Y11_N1
\ADC_Manager1|c_10_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[10]~40_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(10));

-- Location: LCFF_X9_Y10_N19
\ADC_Manager1|c_01_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[9]~38_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(9));

-- Location: LCFF_X8_Y12_N19
\ADC_Manager1|c_10_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[8]~36_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(8));

-- Location: LCFF_X8_Y12_N17
\ADC_Manager1|c_10_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[7]~34_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(7));

-- Location: LCFF_X8_Y12_N3
\ADC_Manager1|c_10_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[6]~32_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(6));

-- Location: LCFF_X8_Y12_N13
\ADC_Manager1|c_10_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[5]~30_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(5));

-- Location: LCCOMB_X9_Y10_N24
\ADC_Manager1|c_01_value[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[4]~feeder_combout\ = \corr_long|f_output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[4]~28_combout\,
	combout => \ADC_Manager1|c_01_value[4]~feeder_combout\);

-- Location: LCFF_X9_Y10_N25
\ADC_Manager1|c_01_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[4]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(4));

-- Location: LCCOMB_X9_Y10_N26
\ADC_Manager1|c_01_value[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[3]~feeder_combout\ = \corr_long|f_output[3]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[3]~26_combout\,
	combout => \ADC_Manager1|c_01_value[3]~feeder_combout\);

-- Location: LCFF_X9_Y10_N27
\ADC_Manager1|c_01_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[3]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(3));

-- Location: LCFF_X8_Y10_N31
\ADC_Manager1|c_01_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[2]~24_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(2));

-- Location: LCFF_X8_Y12_N5
\ADC_Manager1|c_10_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[1]~22_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(1));

-- Location: LCFF_X9_Y12_N1
\ADC_Manager1|c_10_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[0]~20_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(0));

-- Location: LCCOMB_X7_Y11_N0
\ADC_Manager1|LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan1~1_cout\);

-- Location: LCCOMB_X7_Y11_N2
\ADC_Manager1|LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan1~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_10_value\(1)) # (!\ADC_Manager1|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~1_cout\,
	cout => \ADC_Manager1|LessThan1~3_cout\);

-- Location: LCCOMB_X7_Y11_N4
\ADC_Manager1|LessThan1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan1~3_cout\)) # (!\ADC_Manager1|c_10_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan1~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~3_cout\,
	cout => \ADC_Manager1|LessThan1~5_cout\);

-- Location: LCCOMB_X7_Y11_N6
\ADC_Manager1|LessThan1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~7_cout\ = CARRY((\ADC_Manager1|c_10_value\(3) & ((!\ADC_Manager1|LessThan1~5_cout\) # (!\ADC_Manager1|c_01_value\(3)))) # (!\ADC_Manager1|c_10_value\(3) & (!\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~5_cout\,
	cout => \ADC_Manager1|LessThan1~7_cout\);

-- Location: LCCOMB_X7_Y11_N8
\ADC_Manager1|LessThan1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & (\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan1~7_cout\)) # (!\ADC_Manager1|c_10_value\(4) & ((\ADC_Manager1|c_01_value\(4)) # (!\ADC_Manager1|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~7_cout\,
	cout => \ADC_Manager1|LessThan1~9_cout\);

-- Location: LCCOMB_X7_Y11_N10
\ADC_Manager1|LessThan1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan1~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_10_value\(5)) # (!\ADC_Manager1|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~9_cout\,
	cout => \ADC_Manager1|LessThan1~11_cout\);

-- Location: LCCOMB_X7_Y11_N12
\ADC_Manager1|LessThan1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan1~11_cout\) # (!\ADC_Manager1|c_10_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~11_cout\,
	cout => \ADC_Manager1|LessThan1~13_cout\);

-- Location: LCCOMB_X7_Y11_N14
\ADC_Manager1|LessThan1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan1~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_10_value\(7)) # (!\ADC_Manager1|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~13_cout\,
	cout => \ADC_Manager1|LessThan1~15_cout\);

-- Location: LCCOMB_X7_Y11_N16
\ADC_Manager1|LessThan1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & ((!\ADC_Manager1|LessThan1~15_cout\) # (!\ADC_Manager1|c_10_value\(8)))) # (!\ADC_Manager1|c_01_value\(8) & (!\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~15_cout\,
	cout => \ADC_Manager1|LessThan1~17_cout\);

-- Location: LCCOMB_X7_Y11_N18
\ADC_Manager1|LessThan1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & ((!\ADC_Manager1|LessThan1~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_10_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~17_cout\,
	cout => \ADC_Manager1|LessThan1~19_cout\);

-- Location: LCCOMB_X7_Y11_N20
\ADC_Manager1|LessThan1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan1~19_cout\) # (!\ADC_Manager1|c_10_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan1~19_cout\,
	cout => \ADC_Manager1|LessThan1~21_cout\);

-- Location: LCCOMB_X7_Y11_N22
\ADC_Manager1|LessThan1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan1~22_combout\ = (\ADC_Manager1|c_10_value\(11) & (\ADC_Manager1|LessThan1~21_cout\ & \ADC_Manager1|c_01_value\(11))) # (!\ADC_Manager1|c_10_value\(11) & ((\ADC_Manager1|LessThan1~21_cout\) # (\ADC_Manager1|c_01_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(11),
	datad => \ADC_Manager1|c_01_value\(11),
	cin => \ADC_Manager1|LessThan1~21_cout\,
	combout => \ADC_Manager1|LessThan1~22_combout\);

-- Location: LCCOMB_X24_Y7_N16
\ADC_Manager1|c_00_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[11]~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(3) & !\ADC_Manager1|c_short_func_input_index\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datac => \ADC_Manager1|c_short_func_input_index\(3),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_00_value[11]~0_combout\);

-- Location: LCFF_X9_Y12_N23
\ADC_Manager1|c_00_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[11]~42_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(11));

-- Location: LCFF_X9_Y10_N21
\ADC_Manager1|c_01_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[10]~40_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(10));

-- Location: LCFF_X9_Y12_N19
\ADC_Manager1|c_00_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[9]~38_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(9));

-- Location: LCFF_X9_Y10_N17
\ADC_Manager1|c_01_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[8]~36_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(8));

-- Location: LCFF_X9_Y10_N15
\ADC_Manager1|c_01_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[7]~34_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(7));

-- Location: LCFF_X9_Y12_N13
\ADC_Manager1|c_00_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[6]~32_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(6));

-- Location: LCFF_X9_Y12_N11
\ADC_Manager1|c_00_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[5]~30_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(5));

-- Location: LCFF_X9_Y12_N7
\ADC_Manager1|c_00_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[3]~26_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(3));

-- Location: LCFF_X9_Y12_N3
\ADC_Manager1|c_00_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[1]~22_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(1));

-- Location: LCCOMB_X9_Y13_N0
\ADC_Manager1|c_00_value[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_00_value[0]~feeder_combout\ = \corr_long|f_output[0]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[0]~20_combout\,
	combout => \ADC_Manager1|c_00_value[0]~feeder_combout\);

-- Location: LCFF_X9_Y13_N1
\ADC_Manager1|c_00_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_00_value[0]~feeder_combout\,
	ena => \ADC_Manager1|c_00_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_00_value\(0));

-- Location: LCCOMB_X6_Y11_N0
\ADC_Manager1|LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~1_cout\ = CARRY((\ADC_Manager1|c_01_value\(0) & !\ADC_Manager1|c_00_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(0),
	datab => \ADC_Manager1|c_00_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan2~1_cout\);

-- Location: LCCOMB_X6_Y11_N2
\ADC_Manager1|LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_00_value\(1) & !\ADC_Manager1|LessThan2~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_00_value\(1)) # (!\ADC_Manager1|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_00_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~1_cout\,
	cout => \ADC_Manager1|LessThan2~3_cout\);

-- Location: LCCOMB_X6_Y11_N4
\ADC_Manager1|LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~5_cout\ = CARRY((\ADC_Manager1|c_00_value\(2) & (\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan2~3_cout\)) # (!\ADC_Manager1|c_00_value\(2) & ((\ADC_Manager1|c_01_value\(2)) # (!\ADC_Manager1|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~3_cout\,
	cout => \ADC_Manager1|LessThan2~5_cout\);

-- Location: LCCOMB_X6_Y11_N6
\ADC_Manager1|LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & (\ADC_Manager1|c_00_value\(3) & !\ADC_Manager1|LessThan2~5_cout\)) # (!\ADC_Manager1|c_01_value\(3) & ((\ADC_Manager1|c_00_value\(3)) # (!\ADC_Manager1|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_00_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~5_cout\,
	cout => \ADC_Manager1|LessThan2~7_cout\);

-- Location: LCCOMB_X6_Y11_N8
\ADC_Manager1|LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~9_cout\ = CARRY((\ADC_Manager1|c_00_value\(4) & (\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan2~7_cout\)) # (!\ADC_Manager1|c_00_value\(4) & ((\ADC_Manager1|c_01_value\(4)) # (!\ADC_Manager1|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~7_cout\,
	cout => \ADC_Manager1|LessThan2~9_cout\);

-- Location: LCCOMB_X6_Y11_N10
\ADC_Manager1|LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & (\ADC_Manager1|c_00_value\(5) & !\ADC_Manager1|LessThan2~9_cout\)) # (!\ADC_Manager1|c_01_value\(5) & ((\ADC_Manager1|c_00_value\(5)) # (!\ADC_Manager1|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_00_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~9_cout\,
	cout => \ADC_Manager1|LessThan2~11_cout\);

-- Location: LCCOMB_X6_Y11_N12
\ADC_Manager1|LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan2~11_cout\) # (!\ADC_Manager1|c_00_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_00_value\(6) & !\ADC_Manager1|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_00_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~11_cout\,
	cout => \ADC_Manager1|LessThan2~13_cout\);

-- Location: LCCOMB_X6_Y11_N14
\ADC_Manager1|LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~15_cout\ = CARRY((\ADC_Manager1|c_00_value\(7) & ((!\ADC_Manager1|LessThan2~13_cout\) # (!\ADC_Manager1|c_01_value\(7)))) # (!\ADC_Manager1|c_00_value\(7) & (!\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~13_cout\,
	cout => \ADC_Manager1|LessThan2~15_cout\);

-- Location: LCCOMB_X6_Y11_N16
\ADC_Manager1|LessThan2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~17_cout\ = CARRY((\ADC_Manager1|c_00_value\(8) & (\ADC_Manager1|c_01_value\(8) & !\ADC_Manager1|LessThan2~15_cout\)) # (!\ADC_Manager1|c_00_value\(8) & ((\ADC_Manager1|c_01_value\(8)) # (!\ADC_Manager1|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(8),
	datab => \ADC_Manager1|c_01_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~15_cout\,
	cout => \ADC_Manager1|LessThan2~17_cout\);

-- Location: LCCOMB_X6_Y11_N18
\ADC_Manager1|LessThan2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~19_cout\ = CARRY((\ADC_Manager1|c_01_value\(9) & (\ADC_Manager1|c_00_value\(9) & !\ADC_Manager1|LessThan2~17_cout\)) # (!\ADC_Manager1|c_01_value\(9) & ((\ADC_Manager1|c_00_value\(9)) # (!\ADC_Manager1|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_00_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~17_cout\,
	cout => \ADC_Manager1|LessThan2~19_cout\);

-- Location: LCCOMB_X6_Y11_N20
\ADC_Manager1|LessThan2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~21_cout\ = CARRY((\ADC_Manager1|c_00_value\(10) & (\ADC_Manager1|c_01_value\(10) & !\ADC_Manager1|LessThan2~19_cout\)) # (!\ADC_Manager1|c_00_value\(10) & ((\ADC_Manager1|c_01_value\(10)) # (!\ADC_Manager1|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_00_value\(10),
	datab => \ADC_Manager1|c_01_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan2~19_cout\,
	cout => \ADC_Manager1|LessThan2~21_cout\);

-- Location: LCCOMB_X6_Y11_N22
\ADC_Manager1|LessThan2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan2~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan2~21_cout\) # (!\ADC_Manager1|c_00_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan2~21_cout\ & !\ADC_Manager1|c_00_value\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_00_value\(11),
	cin => \ADC_Manager1|LessThan2~21_cout\,
	combout => \ADC_Manager1|LessThan2~22_combout\);

-- Location: LCCOMB_X24_Y7_N12
\ADC_Manager1|c_11_value[11]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[11]~0_combout\ = (\ADC_Manager1|main_state.finding_bits~regout\ & (\ADC_Manager1|c_short_func_input_index\(2) & (!\ADC_Manager1|c_short_func_input_index\(1) & !\ADC_Manager1|c_short_func_input_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.finding_bits~regout\,
	datab => \ADC_Manager1|c_short_func_input_index\(2),
	datac => \ADC_Manager1|c_short_func_input_index\(1),
	datad => \ADC_Manager1|c_short_func_input_index\(0),
	combout => \ADC_Manager1|c_11_value[11]~0_combout\);

-- Location: LCFF_X8_Y12_N25
\ADC_Manager1|c_11_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[11]~42_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(11));

-- Location: LCFF_X8_Y10_N27
\ADC_Manager1|c_11_value[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[10]~40_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(10));

-- Location: LCFF_X8_Y10_N23
\ADC_Manager1|c_11_value[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[8]~36_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(8));

-- Location: LCFF_X8_Y10_N21
\ADC_Manager1|c_11_value[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[7]~34_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(7));

-- Location: LCFF_X8_Y12_N15
\ADC_Manager1|c_11_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[6]~32_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(6));

-- Location: LCCOMB_X9_Y10_N30
\ADC_Manager1|c_01_value[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_01_value[5]~feeder_combout\ = \corr_long|f_output[5]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[5]~30_combout\,
	combout => \ADC_Manager1|c_01_value[5]~feeder_combout\);

-- Location: LCFF_X9_Y10_N31
\ADC_Manager1|c_01_value[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_01_value[5]~feeder_combout\,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(5));

-- Location: LCCOMB_X8_Y12_N26
\ADC_Manager1|c_11_value[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[4]~feeder_combout\ = \corr_long|f_output[4]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[4]~28_combout\,
	combout => \ADC_Manager1|c_11_value[4]~feeder_combout\);

-- Location: LCFF_X8_Y12_N27
\ADC_Manager1|c_11_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[4]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(4));

-- Location: LCCOMB_X8_Y12_N0
\ADC_Manager1|c_11_value[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[2]~feeder_combout\ = \corr_long|f_output[2]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[2]~24_combout\,
	combout => \ADC_Manager1|c_11_value[2]~feeder_combout\);

-- Location: LCFF_X8_Y12_N1
\ADC_Manager1|c_11_value[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[2]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(2));

-- Location: LCCOMB_X8_Y10_N2
\ADC_Manager1|c_11_value[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_11_value[1]~feeder_combout\ = \corr_long|f_output[1]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[1]~22_combout\,
	combout => \ADC_Manager1|c_11_value[1]~feeder_combout\);

-- Location: LCFF_X8_Y10_N3
\ADC_Manager1|c_11_value[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_11_value[1]~feeder_combout\,
	ena => \ADC_Manager1|c_11_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_11_value\(1));

-- Location: LCFF_X8_Y10_N1
\ADC_Manager1|c_01_value[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[0]~20_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(0));

-- Location: LCCOMB_X7_Y10_N4
\ADC_Manager1|LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~1_cout\ = CARRY((!\ADC_Manager1|c_11_value\(0) & \ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan3~1_cout\);

-- Location: LCCOMB_X7_Y10_N6
\ADC_Manager1|LessThan3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan3~1_cout\)) # (!\ADC_Manager1|c_01_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan3~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~1_cout\,
	cout => \ADC_Manager1|LessThan3~3_cout\);

-- Location: LCCOMB_X7_Y10_N8
\ADC_Manager1|LessThan3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~5_cout\ = CARRY((\ADC_Manager1|c_01_value\(2) & ((!\ADC_Manager1|LessThan3~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_01_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~3_cout\,
	cout => \ADC_Manager1|LessThan3~5_cout\);

-- Location: LCCOMB_X7_Y10_N10
\ADC_Manager1|LessThan3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan3~5_cout\) # (!\ADC_Manager1|c_01_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_01_value\(3) & !\ADC_Manager1|LessThan3~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_01_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~5_cout\,
	cout => \ADC_Manager1|LessThan3~7_cout\);

-- Location: LCCOMB_X7_Y10_N12
\ADC_Manager1|LessThan3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~9_cout\ = CARRY((\ADC_Manager1|c_01_value\(4) & ((!\ADC_Manager1|LessThan3~7_cout\) # (!\ADC_Manager1|c_11_value\(4)))) # (!\ADC_Manager1|c_01_value\(4) & (!\ADC_Manager1|c_11_value\(4) & !\ADC_Manager1|LessThan3~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(4),
	datab => \ADC_Manager1|c_11_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~7_cout\,
	cout => \ADC_Manager1|LessThan3~9_cout\);

-- Location: LCCOMB_X7_Y10_N14
\ADC_Manager1|LessThan3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan3~9_cout\) # (!\ADC_Manager1|c_01_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_01_value\(5) & !\ADC_Manager1|LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_01_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~9_cout\,
	cout => \ADC_Manager1|LessThan3~11_cout\);

-- Location: LCCOMB_X7_Y10_N16
\ADC_Manager1|LessThan3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~13_cout\ = CARRY((\ADC_Manager1|c_01_value\(6) & ((!\ADC_Manager1|LessThan3~11_cout\) # (!\ADC_Manager1|c_11_value\(6)))) # (!\ADC_Manager1|c_01_value\(6) & (!\ADC_Manager1|c_11_value\(6) & !\ADC_Manager1|LessThan3~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(6),
	datab => \ADC_Manager1|c_11_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~11_cout\,
	cout => \ADC_Manager1|LessThan3~13_cout\);

-- Location: LCCOMB_X7_Y10_N18
\ADC_Manager1|LessThan3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~15_cout\ = CARRY((\ADC_Manager1|c_01_value\(7) & (\ADC_Manager1|c_11_value\(7) & !\ADC_Manager1|LessThan3~13_cout\)) # (!\ADC_Manager1|c_01_value\(7) & ((\ADC_Manager1|c_11_value\(7)) # (!\ADC_Manager1|LessThan3~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(7),
	datab => \ADC_Manager1|c_11_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~13_cout\,
	cout => \ADC_Manager1|LessThan3~15_cout\);

-- Location: LCCOMB_X7_Y10_N20
\ADC_Manager1|LessThan3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & ((!\ADC_Manager1|LessThan3~15_cout\) # (!\ADC_Manager1|c_11_value\(8)))) # (!\ADC_Manager1|c_01_value\(8) & (!\ADC_Manager1|c_11_value\(8) & !\ADC_Manager1|LessThan3~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_11_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~15_cout\,
	cout => \ADC_Manager1|LessThan3~17_cout\);

-- Location: LCCOMB_X7_Y10_N22
\ADC_Manager1|LessThan3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan3~17_cout\) # (!\ADC_Manager1|c_01_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan3~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~17_cout\,
	cout => \ADC_Manager1|LessThan3~19_cout\);

-- Location: LCCOMB_X7_Y10_N24
\ADC_Manager1|LessThan3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & ((!\ADC_Manager1|LessThan3~19_cout\) # (!\ADC_Manager1|c_11_value\(10)))) # (!\ADC_Manager1|c_01_value\(10) & (!\ADC_Manager1|c_11_value\(10) & !\ADC_Manager1|LessThan3~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_11_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan3~19_cout\,
	cout => \ADC_Manager1|LessThan3~21_cout\);

-- Location: LCCOMB_X7_Y10_N26
\ADC_Manager1|LessThan3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan3~22_combout\ = (\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan3~21_cout\) # (!\ADC_Manager1|c_11_value\(11)))) # (!\ADC_Manager1|c_01_value\(11) & (!\ADC_Manager1|c_11_value\(11) & \ADC_Manager1|LessThan3~21_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datab => \ADC_Manager1|c_11_value\(11),
	cin => \ADC_Manager1|LessThan3~21_cout\,
	combout => \ADC_Manager1|LessThan3~22_combout\);

-- Location: LCCOMB_X7_Y11_N24
\ADC_Manager1|process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~0_combout\ = (\ADC_Manager1|LessThan1~22_combout\ & (\ADC_Manager1|LessThan2~22_combout\ & \ADC_Manager1|LessThan3~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|LessThan1~22_combout\,
	datac => \ADC_Manager1|LessThan2~22_combout\,
	datad => \ADC_Manager1|LessThan3~22_combout\,
	combout => \ADC_Manager1|process_1~0_combout\);

-- Location: LCFF_X8_Y12_N23
\ADC_Manager1|c_10_value[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[11]~42_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(11));

-- Location: LCCOMB_X9_Y11_N4
\ADC_Manager1|c_10_value[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|c_10_value[9]~feeder_combout\ = \corr_long|f_output[9]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \corr_long|f_output[9]~38_combout\,
	combout => \ADC_Manager1|c_10_value[9]~feeder_combout\);

-- Location: LCFF_X9_Y11_N5
\ADC_Manager1|c_10_value[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|c_10_value[9]~feeder_combout\,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(9));

-- Location: LCFF_X9_Y11_N3
\ADC_Manager1|c_10_value[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[4]~28_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(4));

-- Location: LCFF_X8_Y12_N7
\ADC_Manager1|c_10_value[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[3]~26_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_10_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_10_value\(3));

-- Location: LCCOMB_X9_Y11_N8
\ADC_Manager1|LessThan7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~1_cout\ = CARRY((!\ADC_Manager1|c_11_value\(0) & \ADC_Manager1|c_10_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(0),
	datab => \ADC_Manager1|c_10_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan7~1_cout\);

-- Location: LCCOMB_X9_Y11_N10
\ADC_Manager1|LessThan7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~3_cout\ = CARRY((\ADC_Manager1|c_10_value\(1) & (\ADC_Manager1|c_11_value\(1) & !\ADC_Manager1|LessThan7~1_cout\)) # (!\ADC_Manager1|c_10_value\(1) & ((\ADC_Manager1|c_11_value\(1)) # (!\ADC_Manager1|LessThan7~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(1),
	datab => \ADC_Manager1|c_11_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~1_cout\,
	cout => \ADC_Manager1|LessThan7~3_cout\);

-- Location: LCCOMB_X9_Y11_N12
\ADC_Manager1|LessThan7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan7~3_cout\) # (!\ADC_Manager1|c_11_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_11_value\(2) & !\ADC_Manager1|LessThan7~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_11_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~3_cout\,
	cout => \ADC_Manager1|LessThan7~5_cout\);

-- Location: LCCOMB_X9_Y11_N14
\ADC_Manager1|LessThan7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~7_cout\ = CARRY((\ADC_Manager1|c_11_value\(3) & ((!\ADC_Manager1|LessThan7~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_11_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan7~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~5_cout\,
	cout => \ADC_Manager1|LessThan7~7_cout\);

-- Location: LCCOMB_X9_Y11_N16
\ADC_Manager1|LessThan7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~9_cout\ = CARRY((\ADC_Manager1|c_11_value\(4) & (\ADC_Manager1|c_10_value\(4) & !\ADC_Manager1|LessThan7~7_cout\)) # (!\ADC_Manager1|c_11_value\(4) & ((\ADC_Manager1|c_10_value\(4)) # (!\ADC_Manager1|LessThan7~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(4),
	datab => \ADC_Manager1|c_10_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~7_cout\,
	cout => \ADC_Manager1|LessThan7~9_cout\);

-- Location: LCCOMB_X9_Y11_N18
\ADC_Manager1|LessThan7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~11_cout\ = CARRY((\ADC_Manager1|c_11_value\(5) & ((!\ADC_Manager1|LessThan7~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_11_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan7~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~9_cout\,
	cout => \ADC_Manager1|LessThan7~11_cout\);

-- Location: LCCOMB_X9_Y11_N20
\ADC_Manager1|LessThan7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~13_cout\ = CARRY((\ADC_Manager1|c_11_value\(6) & (\ADC_Manager1|c_10_value\(6) & !\ADC_Manager1|LessThan7~11_cout\)) # (!\ADC_Manager1|c_11_value\(6) & ((\ADC_Manager1|c_10_value\(6)) # (!\ADC_Manager1|LessThan7~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(6),
	datab => \ADC_Manager1|c_10_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~11_cout\,
	cout => \ADC_Manager1|LessThan7~13_cout\);

-- Location: LCCOMB_X9_Y11_N22
\ADC_Manager1|LessThan7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~15_cout\ = CARRY((\ADC_Manager1|c_11_value\(7) & ((!\ADC_Manager1|LessThan7~13_cout\) # (!\ADC_Manager1|c_10_value\(7)))) # (!\ADC_Manager1|c_11_value\(7) & (!\ADC_Manager1|c_10_value\(7) & !\ADC_Manager1|LessThan7~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(7),
	datab => \ADC_Manager1|c_10_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~13_cout\,
	cout => \ADC_Manager1|LessThan7~15_cout\);

-- Location: LCCOMB_X9_Y11_N24
\ADC_Manager1|LessThan7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~17_cout\ = CARRY((\ADC_Manager1|c_11_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan7~15_cout\)) # (!\ADC_Manager1|c_11_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan7~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~15_cout\,
	cout => \ADC_Manager1|LessThan7~17_cout\);

-- Location: LCCOMB_X9_Y11_N26
\ADC_Manager1|LessThan7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~19_cout\ = CARRY((\ADC_Manager1|c_11_value\(9) & ((!\ADC_Manager1|LessThan7~17_cout\) # (!\ADC_Manager1|c_10_value\(9)))) # (!\ADC_Manager1|c_11_value\(9) & (!\ADC_Manager1|c_10_value\(9) & !\ADC_Manager1|LessThan7~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(9),
	datab => \ADC_Manager1|c_10_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~17_cout\,
	cout => \ADC_Manager1|LessThan7~19_cout\);

-- Location: LCCOMB_X9_Y11_N28
\ADC_Manager1|LessThan7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~21_cout\ = CARRY((\ADC_Manager1|c_11_value\(10) & (\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan7~19_cout\)) # (!\ADC_Manager1|c_11_value\(10) & ((\ADC_Manager1|c_10_value\(10)) # (!\ADC_Manager1|LessThan7~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_11_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan7~19_cout\,
	cout => \ADC_Manager1|LessThan7~21_cout\);

-- Location: LCCOMB_X9_Y11_N30
\ADC_Manager1|LessThan7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan7~22_combout\ = (\ADC_Manager1|c_11_value\(11) & (\ADC_Manager1|LessThan7~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_11_value\(11) & ((\ADC_Manager1|LessThan7~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ADC_Manager1|c_11_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan7~21_cout\,
	combout => \ADC_Manager1|LessThan7~22_combout\);

-- Location: LCFF_X9_Y10_N13
\ADC_Manager1|c_01_value[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \corr_long|f_output[6]~32_combout\,
	sload => VCC,
	ena => \ADC_Manager1|c_01_value[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|c_01_value\(6));

-- Location: LCCOMB_X8_Y11_N4
\ADC_Manager1|LessThan5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~1_cout\ = CARRY((\ADC_Manager1|c_10_value\(0) & !\ADC_Manager1|c_01_value\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(0),
	datab => \ADC_Manager1|c_01_value\(0),
	datad => VCC,
	cout => \ADC_Manager1|LessThan5~1_cout\);

-- Location: LCCOMB_X8_Y11_N6
\ADC_Manager1|LessThan5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~3_cout\ = CARRY((\ADC_Manager1|c_01_value\(1) & ((!\ADC_Manager1|LessThan5~1_cout\) # (!\ADC_Manager1|c_10_value\(1)))) # (!\ADC_Manager1|c_01_value\(1) & (!\ADC_Manager1|c_10_value\(1) & !\ADC_Manager1|LessThan5~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(1),
	datab => \ADC_Manager1|c_10_value\(1),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~1_cout\,
	cout => \ADC_Manager1|LessThan5~3_cout\);

-- Location: LCCOMB_X8_Y11_N8
\ADC_Manager1|LessThan5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~5_cout\ = CARRY((\ADC_Manager1|c_10_value\(2) & ((!\ADC_Manager1|LessThan5~3_cout\) # (!\ADC_Manager1|c_01_value\(2)))) # (!\ADC_Manager1|c_10_value\(2) & (!\ADC_Manager1|c_01_value\(2) & !\ADC_Manager1|LessThan5~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(2),
	datab => \ADC_Manager1|c_01_value\(2),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~3_cout\,
	cout => \ADC_Manager1|LessThan5~5_cout\);

-- Location: LCCOMB_X8_Y11_N10
\ADC_Manager1|LessThan5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~7_cout\ = CARRY((\ADC_Manager1|c_01_value\(3) & ((!\ADC_Manager1|LessThan5~5_cout\) # (!\ADC_Manager1|c_10_value\(3)))) # (!\ADC_Manager1|c_01_value\(3) & (!\ADC_Manager1|c_10_value\(3) & !\ADC_Manager1|LessThan5~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(3),
	datab => \ADC_Manager1|c_10_value\(3),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~5_cout\,
	cout => \ADC_Manager1|LessThan5~7_cout\);

-- Location: LCCOMB_X8_Y11_N12
\ADC_Manager1|LessThan5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~9_cout\ = CARRY((\ADC_Manager1|c_10_value\(4) & ((!\ADC_Manager1|LessThan5~7_cout\) # (!\ADC_Manager1|c_01_value\(4)))) # (!\ADC_Manager1|c_10_value\(4) & (!\ADC_Manager1|c_01_value\(4) & !\ADC_Manager1|LessThan5~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(4),
	datab => \ADC_Manager1|c_01_value\(4),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~7_cout\,
	cout => \ADC_Manager1|LessThan5~9_cout\);

-- Location: LCCOMB_X8_Y11_N14
\ADC_Manager1|LessThan5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~11_cout\ = CARRY((\ADC_Manager1|c_01_value\(5) & ((!\ADC_Manager1|LessThan5~9_cout\) # (!\ADC_Manager1|c_10_value\(5)))) # (!\ADC_Manager1|c_01_value\(5) & (!\ADC_Manager1|c_10_value\(5) & !\ADC_Manager1|LessThan5~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_10_value\(5),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~9_cout\,
	cout => \ADC_Manager1|LessThan5~11_cout\);

-- Location: LCCOMB_X8_Y11_N16
\ADC_Manager1|LessThan5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~13_cout\ = CARRY((\ADC_Manager1|c_10_value\(6) & ((!\ADC_Manager1|LessThan5~11_cout\) # (!\ADC_Manager1|c_01_value\(6)))) # (!\ADC_Manager1|c_10_value\(6) & (!\ADC_Manager1|c_01_value\(6) & !\ADC_Manager1|LessThan5~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(6),
	datab => \ADC_Manager1|c_01_value\(6),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~11_cout\,
	cout => \ADC_Manager1|LessThan5~13_cout\);

-- Location: LCCOMB_X8_Y11_N18
\ADC_Manager1|LessThan5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~15_cout\ = CARRY((\ADC_Manager1|c_10_value\(7) & (\ADC_Manager1|c_01_value\(7) & !\ADC_Manager1|LessThan5~13_cout\)) # (!\ADC_Manager1|c_10_value\(7) & ((\ADC_Manager1|c_01_value\(7)) # (!\ADC_Manager1|LessThan5~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(7),
	datab => \ADC_Manager1|c_01_value\(7),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~13_cout\,
	cout => \ADC_Manager1|LessThan5~15_cout\);

-- Location: LCCOMB_X8_Y11_N20
\ADC_Manager1|LessThan5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~17_cout\ = CARRY((\ADC_Manager1|c_01_value\(8) & (\ADC_Manager1|c_10_value\(8) & !\ADC_Manager1|LessThan5~15_cout\)) # (!\ADC_Manager1|c_01_value\(8) & ((\ADC_Manager1|c_10_value\(8)) # (!\ADC_Manager1|LessThan5~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(8),
	datab => \ADC_Manager1|c_10_value\(8),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~15_cout\,
	cout => \ADC_Manager1|LessThan5~17_cout\);

-- Location: LCCOMB_X8_Y11_N22
\ADC_Manager1|LessThan5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~19_cout\ = CARRY((\ADC_Manager1|c_10_value\(9) & (\ADC_Manager1|c_01_value\(9) & !\ADC_Manager1|LessThan5~17_cout\)) # (!\ADC_Manager1|c_10_value\(9) & ((\ADC_Manager1|c_01_value\(9)) # (!\ADC_Manager1|LessThan5~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_10_value\(9),
	datab => \ADC_Manager1|c_01_value\(9),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~17_cout\,
	cout => \ADC_Manager1|LessThan5~19_cout\);

-- Location: LCCOMB_X8_Y11_N24
\ADC_Manager1|LessThan5~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~21_cout\ = CARRY((\ADC_Manager1|c_01_value\(10) & (\ADC_Manager1|c_10_value\(10) & !\ADC_Manager1|LessThan5~19_cout\)) # (!\ADC_Manager1|c_01_value\(10) & ((\ADC_Manager1|c_10_value\(10)) # (!\ADC_Manager1|LessThan5~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|c_10_value\(10),
	datad => VCC,
	cin => \ADC_Manager1|LessThan5~19_cout\,
	cout => \ADC_Manager1|LessThan5~21_cout\);

-- Location: LCCOMB_X8_Y11_N26
\ADC_Manager1|LessThan5~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan5~22_combout\ = (\ADC_Manager1|c_01_value\(11) & (\ADC_Manager1|LessThan5~21_cout\ & \ADC_Manager1|c_10_value\(11))) # (!\ADC_Manager1|c_01_value\(11) & ((\ADC_Manager1|LessThan5~21_cout\) # (\ADC_Manager1|c_10_value\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|c_10_value\(11),
	cin => \ADC_Manager1|LessThan5~21_cout\,
	combout => \ADC_Manager1|LessThan5~22_combout\);

-- Location: LCCOMB_X8_Y13_N26
\ADC_Manager1|process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|process_1~2_combout\ = (\ADC_Manager1|LessThan6~22_combout\ & (\ADC_Manager1|LessThan7~22_combout\ & \ADC_Manager1|LessThan5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|LessThan6~22_combout\,
	datab => \ADC_Manager1|LessThan7~22_combout\,
	datad => \ADC_Manager1|LessThan5~22_combout\,
	combout => \ADC_Manager1|process_1~2_combout\);

-- Location: LCCOMB_X8_Y13_N10
\ADC_Manager1|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux63~0_combout\ = (\ADC_Manager1|process_1~0_combout\) # ((\ADC_Manager1|process_1~1_combout\ & !\ADC_Manager1|process_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux63~0_combout\);

-- Location: LCCOMB_X8_Y11_N2
\ADC_Manager1|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~1_combout\ = (\ADC_Manager1|c_01_value\(9)) # ((\ADC_Manager1|c_01_value\(6)) # ((\ADC_Manager1|c_01_value\(7)) # (\ADC_Manager1|c_01_value\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(9),
	datab => \ADC_Manager1|c_01_value\(6),
	datac => \ADC_Manager1|c_01_value\(7),
	datad => \ADC_Manager1|c_01_value\(8),
	combout => \ADC_Manager1|LessThan4~1_combout\);

-- Location: LCCOMB_X8_Y11_N28
\ADC_Manager1|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~0_combout\ = (\ADC_Manager1|c_01_value\(5)) # ((\ADC_Manager1|c_01_value\(4)) # ((\ADC_Manager1|c_01_value\(2)) # (\ADC_Manager1|c_01_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(5),
	datab => \ADC_Manager1|c_01_value\(4),
	datac => \ADC_Manager1|c_01_value\(2),
	datad => \ADC_Manager1|c_01_value\(3),
	combout => \ADC_Manager1|LessThan4~0_combout\);

-- Location: LCCOMB_X8_Y11_N30
\ADC_Manager1|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|LessThan4~2_combout\ = (\ADC_Manager1|c_01_value\(10)) # ((\ADC_Manager1|LessThan4~1_combout\) # ((\ADC_Manager1|c_01_value\(11)) # (\ADC_Manager1|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|c_01_value\(10),
	datab => \ADC_Manager1|LessThan4~1_combout\,
	datac => \ADC_Manager1|c_01_value\(11),
	datad => \ADC_Manager1|LessThan4~0_combout\,
	combout => \ADC_Manager1|LessThan4~2_combout\);

-- Location: LCCOMB_X8_Y13_N30
\ADC_Manager1|data_buffer[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[0]~9_combout\ = (\ADC_Manager1|data_counts[12]~32_combout\ & ((\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|LessThan4~2_combout\))) # (!\ADC_Manager1|process_1~0_combout\ & (!\ADC_Manager1|data_buffer[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[0]~8_combout\,
	datab => \ADC_Manager1|LessThan4~2_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|data_counts[12]~32_combout\,
	combout => \ADC_Manager1|data_buffer[0]~9_combout\);

-- Location: LCFF_X8_Y13_N11
\ADC_Manager1|data_buffer[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux63~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(0));

-- Location: LCCOMB_X8_Y13_N8
\ADC_Manager1|Mux62~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Mux62~0_combout\ = (!\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|process_1~1_combout\) # (\ADC_Manager1|process_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|process_1~1_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|process_1~2_combout\,
	combout => \ADC_Manager1|Mux62~0_combout\);

-- Location: LCFF_X8_Y13_N9
\ADC_Manager1|data_buffer[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Mux62~0_combout\,
	ena => \ADC_Manager1|data_buffer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(1));

-- Location: LCCOMB_X8_Y13_N22
\ADC_Manager1|data_buffer[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~feeder_combout\ = \ADC_Manager1|data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_buffer\(0),
	combout => \ADC_Manager1|data_buffer[2]~feeder_combout\);

-- Location: LCCOMB_X8_Y13_N2
\ADC_Manager1|data_buffer[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[2]~12_combout\ = (\ADC_Manager1|data_counts[12]~32_combout\ & ((\ADC_Manager1|process_1~0_combout\ & ((\ADC_Manager1|LessThan4~2_combout\))) # (!\ADC_Manager1|process_1~0_combout\ & (\ADC_Manager1|data_buffer[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|data_buffer[2]~11_combout\,
	datab => \ADC_Manager1|LessThan4~2_combout\,
	datac => \ADC_Manager1|process_1~0_combout\,
	datad => \ADC_Manager1|data_counts[12]~32_combout\,
	combout => \ADC_Manager1|data_buffer[2]~12_combout\);

-- Location: LCFF_X8_Y13_N23
\ADC_Manager1|data_buffer[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[2]~feeder_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(2));

-- Location: LCFF_X8_Y13_N13
\ADC_Manager1|data_buffer[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|data_buffer\(1),
	sload => VCC,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(3));

-- Location: LCCOMB_X8_Y13_N20
\ADC_Manager1|data_buffer[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|data_buffer[4]~feeder_combout\ = \ADC_Manager1|data_buffer\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ADC_Manager1|data_buffer\(2),
	combout => \ADC_Manager1|data_buffer[4]~feeder_combout\);

-- Location: LCFF_X8_Y13_N21
\ADC_Manager1|data_buffer[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|data_buffer[4]~feeder_combout\,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(4));

-- Location: LCFF_X8_Y13_N27
\ADC_Manager1|data_buffer[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \ADC_Manager1|data_buffer\(3),
	sload => VCC,
	ena => \ADC_Manager1|data_buffer[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|data_buffer\(5));

-- Location: LCCOMB_X2_Y4_N30
\clock_divider1|counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~1_combout\ = (!\clock_divider1|counter\(0) & ((!\clock_divider1|LessThan0~4_combout\) # (!\clock_divider1|counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(2),
	datac => \clock_divider1|counter\(0),
	datad => \clock_divider1|LessThan0~4_combout\,
	combout => \clock_divider1|counter~1_combout\);

-- Location: LCFF_X2_Y4_N31
\clock_divider1|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(0));

-- Location: LCCOMB_X1_Y4_N0
\clock_divider1|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~1\ = CARRY(\clock_divider1|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(0),
	datad => VCC,
	cout => \clock_divider1|Add1~1\);

-- Location: LCCOMB_X1_Y4_N2
\clock_divider1|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~2_combout\ = (\clock_divider1|counter\(1) & (!\clock_divider1|Add1~1\)) # (!\clock_divider1|counter\(1) & ((\clock_divider1|Add1~1\) # (GND)))
-- \clock_divider1|Add1~3\ = CARRY((!\clock_divider1|Add1~1\) # (!\clock_divider1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(1),
	datad => VCC,
	cin => \clock_divider1|Add1~1\,
	combout => \clock_divider1|Add1~2_combout\,
	cout => \clock_divider1|Add1~3\);

-- Location: LCFF_X1_Y4_N3
\clock_divider1|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(1));

-- Location: LCCOMB_X1_Y4_N4
\clock_divider1|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~4_combout\ = (\clock_divider1|counter\(2) & (\clock_divider1|Add1~3\ $ (GND))) # (!\clock_divider1|counter\(2) & (!\clock_divider1|Add1~3\ & VCC))
-- \clock_divider1|Add1~5\ = CARRY((\clock_divider1|counter\(2) & !\clock_divider1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(2),
	datad => VCC,
	cin => \clock_divider1|Add1~3\,
	combout => \clock_divider1|Add1~4_combout\,
	cout => \clock_divider1|Add1~5\);

-- Location: LCCOMB_X2_Y4_N14
\clock_divider1|counter~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|counter~0_combout\ = (\clock_divider1|Add1~4_combout\ & ((\clock_divider1|counter\(0)) # ((!\clock_divider1|LessThan0~4_combout\) # (!\clock_divider1|counter\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(0),
	datab => \clock_divider1|Add1~4_combout\,
	datac => \clock_divider1|counter\(2),
	datad => \clock_divider1|LessThan0~4_combout\,
	combout => \clock_divider1|counter~0_combout\);

-- Location: LCFF_X2_Y4_N15
\clock_divider1|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|counter~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(2));

-- Location: LCCOMB_X1_Y4_N6
\clock_divider1|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~6_combout\ = (\clock_divider1|counter\(3) & (!\clock_divider1|Add1~5\)) # (!\clock_divider1|counter\(3) & ((\clock_divider1|Add1~5\) # (GND)))
-- \clock_divider1|Add1~7\ = CARRY((!\clock_divider1|Add1~5\) # (!\clock_divider1|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(3),
	datad => VCC,
	cin => \clock_divider1|Add1~5\,
	combout => \clock_divider1|Add1~6_combout\,
	cout => \clock_divider1|Add1~7\);

-- Location: LCCOMB_X1_Y4_N8
\clock_divider1|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~8_combout\ = (\clock_divider1|counter\(4) & (\clock_divider1|Add1~7\ $ (GND))) # (!\clock_divider1|counter\(4) & (!\clock_divider1|Add1~7\ & VCC))
-- \clock_divider1|Add1~9\ = CARRY((\clock_divider1|counter\(4) & !\clock_divider1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(4),
	datad => VCC,
	cin => \clock_divider1|Add1~7\,
	combout => \clock_divider1|Add1~8_combout\,
	cout => \clock_divider1|Add1~9\);

-- Location: LCFF_X1_Y4_N9
\clock_divider1|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(4));

-- Location: LCCOMB_X1_Y4_N12
\clock_divider1|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~12_combout\ = (\clock_divider1|counter\(6) & (\clock_divider1|Add1~11\ $ (GND))) # (!\clock_divider1|counter\(6) & (!\clock_divider1|Add1~11\ & VCC))
-- \clock_divider1|Add1~13\ = CARRY((\clock_divider1|counter\(6) & !\clock_divider1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(6),
	datad => VCC,
	cin => \clock_divider1|Add1~11\,
	combout => \clock_divider1|Add1~12_combout\,
	cout => \clock_divider1|Add1~13\);

-- Location: LCCOMB_X1_Y4_N14
\clock_divider1|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~14_combout\ = (\clock_divider1|counter\(7) & (!\clock_divider1|Add1~13\)) # (!\clock_divider1|counter\(7) & ((\clock_divider1|Add1~13\) # (GND)))
-- \clock_divider1|Add1~15\ = CARRY((!\clock_divider1|Add1~13\) # (!\clock_divider1|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(7),
	datad => VCC,
	cin => \clock_divider1|Add1~13\,
	combout => \clock_divider1|Add1~14_combout\,
	cout => \clock_divider1|Add1~15\);

-- Location: LCFF_X1_Y4_N15
\clock_divider1|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(7));

-- Location: LCCOMB_X1_Y4_N16
\clock_divider1|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~16_combout\ = (\clock_divider1|counter\(8) & (\clock_divider1|Add1~15\ $ (GND))) # (!\clock_divider1|counter\(8) & (!\clock_divider1|Add1~15\ & VCC))
-- \clock_divider1|Add1~17\ = CARRY((\clock_divider1|counter\(8) & !\clock_divider1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(8),
	datad => VCC,
	cin => \clock_divider1|Add1~15\,
	combout => \clock_divider1|Add1~16_combout\,
	cout => \clock_divider1|Add1~17\);

-- Location: LCCOMB_X1_Y4_N18
\clock_divider1|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~18_combout\ = (\clock_divider1|counter\(9) & (!\clock_divider1|Add1~17\)) # (!\clock_divider1|counter\(9) & ((\clock_divider1|Add1~17\) # (GND)))
-- \clock_divider1|Add1~19\ = CARRY((!\clock_divider1|Add1~17\) # (!\clock_divider1|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(9),
	datad => VCC,
	cin => \clock_divider1|Add1~17\,
	combout => \clock_divider1|Add1~18_combout\,
	cout => \clock_divider1|Add1~19\);

-- Location: LCFF_X1_Y4_N19
\clock_divider1|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(9));

-- Location: LCCOMB_X1_Y4_N20
\clock_divider1|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~20_combout\ = (\clock_divider1|counter\(10) & (\clock_divider1|Add1~19\ $ (GND))) # (!\clock_divider1|counter\(10) & (!\clock_divider1|Add1~19\ & VCC))
-- \clock_divider1|Add1~21\ = CARRY((\clock_divider1|counter\(10) & !\clock_divider1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(10),
	datad => VCC,
	cin => \clock_divider1|Add1~19\,
	combout => \clock_divider1|Add1~20_combout\,
	cout => \clock_divider1|Add1~21\);

-- Location: LCCOMB_X1_Y4_N22
\clock_divider1|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~22_combout\ = (\clock_divider1|counter\(11) & (!\clock_divider1|Add1~21\)) # (!\clock_divider1|counter\(11) & ((\clock_divider1|Add1~21\) # (GND)))
-- \clock_divider1|Add1~23\ = CARRY((!\clock_divider1|Add1~21\) # (!\clock_divider1|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(11),
	datad => VCC,
	cin => \clock_divider1|Add1~21\,
	combout => \clock_divider1|Add1~22_combout\,
	cout => \clock_divider1|Add1~23\);

-- Location: LCFF_X1_Y4_N23
\clock_divider1|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(11));

-- Location: LCCOMB_X1_Y4_N26
\clock_divider1|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~26_combout\ = (\clock_divider1|counter\(13) & (!\clock_divider1|Add1~25\)) # (!\clock_divider1|counter\(13) & ((\clock_divider1|Add1~25\) # (GND)))
-- \clock_divider1|Add1~27\ = CARRY((!\clock_divider1|Add1~25\) # (!\clock_divider1|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(13),
	datad => VCC,
	cin => \clock_divider1|Add1~25\,
	combout => \clock_divider1|Add1~26_combout\,
	cout => \clock_divider1|Add1~27\);

-- Location: LCFF_X1_Y4_N27
\clock_divider1|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(13));

-- Location: LCCOMB_X1_Y4_N28
\clock_divider1|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~28_combout\ = (\clock_divider1|counter\(14) & (\clock_divider1|Add1~27\ $ (GND))) # (!\clock_divider1|counter\(14) & (!\clock_divider1|Add1~27\ & VCC))
-- \clock_divider1|Add1~29\ = CARRY((\clock_divider1|counter\(14) & !\clock_divider1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|counter\(14),
	datad => VCC,
	cin => \clock_divider1|Add1~27\,
	combout => \clock_divider1|Add1~28_combout\,
	cout => \clock_divider1|Add1~29\);

-- Location: LCFF_X1_Y4_N29
\clock_divider1|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(14));

-- Location: LCCOMB_X1_Y4_N30
\clock_divider1|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|Add1~30_combout\ = \clock_divider1|Add1~29\ $ (\clock_divider1|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|counter\(15),
	cin => \clock_divider1|Add1~29\,
	combout => \clock_divider1|Add1~30_combout\);

-- Location: LCFF_X1_Y4_N31
\clock_divider1|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(15));

-- Location: LCCOMB_X2_Y4_N22
\clock_divider1|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~3_combout\ = (!\clock_divider1|counter\(15) & !\clock_divider1|counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \clock_divider1|counter\(15),
	datad => \clock_divider1|counter\(1),
	combout => \clock_divider1|LessThan0~3_combout\);

-- Location: LCFF_X1_Y4_N21
\clock_divider1|counter[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(10));

-- Location: LCFF_X1_Y4_N17
\clock_divider1|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(8));

-- Location: LCCOMB_X2_Y4_N8
\clock_divider1|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~1_combout\ = (!\clock_divider1|counter\(7) & (!\clock_divider1|counter\(9) & (!\clock_divider1|counter\(10) & !\clock_divider1|counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(7),
	datab => \clock_divider1|counter\(9),
	datac => \clock_divider1|counter\(10),
	datad => \clock_divider1|counter\(8),
	combout => \clock_divider1|LessThan0~1_combout\);

-- Location: LCFF_X1_Y4_N7
\clock_divider1|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(3));

-- Location: LCFF_X1_Y4_N13
\clock_divider1|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \clock_divider1|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|counter\(6));

-- Location: LCCOMB_X2_Y4_N0
\clock_divider1|LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~2_combout\ = (!\clock_divider1|counter\(5) & (!\clock_divider1|counter\(4) & (!\clock_divider1|counter\(3) & !\clock_divider1|counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|counter\(5),
	datab => \clock_divider1|counter\(4),
	datac => \clock_divider1|counter\(3),
	datad => \clock_divider1|counter\(6),
	combout => \clock_divider1|LessThan0~2_combout\);

-- Location: LCCOMB_X2_Y4_N2
\clock_divider1|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~4_combout\ = (\clock_divider1|LessThan0~0_combout\ & (\clock_divider1|LessThan0~3_combout\ & (\clock_divider1|LessThan0~1_combout\ & \clock_divider1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider1|LessThan0~0_combout\,
	datab => \clock_divider1|LessThan0~3_combout\,
	datac => \clock_divider1|LessThan0~1_combout\,
	datad => \clock_divider1|LessThan0~2_combout\,
	combout => \clock_divider1|LessThan0~4_combout\);

-- Location: LCCOMB_X25_Y6_N12
\ADC_Manager1|main_state.read_init_mem~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|main_state.read_init_mem~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ADC_Manager1|main_state.read_init_mem~feeder_combout\);

-- Location: LCFF_X25_Y6_N13
\ADC_Manager1|main_state.read_init_mem\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|main_state.read_init_mem~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|main_state.read_init_mem~regout\);

-- Location: LCCOMB_X2_Y4_N12
\clock_divider1|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|LessThan0~5_combout\ = ((\clock_divider1|counter\(2)) # (!\ADC_Manager1|main_state.read_init_mem~regout\)) # (!\clock_divider1|LessThan0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider1|LessThan0~4_combout\,
	datac => \clock_divider1|counter\(2),
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \clock_divider1|LessThan0~5_combout\);

-- Location: LCCOMB_X1_Y6_N16
\clock_divider1|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \clock_divider1|clock_out~feeder_combout\ = \clock_divider1|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider1|LessThan0~5_combout\,
	combout => \clock_divider1|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N17
\clock_divider1|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \clock_divider1|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \clock_divider1|clock_out~regout\);

-- Location: LCCOMB_X4_Y4_N12
\UART_Controller_1|uart_clk_divider|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~12_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(6) & (\UART_Controller_1|uart_clk_divider|Add1~11\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(6) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~11\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~13\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(6) & !\UART_Controller_1|uart_clk_divider|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~11\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~13\);

-- Location: LCFF_X4_Y4_N13
\UART_Controller_1|uart_clk_divider|counter[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(6));

-- Location: LCCOMB_X4_Y4_N6
\UART_Controller_1|uart_clk_divider|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~6_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(3) & (!\UART_Controller_1|uart_clk_divider|Add1~5\)) # (!\UART_Controller_1|uart_clk_divider|counter\(3) & ((\UART_Controller_1|uart_clk_divider|Add1~5\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~7\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~5\) # (!\UART_Controller_1|uart_clk_divider|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(3),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~5\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~7\);

-- Location: LCFF_X4_Y4_N7
\UART_Controller_1|uart_clk_divider|counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(3));

-- Location: LCCOMB_X3_Y4_N22
\UART_Controller_1|uart_clk_divider|counter[9]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter[9]~1_combout\ = (((\UART_Controller_1|uart_clk_divider|counter\(6)) # (\UART_Controller_1|uart_clk_divider|counter\(3))) # (!\UART_Controller_1|uart_clk_divider|counter\(4))) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(5),
	datab => \UART_Controller_1|uart_clk_divider|counter\(4),
	datac => \UART_Controller_1|uart_clk_divider|counter\(6),
	datad => \UART_Controller_1|uart_clk_divider|counter\(3),
	combout => \UART_Controller_1|uart_clk_divider|counter[9]~1_combout\);

-- Location: LCCOMB_X4_Y4_N0
\UART_Controller_1|uart_clk_divider|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~0_combout\ = \UART_Controller_1|uart_clk_divider|counter\(0) $ (VCC)
-- \UART_Controller_1|uart_clk_divider|Add1~1\ = CARRY(\UART_Controller_1|uart_clk_divider|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~1\);

-- Location: LCFF_X4_Y4_N1
\UART_Controller_1|uart_clk_divider|counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(0));

-- Location: LCCOMB_X4_Y4_N16
\UART_Controller_1|uart_clk_divider|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~16_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(8) & (\UART_Controller_1|uart_clk_divider|Add1~15\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(8) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~15\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~17\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(8) & !\UART_Controller_1|uart_clk_divider|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(8),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~15\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~17\);

-- Location: LCCOMB_X4_Y4_N18
\UART_Controller_1|uart_clk_divider|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~18_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(9) & (!\UART_Controller_1|uart_clk_divider|Add1~17\)) # (!\UART_Controller_1|uart_clk_divider|counter\(9) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~17\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~19\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~17\) # (!\UART_Controller_1|uart_clk_divider|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(9),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~17\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~19\);

-- Location: LCFF_X4_Y4_N19
\UART_Controller_1|uart_clk_divider|counter[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(9));

-- Location: LCCOMB_X4_Y4_N22
\UART_Controller_1|uart_clk_divider|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~22_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|Add1~21\)) # (!\UART_Controller_1|uart_clk_divider|counter\(11) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~21\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~23\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~21\) # (!\UART_Controller_1|uart_clk_divider|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~21\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~23\);

-- Location: LCFF_X4_Y4_N23
\UART_Controller_1|uart_clk_divider|counter[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(11));

-- Location: LCCOMB_X4_Y4_N26
\UART_Controller_1|uart_clk_divider|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~26_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(13) & (!\UART_Controller_1|uart_clk_divider|Add1~25\)) # (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~25\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~27\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~25\) # (!\UART_Controller_1|uart_clk_divider|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~25\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~27\);

-- Location: LCFF_X4_Y4_N27
\UART_Controller_1|uart_clk_divider|counter[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(13));

-- Location: LCCOMB_X4_Y4_N28
\UART_Controller_1|uart_clk_divider|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~28_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(14) & (\UART_Controller_1|uart_clk_divider|Add1~27\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(14) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~27\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~29\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(14) & !\UART_Controller_1|uart_clk_divider|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(14),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~27\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~29\);

-- Location: LCFF_X4_Y4_N29
\UART_Controller_1|uart_clk_divider|counter[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(14));

-- Location: LCCOMB_X3_Y4_N24
\UART_Controller_1|uart_clk_divider|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(12) & (!\UART_Controller_1|uart_clk_divider|counter\(11) & (!\UART_Controller_1|uart_clk_divider|counter\(13) & 
-- !\UART_Controller_1|uart_clk_divider|counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(12),
	datab => \UART_Controller_1|uart_clk_divider|counter\(11),
	datac => \UART_Controller_1|uart_clk_divider|counter\(13),
	datad => \UART_Controller_1|uart_clk_divider|counter\(14),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\);

-- Location: LCCOMB_X4_Y4_N30
\UART_Controller_1|uart_clk_divider|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~30_combout\ = \UART_Controller_1|uart_clk_divider|Add1~29\ $ (\UART_Controller_1|uart_clk_divider|counter\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	cin => \UART_Controller_1|uart_clk_divider|Add1~29\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~30_combout\);

-- Location: LCFF_X4_Y4_N31
\UART_Controller_1|uart_clk_divider|counter[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(15));

-- Location: LCCOMB_X3_Y4_N12
\UART_Controller_1|uart_clk_divider|LessThan0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\ = (!\UART_Controller_1|uart_clk_divider|counter\(10) & (!\UART_Controller_1|uart_clk_divider|counter\(9) & (\UART_Controller_1|uart_clk_divider|LessThan0~3_combout\ & 
-- !\UART_Controller_1|uart_clk_divider|counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter\(10),
	datab => \UART_Controller_1|uart_clk_divider|counter\(9),
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~3_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter\(15),
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\);

-- Location: LCCOMB_X3_Y4_N0
\UART_Controller_1|uart_clk_divider|counter[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter[9]~0_combout\) # ((\UART_Controller_1|uart_clk_divider|counter[9]~1_combout\) # ((!\UART_Controller_1|uart_clk_divider|LessThan0~4_combout\) # 
-- (!\UART_Controller_1|uart_clk_divider|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|counter[9]~0_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter[9]~1_combout\,
	datac => \UART_Controller_1|uart_clk_divider|counter\(0),
	datad => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\);

-- Location: LCCOMB_X4_Y4_N2
\UART_Controller_1|uart_clk_divider|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~2_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(1) & (!\UART_Controller_1|uart_clk_divider|Add1~1\)) # (!\UART_Controller_1|uart_clk_divider|counter\(1) & ((\UART_Controller_1|uart_clk_divider|Add1~1\) # 
-- (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~3\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~1\) # (!\UART_Controller_1|uart_clk_divider|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~1\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~3\);

-- Location: LCCOMB_X3_Y4_N26
\UART_Controller_1|uart_clk_divider|counter~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~4_combout\ = (\UART_Controller_1|uart_clk_divider|counter[9]~2_combout\ & \UART_Controller_1|uart_clk_divider|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\,
	datad => \UART_Controller_1|uart_clk_divider|Add1~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~4_combout\);

-- Location: LCFF_X3_Y4_N27
\UART_Controller_1|uart_clk_divider|counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(1));

-- Location: LCCOMB_X4_Y4_N4
\UART_Controller_1|uart_clk_divider|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~4_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(2) & (\UART_Controller_1|uart_clk_divider|Add1~3\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(2) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~3\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~5\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(2) & !\UART_Controller_1|uart_clk_divider|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~3\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~5\);

-- Location: LCFF_X4_Y4_N5
\UART_Controller_1|uart_clk_divider|counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(2));

-- Location: LCCOMB_X4_Y4_N8
\UART_Controller_1|uart_clk_divider|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~8_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(4) & (\UART_Controller_1|uart_clk_divider|Add1~7\ $ (GND))) # (!\UART_Controller_1|uart_clk_divider|counter\(4) & 
-- (!\UART_Controller_1|uart_clk_divider|Add1~7\ & VCC))
-- \UART_Controller_1|uart_clk_divider|Add1~9\ = CARRY((\UART_Controller_1|uart_clk_divider|counter\(4) & !\UART_Controller_1|uart_clk_divider|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(4),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~7\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~9\);

-- Location: LCCOMB_X3_Y4_N28
\UART_Controller_1|uart_clk_divider|counter~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~5_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~8_combout\ & \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~8_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~5_combout\);

-- Location: LCFF_X3_Y4_N29
\UART_Controller_1|uart_clk_divider|counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(4));

-- Location: LCCOMB_X4_Y4_N10
\UART_Controller_1|uart_clk_divider|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~10_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(5) & (!\UART_Controller_1|uart_clk_divider|Add1~9\)) # (!\UART_Controller_1|uart_clk_divider|counter\(5) & ((\UART_Controller_1|uart_clk_divider|Add1~9\) 
-- # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~11\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~9\) # (!\UART_Controller_1|uart_clk_divider|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(5),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~9\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~11\);

-- Location: LCCOMB_X3_Y4_N16
\UART_Controller_1|uart_clk_divider|counter~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~6_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~10_combout\ & \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~10_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~6_combout\);

-- Location: LCFF_X3_Y4_N17
\UART_Controller_1|uart_clk_divider|counter[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(5));

-- Location: LCCOMB_X4_Y4_N14
\UART_Controller_1|uart_clk_divider|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|Add1~14_combout\ = (\UART_Controller_1|uart_clk_divider|counter\(7) & (!\UART_Controller_1|uart_clk_divider|Add1~13\)) # (!\UART_Controller_1|uart_clk_divider|counter\(7) & 
-- ((\UART_Controller_1|uart_clk_divider|Add1~13\) # (GND)))
-- \UART_Controller_1|uart_clk_divider|Add1~15\ = CARRY((!\UART_Controller_1|uart_clk_divider|Add1~13\) # (!\UART_Controller_1|uart_clk_divider|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_clk_divider|counter\(7),
	datad => VCC,
	cin => \UART_Controller_1|uart_clk_divider|Add1~13\,
	combout => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	cout => \UART_Controller_1|uart_clk_divider|Add1~15\);

-- Location: LCCOMB_X3_Y4_N6
\UART_Controller_1|uart_clk_divider|counter~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~3_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~14_combout\ & \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~14_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~3_combout\);

-- Location: LCFF_X3_Y4_N7
\UART_Controller_1|uart_clk_divider|counter[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(7));

-- Location: LCCOMB_X3_Y4_N30
\UART_Controller_1|uart_clk_divider|counter~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|counter~7_combout\ = (\UART_Controller_1|uart_clk_divider|Add1~16_combout\ & \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_clk_divider|Add1~16_combout\,
	datad => \UART_Controller_1|uart_clk_divider|counter[9]~2_combout\,
	combout => \UART_Controller_1|uart_clk_divider|counter~7_combout\);

-- Location: LCFF_X3_Y4_N31
\UART_Controller_1|uart_clk_divider|counter[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_clk_divider|counter~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|counter\(8));

-- Location: LCCOMB_X2_Y4_N6
\UART_Controller_1|uart_clk_divider|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\ = ((\UART_Controller_1|uart_clk_divider|counter\(8)) # ((!\ADC_Manager1|main_state.read_init_mem~regout\) # (!\UART_Controller_1|uart_clk_divider|LessThan0~4_combout\))) # 
-- (!\UART_Controller_1|uart_clk_divider|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|LessThan0~2_combout\,
	datab => \UART_Controller_1|uart_clk_divider|counter\(8),
	datac => \UART_Controller_1|uart_clk_divider|LessThan0~4_combout\,
	datad => \ADC_Manager1|main_state.read_init_mem~regout\,
	combout => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\);

-- Location: LCCOMB_X1_Y6_N28
\UART_Controller_1|uart_clk_divider|clock_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\ = \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_clk_divider|LessThan0~5_combout\,
	combout => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\);

-- Location: LCFF_X1_Y6_N29
\UART_Controller_1|uart_clk_divider|clock_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~combout\,
	datain => \UART_Controller_1|uart_clk_divider|clock_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_clk_divider|clock_out~regout\);

-- Location: LCCOMB_X9_Y3_N16
\UART_Controller_1|uart_tx_1|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~2_combout\ = (\UART_Controller_1|uart_tx_1|Selector4~1_combout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # ((\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector4~1_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector4~1_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~2_combout\);

-- Location: LCFF_X9_Y3_N17
\UART_Controller_1|uart_tx_1|tx_next_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\);

-- Location: LCFF_X9_Y3_N25
\UART_Controller_1|uart_tx_1|tx_curr_state.start\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.start~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\);

-- Location: LCCOMB_X9_Y3_N0
\UART_Controller_1|uart_tx_1|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector5~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\) # (\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector5~0_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\) # (!\UART_Controller_1|uart_tx_1|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector5~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector5~1_combout\);

-- Location: LCFF_X9_Y3_N1
\UART_Controller_1|uart_tx_1|tx_next_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\);

-- Location: LCCOMB_X9_Y3_N22
\UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\);

-- Location: LCFF_X9_Y3_N23
\UART_Controller_1|uart_tx_1|tx_curr_state.data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.data~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\);

-- Location: LCCOMB_X8_Y3_N8
\UART_Controller_1|uart_tx_1|data_index[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[0]~5_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(0) & (((\UART_Controller_1|uart_tx_1|data_index[2]~3_combout\)))) # (!\UART_Controller_1|uart_tx_1|data_index\(0) & 
-- (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & ((\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[0]~5_combout\);

-- Location: LCFF_X8_Y3_N9
\UART_Controller_1|uart_tx_1|data_index[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(0));

-- Location: LCCOMB_X8_Y3_N26
\UART_Controller_1|uart_tx_1|data_index[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[1]~4_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(0) $ (\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|data_index\(0),
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(1),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[1]~4_combout\);

-- Location: LCFF_X8_Y3_N27
\UART_Controller_1|uart_tx_1|data_index[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(1));

-- Location: LCCOMB_X8_Y3_N20
\UART_Controller_1|uart_tx_1|tx_next_state~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\);

-- Location: LCCOMB_X8_Y3_N22
\UART_Controller_1|uart_tx_1|data_index[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ = ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~12_combout\) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # 
-- (!\UART_Controller_1|uart_clk_divider|clock_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state~12_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\);

-- Location: LCCOMB_X8_Y3_N30
\UART_Controller_1|uart_tx_1|data_index[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|data_index[2]~6_combout\ = (\UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ & (((\UART_Controller_1|uart_tx_1|data_index\(2))))) # (!\UART_Controller_1|uart_tx_1|data_index[2]~3_combout\ & 
-- (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Add0~0_combout\ $ (\UART_Controller_1|uart_tx_1|data_index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Add0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_index[2]~3_combout\,
	datac => \UART_Controller_1|uart_tx_1|data_index\(2),
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	combout => \UART_Controller_1|uart_tx_1|data_index[2]~6_combout\);

-- Location: LCFF_X8_Y3_N31
\UART_Controller_1|uart_tx_1|data_index[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|data_index[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_index\(2));

-- Location: LCCOMB_X8_Y3_N28
\UART_Controller_1|uart_tx_1|tx_next_state~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\ = (\UART_Controller_1|uart_clk_divider|clock_out~regout\ & (\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|data_index\(0) & \UART_Controller_1|uart_tx_1|data_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datab => \UART_Controller_1|uart_tx_1|data_index\(2),
	datac => \UART_Controller_1|uart_tx_1|data_index\(0),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\);

-- Location: LCCOMB_X9_Y3_N8
\UART_Controller_1|uart_tx_1|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector4~0_combout\ = (\UART_Controller_1|START_SEND_DATA~2_combout\ & (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\)))) # (!\UART_Controller_1|START_SEND_DATA~2_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\) # ((!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector4~0_combout\);

-- Location: LCCOMB_X9_Y3_N18
\UART_Controller_1|uart_tx_1|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~3_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state~13_combout\) # ((!\UART_Controller_1|uart_tx_1|Selector6~1_combout\ & 
-- \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\)))) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (!\UART_Controller_1|uart_tx_1|Selector6~1_combout\ & (\UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_tx_1|Selector6~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_next_state~13_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~3_combout\);

-- Location: LCFF_X9_Y3_N19
\UART_Controller_1|uart_tx_1|tx_next_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector6~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\);

-- Location: LCCOMB_X9_Y3_N6
\UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\ = \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_tx_1|tx_next_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\);

-- Location: LCFF_X9_Y3_N7
\UART_Controller_1|uart_tx_1|tx_curr_state.stop\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\);

-- Location: LCCOMB_X9_Y3_N4
\UART_Controller_1|uart_tx_1|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector2~1_combout\ = (\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & (((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|Selector2~0_combout\ & ((\UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\) # ((\UART_Controller_1|uart_tx_1|Selector4~0_combout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector2~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector4~0_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.stop~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector2~1_combout\);

-- Location: LCFF_X9_Y3_N5
\UART_Controller_1|uart_tx_1|tx_next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\);

-- Location: LCFF_X9_Y3_N11
\UART_Controller_1|uart_tx_1|tx_curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\);

-- Location: LCCOMB_X13_Y1_N22
\UART_Controller_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~1_combout\ = (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\ & \UART_Controller_1|curr_state.transmiting~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|curr_state.transmiting~regout\,
	combout => \UART_Controller_1|Selector0~1_combout\);

-- Location: LCCOMB_X25_Y6_N16
\ADC_Manager1|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADC_Manager1|Selector8~0_combout\ = (\ADC_Manager1|main_state.sending_bits~regout\) # ((!\ADC_Manager1|main_state.finding_preambule~regout\ & (\ADC_Manager1|DATA_DONE~regout\ & !\ADC_Manager1|main_state.waiting_after~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|main_state.sending_bits~regout\,
	datab => \ADC_Manager1|main_state.finding_preambule~regout\,
	datac => \ADC_Manager1|DATA_DONE~regout\,
	datad => \ADC_Manager1|main_state.waiting_after~regout\,
	combout => \ADC_Manager1|Selector8~0_combout\);

-- Location: LCFF_X25_Y6_N17
\ADC_Manager1|DATA_DONE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \ADC_Manager1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ADC_Manager1|DATA_DONE~regout\);

-- Location: LCCOMB_X13_Y1_N2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # (\ADC_Manager1|DATA_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X13_Y1_N30
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\) # 
-- (!\UART_Controller_1|curr_state.reading_fifo1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datab => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCFF_X13_Y1_N31
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\);

-- Location: LCCOMB_X13_Y1_N28
\UART_Controller_1|Selector0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~2_combout\ = (\UART_Controller_1|Selector0~1_combout\) # (((!\UART_Controller_1|curr_state.idle~regout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)) # 
-- (!\UART_Controller_1|Selector0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.idle~regout\,
	datab => \UART_Controller_1|Selector0~1_combout\,
	datac => \UART_Controller_1|Selector0~0_combout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|Selector0~2_combout\);

-- Location: LCCOMB_X13_Y1_N24
\UART_Controller_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector3~0_combout\ = (\UART_Controller_1|curr_state.reading_fifo2~regout\ & ((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\) # ((\UART_Controller_1|next_state.transmiting~regout\ & !\UART_Controller_1|Selector0~2_combout\)))) # 
-- (!\UART_Controller_1|curr_state.reading_fifo2~regout\ & (((\UART_Controller_1|next_state.transmiting~regout\ & !\UART_Controller_1|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|next_state.transmiting~regout\,
	datad => \UART_Controller_1|Selector0~2_combout\,
	combout => \UART_Controller_1|Selector3~0_combout\);

-- Location: LCFF_X13_Y1_N25
\UART_Controller_1|next_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.transmiting~regout\);

-- Location: LCFF_X13_Y1_N13
\UART_Controller_1|curr_state.transmiting\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.transmiting~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.transmiting~regout\);

-- Location: LCCOMB_X13_Y1_N14
\UART_Controller_1|next_state.idle~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|next_state.idle~0_combout\ = (\UART_Controller_1|Selector0~2_combout\ & (((\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)) # (!\UART_Controller_1|curr_state.transmiting~regout\))) # (!\UART_Controller_1|Selector0~2_combout\ & 
-- (((\UART_Controller_1|next_state.idle~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.transmiting~regout\,
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|next_state.idle~regout\,
	datad => \UART_Controller_1|Selector0~2_combout\,
	combout => \UART_Controller_1|next_state.idle~0_combout\);

-- Location: LCFF_X13_Y1_N15
\UART_Controller_1|next_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|next_state.idle~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.idle~regout\);

-- Location: LCFF_X13_Y1_N17
\UART_Controller_1|curr_state.idle\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.idle~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.idle~regout\);

-- Location: LCCOMB_X9_Y3_N12
\UART_Controller_1|START_SEND_DATA~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|START_SEND_DATA~2_combout\ = (\UART_Controller_1|curr_state.transmiting~regout\) # (!\UART_Controller_1|curr_state.idle~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|curr_state.idle~regout\,
	combout => \UART_Controller_1|START_SEND_DATA~2_combout\);

-- Location: LCCOMB_X9_Y3_N10
\UART_Controller_1|uart_tx_1|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_clk_divider|clock_out~regout\))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((!\UART_Controller_1|START_SEND_DATA~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datab => \UART_Controller_1|uart_clk_divider|clock_out~regout\,
	datac => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	datad => \UART_Controller_1|START_SEND_DATA~2_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~1_combout\);

-- Location: LCCOMB_X9_Y3_N2
\UART_Controller_1|uart_tx_1|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector6~0_combout\ = (\UART_Controller_1|curr_state.idle~regout\ & (!\UART_Controller_1|curr_state.transmiting~regout\ & !\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|curr_state.idle~regout\,
	datac => \UART_Controller_1|curr_state.transmiting~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector6~0_combout\);

-- Location: LCCOMB_X9_Y3_N14
\UART_Controller_1|uart_tx_1|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector3~0_combout\ = (!\UART_Controller_1|uart_tx_1|Selector6~2_combout\ & ((\UART_Controller_1|uart_tx_1|Selector6~0_combout\) # ((!\UART_Controller_1|uart_tx_1|Selector6~1_combout\ & 
-- \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Selector6~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|Selector6~1_combout\,
	datac => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	datad => \UART_Controller_1|uart_tx_1|Selector6~0_combout\,
	combout => \UART_Controller_1|uart_tx_1|Selector3~0_combout\);

-- Location: LCFF_X9_Y3_N15
\UART_Controller_1|uart_tx_1|tx_next_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\);

-- Location: LCFF_X9_Y3_N21
\UART_Controller_1|uart_tx_1|tx_curr_state.sync\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_tx_1|tx_next_state.sync~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\);

-- Location: LCCOMB_X9_Y3_N30
\UART_Controller_1|uart_tx_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector1~0_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (((\UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\) # (\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))) # 
-- (!\UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\ & (!\UART_Controller_1|START_SEND_DATA~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|START_SEND_DATA~2_combout\,
	datab => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	datac => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.idle~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector1~0_combout\);

-- Location: LCFF_X9_Y3_N31
\UART_Controller_1|uart_tx_1|TX_BUSY\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\);

-- Location: LCCOMB_X13_Y1_N8
\UART_Controller_1|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector2~0_combout\ = (\UART_Controller_1|Selector0~2_combout\ & (\UART_Controller_1|curr_state.reading_fifo1~regout\ & ((!\UART_Controller_1|Selector0~1_combout\)))) # (!\UART_Controller_1|Selector0~2_combout\ & 
-- (((\UART_Controller_1|next_state.reading_fifo2~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datab => \UART_Controller_1|Selector0~2_combout\,
	datac => \UART_Controller_1|next_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|Selector0~1_combout\,
	combout => \UART_Controller_1|Selector2~0_combout\);

-- Location: LCFF_X13_Y1_N9
\UART_Controller_1|next_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo2~regout\);

-- Location: LCFF_X13_Y1_N7
\UART_Controller_1|curr_state.reading_fifo2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \UART_Controller_1|next_state.reading_fifo2~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo2~regout\);

-- Location: LCCOMB_X13_Y1_N6
\UART_Controller_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector0~0_combout\ = (!\UART_Controller_1|curr_state.reading_fifo1~regout\ & ((!\UART_Controller_1|curr_state.reading_fifo2~regout\) # (!\UART_Controller_1|uart_tx_1|TX_BUSY~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_tx_1|TX_BUSY~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo2~regout\,
	datad => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	combout => \UART_Controller_1|Selector0~0_combout\);

-- Location: LCCOMB_X13_Y1_N26
\UART_Controller_1|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|Selector1~0_combout\ = (\UART_Controller_1|Selector0~2_combout\ & (\UART_Controller_1|Selector0~0_combout\ & ((!\UART_Controller_1|Selector0~1_combout\)))) # (!\UART_Controller_1|Selector0~2_combout\ & 
-- (((\UART_Controller_1|next_state.reading_fifo1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|Selector0~2_combout\,
	datab => \UART_Controller_1|Selector0~0_combout\,
	datac => \UART_Controller_1|next_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|Selector0~1_combout\,
	combout => \UART_Controller_1|Selector1~0_combout\);

-- Location: LCFF_X13_Y1_N27
\UART_Controller_1|next_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|next_state.reading_fifo1~regout\);

-- Location: LCCOMB_X13_Y1_N10
\UART_Controller_1|curr_state.reading_fifo1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|curr_state.reading_fifo1~feeder_combout\ = \UART_Controller_1|next_state.reading_fifo1~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|next_state.reading_fifo1~regout\,
	combout => \UART_Controller_1|curr_state.reading_fifo1~feeder_combout\);

-- Location: LCFF_X13_Y1_N11
\UART_Controller_1|curr_state.reading_fifo1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|curr_state.reading_fifo1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|curr_state.reading_fifo1~regout\);

-- Location: LCCOMB_X12_Y1_N22
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & ((VCC)))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (((VCC) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) $ (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X12_Y1_N24
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\);

-- Location: LCCOMB_X13_Y1_N4
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & (\UART_Controller_1|curr_state.reading_fifo1~regout\))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ 
-- & (\ADC_Manager1|DATA_DONE~regout\ $ (((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\ & \UART_Controller_1|curr_state.reading_fifo1~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	datac => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LCFF_X12_Y1_N25
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3));

-- Location: LCFF_X12_Y1_N23
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2));

-- Location: LCCOMB_X13_Y1_N18
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\ADC_Manager1|DATA_DONE~regout\ & (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2) & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADC_Manager1|DATA_DONE~regout\,
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(3),
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|safe_q\(2),
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X13_Y1_N20
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\UART_Controller_1|curr_state.reading_fifo1~regout\ & ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\) # 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCFF_X13_Y1_N21
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\);

-- Location: LCCOMB_X13_Y1_N0
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\ & \ADC_Manager1|DATA_DONE~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~regout\,
	datad => \ADC_Manager1|DATA_DONE~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X12_Y1_N0
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\ = (\UART_Controller_1|curr_state.reading_fifo1~regout\ & \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART_Controller_1|curr_state.reading_fifo1~regout\,
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~regout\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\);

-- Location: LCCOMB_X12_Y2_N0
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCFF_X12_Y2_N1
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(0));

-- Location: LCCOMB_X12_Y2_N2
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCFF_X12_Y2_N3
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(1));

-- Location: LCCOMB_X12_Y2_N4
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCFF_X12_Y2_N5
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(2));

-- Location: LCCOMB_X12_Y2_N6
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\);

-- Location: LCFF_X12_Y2_N7
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|safe_q\(3));

-- Location: LCCOMB_X12_Y2_N14
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0) $ (VCC)
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0),
	datad => VCC,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCFF_X12_Y2_N15
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(0));

-- Location: LCCOMB_X12_Y2_N16
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1) & 
-- ((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCFF_X12_Y2_N17
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(1));

-- Location: LCCOMB_X12_Y2_N18
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- (!\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2) & 
-- !\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2),
	datad => VCC,
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCFF_X12_Y2_N19
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(2));

-- Location: LCCOMB_X12_Y2_N20
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3) $ 
-- (\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3),
	cin => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\);

-- Location: LCFF_X12_Y2_N21
\UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	ena => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|safe_q\(3));

-- Location: LCFF_X8_Y3_N1
\UART_Controller_1|uart_tx_1|data_send[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(6),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(6));

-- Location: LCFF_X8_Y3_N5
\UART_Controller_1|uart_tx_1|data_send[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \UART_Controller_1|uart_clk_divider|clock_out~clkctrl_outclk\,
	sdata => \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|q_b\(7),
	sload => VCC,
	ena => \UART_Controller_1|uart_tx_1|tx_curr_state.sync~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|data_send\(7));

-- Location: LCCOMB_X8_Y3_N4
\UART_Controller_1|uart_tx_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Mux0~1_combout\ = (\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & (((\UART_Controller_1|uart_tx_1|data_send\(7)) # (!\UART_Controller_1|uart_tx_1|data_index\(1))))) # (!\UART_Controller_1|uart_tx_1|Mux0~0_combout\ & 
-- (\UART_Controller_1|uart_tx_1|data_send\(6) & ((\UART_Controller_1|uart_tx_1|data_index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~0_combout\,
	datab => \UART_Controller_1|uart_tx_1|data_send\(6),
	datac => \UART_Controller_1|uart_tx_1|data_send\(7),
	datad => \UART_Controller_1|uart_tx_1|data_index\(1),
	combout => \UART_Controller_1|uart_tx_1|Mux0~1_combout\);

-- Location: LCCOMB_X8_Y3_N0
\UART_Controller_1|uart_tx_1|Selector0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~0_combout\ = (\UART_Controller_1|uart_tx_1|data_index\(2) & ((\UART_Controller_1|uart_tx_1|Mux0~1_combout\))) # (!\UART_Controller_1|uart_tx_1|data_index\(2) & (\UART_Controller_1|uart_tx_1|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|Mux0~3_combout\,
	datab => \UART_Controller_1|uart_tx_1|Mux0~1_combout\,
	datad => \UART_Controller_1|uart_tx_1|data_index\(2),
	combout => \UART_Controller_1|uart_tx_1|Selector0~0_combout\);

-- Location: LCCOMB_X9_Y3_N26
\UART_Controller_1|uart_tx_1|Selector0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \UART_Controller_1|uart_tx_1|Selector0~1_combout\ = (\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & (\UART_Controller_1|uart_tx_1|Selector0~0_combout\)) # (!\UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\ & 
-- ((!\UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART_Controller_1|uart_tx_1|tx_curr_state.data~regout\,
	datac => \UART_Controller_1|uart_tx_1|Selector0~0_combout\,
	datad => \UART_Controller_1|uart_tx_1|tx_curr_state.start~regout\,
	combout => \UART_Controller_1|uart_tx_1|Selector0~1_combout\);

-- Location: LCFF_X9_Y3_N27
\UART_Controller_1|uart_tx_1|TX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \UART_Controller_1|uart_tx_1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \UART_Controller_1|uart_tx_1|TX~regout\);

-- Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(0));

-- Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(1));

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(2));

-- Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(3));

-- Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(4));

-- Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ADC_Manager1|data_buffer\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT(5));

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \clock_divider1|clock_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SYNC);

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \UART_Controller_1|uart_tx_1|TX~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TX);

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RX_RX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RX_RX);
END structure;


