# compile vhdl design source files
vhdl xil_defaultlib  "../../../vga_hessian.srcs/sources_1/new/vga_hessian.vhd"

# Do not sort compile order
nosort
