Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 12 15:33:55 2021
| Host         : LAPTOP-KSVOJTV9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z045
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   192 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   522 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   192 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     4 |
| >= 16              |    76 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6107 |         1333 |
| No           | No                    | Yes                    |             863 |          245 |
| No           | Yes                   | No                     |             461 |          150 |
| Yes          | No                    | No                     |             779 |          191 |
| Yes          | No                    | Yes                    |            1919 |          439 |
| Yes          | Yes                   | No                     |             573 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                   |                                                                                 Enable Signal                                                                                 |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                           | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_pnmon/i_pnmon/adc_valid_d                                                                                           | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_pnmon/i_pnmon/adc_valid_d                                                                                           | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                             |                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_pnmon/i_pnmon/adc_valid_d                                                                                           |                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_pnmon/i_pnmon/adc_valid_d                                                                                           |                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK1                    |                                                                                                                                                                               |                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[2]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[2]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                       | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                        | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                  | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/p_0_in__0                                                                                                                | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/util_wfifo_0/inst/sel                                                                                                                               | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                              | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1__1_n_0                                                                            | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_i_1__0_n_0                                                               | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                4 |              4 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/util_wfifo_0/inst/din_wr                                                                                                                            | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_rcount[3]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                      | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_dac_par_type0                                                                                                         | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                             |                1 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__1_n_0                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                       |                2 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                   |                3 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                         | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_5[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_3[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_5[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_2[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_2[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_6[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_3[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[0]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[1]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[1]_2[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_4[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/util_wfifo_0/inst/din_waddr_rel_t0                                                                                                                  | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/util_wfifo_0/inst/dout_waddr_rel_t_s                                                                                                                | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_4[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                 |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                 |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_count[4]_i_2_n_0                                                                                  | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_count[4]_i_1_n_0                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[1]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                2 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_6[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | i_system_wrapper/system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                             |                2 |              6 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                1 |              7 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/p_1_in[7]                                                                                                                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg2[15]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                2 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/p_1_in[31]                                                                                                                   | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg2[23]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg2[7]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg2[31]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg0[15]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg0[23]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[7]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[23]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                            |                3 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg0[7]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[15]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg0[31]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[31]_i_1_n_0                                                                                                         | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                  |                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                   |                                                                                                                                                                                      |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                        | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                             |                3 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_9[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                      | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/p_1_in[15]                                                                                                                   | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/p_1_in[23]                                                                                                                   | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_adc_lb_enb0_1                                                                                                         | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |              9 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_adc_lb_enb0                                                                                                           | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |              9 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                  |                4 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                         | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                4 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                3 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                4 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                     | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |                5 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                         | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                      | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             11 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             11 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                5 |             11 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                5 |             11 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                6 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                 | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                  |                5 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                5 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                6 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                3 |             12 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                      |                4 |             13 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                5 |             13 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                2 |             14 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/p_1_in                                                                                                                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                2 |             14 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/p_1_in                                                                                                                   | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                5 |             14 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                      |                2 |             14 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_8[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                3 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[0]_2[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                4 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[0]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                4 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_4[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                3 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/up_drp_ready_reg_0[0]                                                                                | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                4 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                      |                3 |             16 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                                                      |               10 |             21 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                6 |             21 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                               | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                6 |             21 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                                                      |                7 |             21 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                        | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                9 |             24 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |                8 |             27 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_drp_sel0                                                                                                              | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                7 |             29 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_drp_sel0                                                                                                              | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                8 |             30 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_pnmon/adc_valid_in                                                                                                  |                                                                                                                                                                                      |               12 |             30 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_pnmon/adc_valid_in                                                                                                  |                                                                                                                                                                                      |               12 |             30 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |                8 |             30 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             31 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             31 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[4]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                5 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[0]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_adc_gpio_out0                                                                                                         | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                5 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_3[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_7[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |               12 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_7[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                9 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_9[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                7 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_1[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/up_count_toggle_s                                                                              | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                7 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |               12 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_clock_mon/up_count_toggle_s                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_6[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_2[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_waddr_reg[1]_5[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |               13 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[3]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                8 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_8[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                7 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg_rden__0                                                                                                              | i_system_wrapper/system_i/s_axi_modulator_0/inst/axi_awready_i_1_n_0                                                                                                                 |               12 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_7[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_waddr_reg[2]_0[0]                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                6 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/E[0]                                                                                                                     | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                7 |             32 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                6 |             33 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                7 |             33 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_s                                                                               |                                                                                                                                                                                      |                6 |             33 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_clock_mon/d_count_toggle_s                                                                                      |                                                                                                                                                                                      |                6 |             33 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_clock_mon/d_count_toggle_s                                                                                             |                9 |             33 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_toggle_s                                                                                      |                9 |             33 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                      |               10 |             34 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                                      |               12 |             35 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                           |               15 |             41 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                      |               14 |             42 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/p_5_in                                                                                                                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |                9 |             46 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/p_5_in_0                                                                                                                 | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |                9 |             46 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                      |                9 |             47 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                8 |             47 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                                      |               10 |             52 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                      |               11 |             52 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |               11 |             52 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |               10 |             52 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/dout_vaild_0                                                                                                              |                                                                                                                                                                                      |                9 |             64 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/dout_vaild_1                                                                                                              |                                                                                                                                                                                      |               11 |             64 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/E[0]                                                                                                       |                                                                                                                                                                                      |               24 |             64 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                         | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |               18 |             73 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                         | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |               17 |             73 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1__0_n_0                                                             | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |               13 |             74 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[77]_i_1_n_0                                                                | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |               16 |             74 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                     |               26 |             98 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/E[0]                                                                                                              |               33 |            128 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                  | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |               32 |            132 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                  | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/AR[0]                                                                                              |               37 |            132 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1__0_n_0                                                        | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |               34 |            133 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                           | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |               30 |            133 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               |                                                                                                                                                                                      |               69 |            199 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                         |              115 |            376 |
|  i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0                    |                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn_0                                                                                |              108 |            401 |
|  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk                   |                                                                                                                                                                               |                                                                                                                                                                                      |              161 |            836 |
|  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/div_clk |                                                                                                                                                                               |                                                                                                                                                                                      |             1103 |           5870 |
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


