

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:56:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       S18
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.077|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  705|  705|  705|  705|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  703|  703|        11|          9|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_12), !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_11), !map !15"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_10), !map !21"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_9), !map !27"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_8), !map !33"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_7), !map !39"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_6), !map !45"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_5), !map !51"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_4), !map !57"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_3), !map !63"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_2), !map !69"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_1), !map !75"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([78 x float]* %max_pool_out_0), !map !81"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1248 x float]* %conv_out_2), !map !87"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1404 x float]* %conv_out_1), !map !94"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1404 x float]* %conv_out_0), !map !100"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [maxpool/max_pool.cpp:10]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_53, %Row_Loop ]" [maxpool/max_pool.cpp:29]   --->   Operation 33 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 34 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [maxpool/max_pool.cpp:10]   --->   Operation 35 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [maxpool/max_pool.cpp:10]   --->   Operation 36 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [maxpool/max_pool.cpp:10]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [maxpool/max_pool.cpp:10]   --->   Operation 38 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 39 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.02ns)   --->   "%select_ln29_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 40 'select' 'select_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "%select_ln29_53 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 41 'select' 'select_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_53 to i12" [maxpool/max_pool.cpp:14]   --->   Operation 42 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_53 to i11" [maxpool/max_pool.cpp:14]   --->   Operation 43 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_52, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %shl_ln to i11" [maxpool/max_pool.cpp:29]   --->   Operation 45 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %shl_ln to i9" [maxpool/max_pool.cpp:36]   --->   Operation 46 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln29_52, i4 0)" [maxpool/max_pool.cpp:29]   --->   Operation 47 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %tmp_144 to i9" [maxpool/max_pool.cpp:29]   --->   Operation 48 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln29 = add i9 %zext_ln36_1, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 49 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (3.74ns)   --->   "%mul_ln29 = mul i11 54, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 50 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln29_1 = add i11 %mul_ln29, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 51 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i11 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 52 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 53 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln29_91 = or i9 %add_ln29, 1" [maxpool/max_pool.cpp:29]   --->   Operation 54 'or' 'or_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl32_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %or_ln29_91, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 55 'bitconcatenate' 'p_shl32_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_145 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %or_ln29_91, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 56 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i10 %tmp_145 to i12" [maxpool/max_pool.cpp:29]   --->   Operation 57 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i12 %p_shl32_cast, %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 58 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i12 %sub_ln29, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 59 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i12 %add_ln29_2 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 60 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_3 = add i11 12, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 61 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i11 %add_ln29_3, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 62 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %add_ln29_4 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_0_addr_4 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 64 'getelementptr' 'conv_out_0_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_5 = add i11 18, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 65 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i11 %add_ln29_5, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 66 'add' 'add_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i11 %add_ln29_6 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_1_addr_2 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 68 'getelementptr' 'conv_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_1_addr_6 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 69 'getelementptr' 'conv_out_1_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_146 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %select_ln29_52, i7 0)" [maxpool/max_pool.cpp:29]   --->   Operation 70 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i11 %tmp_146 to i12" [maxpool/max_pool.cpp:29]   --->   Operation 71 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_147 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln29_52, i5 0)" [maxpool/max_pool.cpp:29]   --->   Operation 72 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i9 %tmp_147 to i12" [maxpool/max_pool.cpp:29]   --->   Operation 73 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.63ns)   --->   "%sub_ln29_1 = sub i12 %zext_ln29_12, %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 74 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i12 %sub_ln29_1 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 75 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.96ns)   --->   "%or_ln29_92 = or i3 %trunc_ln29, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 76 'or' 'or_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_148 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln29_1, i32 3, i32 11)" [maxpool/max_pool.cpp:29]   --->   Operation 77 'partselect' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_149 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_148, i3 %or_ln29_92)" [maxpool/max_pool.cpp:29]   --->   Operation 78 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i12 %tmp_149 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 79 'sext' 'sext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %sext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 80 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln29_94 = or i8 %tmp_144, 2" [maxpool/max_pool.cpp:29]   --->   Operation 81 'or' 'or_ln29_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl26_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_94, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 82 'bitconcatenate' 'p_shl26_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl27_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_94, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 83 'bitconcatenate' 'p_shl27_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i12 %p_shl26_cast, %p_shl27_cast" [maxpool/max_pool.cpp:29]   --->   Operation 84 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_18 = add i12 %sub_ln29_3, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 85 'add' 'add_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i12 %add_ln29_18 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 86 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_2_addr_4 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 87 'getelementptr' 'conv_out_2_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_out_0_load = load float* %conv_out_0_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 88 'load' 'conv_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 89 'load' 'conv_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_out_1_load_2 = load float* %conv_out_1_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 90 'load' 'conv_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%conv_out_0_load_4 = load float* %conv_out_0_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 91 'load' 'conv_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_out_2_load_4 = load float* %conv_out_2_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 92 'load' 'conv_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%conv_out_1_load_6 = load float* %conv_out_1_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 93 'load' 'conv_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_7 = add i11 24, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 94 'add' 'add_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_8 = add i11 %add_ln29_7, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 95 'add' 'add_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i11 %add_ln29_8 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 96 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_out_0_addr_8 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 97 'getelementptr' 'conv_out_0_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_9 = add i11 30, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 98 'add' 'add_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_10 = add i11 %add_ln29_9, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 99 'add' 'add_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i11 %add_ln29_10 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 100 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_11 = add i11 36, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 101 'add' 'add_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_12 = add i11 %add_ln29_11, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 102 'add' 'add_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i11 %add_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 103 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_0_addr_12 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_0_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_13 = add i11 42, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 105 'add' 'add_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i11 %add_ln29_13, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 106 'add' 'add_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i11 %add_ln29_14 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 107 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%conv_out_1_addr_10 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 108 'getelementptr' 'conv_out_1_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%conv_out_1_addr_14 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 109 'getelementptr' 'conv_out_1_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln29_96 = or i8 %tmp_144, 4" [maxpool/max_pool.cpp:29]   --->   Operation 110 'or' 'or_ln29_96' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl = call i64 @_ssdm_op_BitConcatenate.i64.i53.i8.i3(i53 0, i8 %or_ln29_96, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 111 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl1 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i8.i1(i55 0, i8 %or_ln29_96, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 112 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.52ns)   --->   "%sub_ln29_5 = sub i64 %p_shl, %p_shl1" [maxpool/max_pool.cpp:29]   --->   Operation 113 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %sub_ln29_5 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 114 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.96ns)   --->   "%or_ln29_97 = or i3 %trunc_ln29_1, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 115 'or' 'or_ln29_97' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_150 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %sub_ln29_5, i32 3, i32 63)" [maxpool/max_pool.cpp:29]   --->   Operation 116 'partselect' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_150, i3 %or_ln29_97)" [maxpool/max_pool.cpp:29]   --->   Operation 117 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%conv_out_2_addr_8 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %tmp_151" [maxpool/max_pool.cpp:29]   --->   Operation 118 'getelementptr' 'conv_out_2_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln29_99 = or i8 %tmp_144, 6" [maxpool/max_pool.cpp:29]   --->   Operation 119 'or' 'or_ln29_99' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_99, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 120 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl19_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_99, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 121 'bitconcatenate' 'p_shl19_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_7 = sub i12 %p_shl18_cast, %p_shl19_cast" [maxpool/max_pool.cpp:29]   --->   Operation 122 'sub' 'sub_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_21 = add i12 %sub_ln29_7, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 123 'add' 'add_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i12 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 124 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%conv_out_2_addr_12 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 125 'getelementptr' 'conv_out_2_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_0_load = load float* %conv_out_0_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 126 'load' 'conv_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_0_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 127 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 128 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i5 %or_ln26 to i11" [maxpool/max_pool.cpp:29]   --->   Operation 129 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (3.74ns)   --->   "%mul_ln29_1 = mul i11 54, %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 130 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%conv_out_2_load = load float* %conv_out_2_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 131 'load' 'conv_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 132 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_2_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 132 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%conv_out_1_load_2 = load float* %conv_out_1_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 133 'load' 'conv_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 134 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_1_load_2, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 134 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%conv_out_0_load_4 = load float* %conv_out_0_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 135 'load' 'conv_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 136 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_0_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 136 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%conv_out_2_load_4 = load float* %conv_out_2_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 137 'load' 'conv_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 138 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_2_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 138 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%conv_out_1_load_6 = load float* %conv_out_1_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 139 'load' 'conv_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 140 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_1_load_6, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 140 'fcmp' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%conv_out_0_load_8 = load float* %conv_out_0_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 141 'load' 'conv_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%conv_out_2_load_8 = load float* %conv_out_2_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 142 'load' 'conv_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%conv_out_1_load_10 = load float* %conv_out_1_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 143 'load' 'conv_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%conv_out_0_load_12 = load float* %conv_out_0_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 144 'load' 'conv_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%conv_out_2_load_12 = load float* %conv_out_2_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 145 'load' 'conv_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%conv_out_1_load_14 = load float* %conv_out_1_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 146 'load' 'conv_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%conv_out_0_addr_2 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 147 'getelementptr' 'conv_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_15 = add i11 48, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 148 'add' 'add_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_16 = add i11 %add_ln29_15, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 149 'add' 'add_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i11 %add_ln29_16 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 150 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%conv_out_0_addr_16 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 151 'getelementptr' 'conv_out_0_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 152 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%conv_out_1_addr_4 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 153 'getelementptr' 'conv_out_1_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln29_93 = or i8 %tmp_144, 1" [maxpool/max_pool.cpp:29]   --->   Operation 154 'or' 'or_ln29_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl28_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_93, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 155 'bitconcatenate' 'p_shl28_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl29_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_93, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 156 'bitconcatenate' 'p_shl29_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i12 %p_shl28_cast, %p_shl29_cast" [maxpool/max_pool.cpp:29]   --->   Operation 157 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_17 = add i12 %sub_ln29_2, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 158 'add' 'add_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i12 %add_ln29_17 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 159 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%conv_out_2_addr_2 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 160 'getelementptr' 'conv_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln29_95 = or i8 %tmp_144, 3" [maxpool/max_pool.cpp:29]   --->   Operation 161 'or' 'or_ln29_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl24_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_95, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 162 'bitconcatenate' 'p_shl24_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl25_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_95, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 163 'bitconcatenate' 'p_shl25_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i12 %p_shl24_cast, %p_shl25_cast" [maxpool/max_pool.cpp:29]   --->   Operation 164 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_19 = add i12 %sub_ln29_4, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 165 'add' 'add_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i12 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 166 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%conv_out_2_addr_6 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 167 'getelementptr' 'conv_out_2_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_0_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 168 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 169 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 170 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_2, -1" [maxpool/max_pool.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 172 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 173 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_0_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 174 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_3" [maxpool/max_pool.cpp:29]   --->   Operation 175 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_out_0_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 176 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [2/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 177 'load' 'conv_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_out_2_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 178 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 179 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 180 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_12, -1" [maxpool/max_pool.cpp:29]   --->   Operation 181 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 182 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 183 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_2_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 184 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_13" [maxpool/max_pool.cpp:29]   --->   Operation 185 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %conv_out_2_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 186 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (3.25ns)   --->   "%conv_out_0_load_2 = load float* %conv_out_0_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 187 'load' 'conv_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_out_1_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 188 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 189 'partselect' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 190 'trunc' 'trunc_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_23, -1" [maxpool/max_pool.cpp:29]   --->   Operation 191 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 192 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 193 'or' 'or_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_1_load_2, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 194 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_24" [maxpool/max_pool.cpp:29]   --->   Operation 195 'and' 'and_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_14, float %conv_out_1_load_2, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 196 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 197 [2/2] (3.25ns)   --->   "%conv_out_2_load_2 = load float* %conv_out_2_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 197 'load' 'conv_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %conv_out_0_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 198 'bitcast' 'bitcast_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 199 'partselect' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 200 'trunc' 'trunc_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_34, -1" [maxpool/max_pool.cpp:29]   --->   Operation 201 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 202 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 203 'or' 'or_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_0_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 204 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%and_ln29_21 = and i1 %or_ln29_21, %tmp_35" [maxpool/max_pool.cpp:29]   --->   Operation 205 'and' 'and_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_21, float %conv_out_0_load_4, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 206 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [2/2] (3.25ns)   --->   "%conv_out_1_load_4 = load float* %conv_out_1_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 207 'load' 'conv_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast float %conv_out_2_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 208 'bitcast' 'bitcast_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_28, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 209 'partselect' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i32 %bitcast_ln29_28 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 210 'trunc' 'trunc_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (1.55ns)   --->   "%icmp_ln29_56 = icmp ne i8 %tmp_45, -1" [maxpool/max_pool.cpp:29]   --->   Operation 211 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (2.44ns)   --->   "%icmp_ln29_57 = icmp eq i23 %trunc_ln29_32, 0" [maxpool/max_pool.cpp:29]   --->   Operation 212 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, %icmp_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 213 'or' 'or_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_2_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 214 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%and_ln29_28 = and i1 %or_ln29_28, %tmp_46" [maxpool/max_pool.cpp:29]   --->   Operation 215 'and' 'and_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_28, float %conv_out_2_load_4, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 216 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast float %conv_out_1_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 217 'bitcast' 'bitcast_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_35, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 218 'partselect' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i32 %bitcast_ln29_35 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 219 'trunc' 'trunc_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln29_70 = icmp ne i8 %tmp_56, -1" [maxpool/max_pool.cpp:29]   --->   Operation 220 'icmp' 'icmp_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (2.44ns)   --->   "%icmp_ln29_71 = icmp eq i23 %trunc_ln29_39, 0" [maxpool/max_pool.cpp:29]   --->   Operation 221 'icmp' 'icmp_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, %icmp_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 222 'or' 'or_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_1_load_6, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 223 'fcmp' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%and_ln29_35 = and i1 %or_ln29_35, %tmp_57" [maxpool/max_pool.cpp:29]   --->   Operation 224 'and' 'and_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %and_ln29_35, float %conv_out_1_load_6, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 225 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 226 [2/2] (3.25ns)   --->   "%conv_out_2_load_6 = load float* %conv_out_2_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 226 'load' 'conv_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 227 [1/2] (3.25ns)   --->   "%conv_out_0_load_8 = load float* %conv_out_0_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 227 'load' 'conv_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 228 [2/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_0_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 228 'fcmp' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/2] (3.25ns)   --->   "%conv_out_2_load_8 = load float* %conv_out_2_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 229 'load' 'conv_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 230 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_2_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 230 'fcmp' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/2] (3.25ns)   --->   "%conv_out_1_load_10 = load float* %conv_out_1_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 231 'load' 'conv_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 232 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_1_load_10, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 232 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/2] (3.25ns)   --->   "%conv_out_0_load_12 = load float* %conv_out_0_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 233 'load' 'conv_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 234 [2/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_0_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 234 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/2] (3.25ns)   --->   "%conv_out_2_load_12 = load float* %conv_out_2_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 235 'load' 'conv_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 236 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_2_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 236 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/2] (3.25ns)   --->   "%conv_out_1_load_14 = load float* %conv_out_1_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 237 'load' 'conv_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_4 : Operation 238 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_1_load_14, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 238 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [2/2] (3.25ns)   --->   "%conv_out_0_load_16 = load float* %conv_out_0_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 239 'load' 'conv_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%conv_out_0_addr_6 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 240 'getelementptr' 'conv_out_0_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%conv_out_0_addr_10 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 241 'getelementptr' 'conv_out_0_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%conv_out_1_addr_8 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 242 'getelementptr' 'conv_out_1_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%conv_out_1_addr_12 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 243 'getelementptr' 'conv_out_1_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%or_ln29_98 = or i8 %tmp_144, 5" [maxpool/max_pool.cpp:29]   --->   Operation 244 'or' 'or_ln29_98' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_98, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 245 'bitconcatenate' 'p_shl20_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl21_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_98, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 246 'bitconcatenate' 'p_shl21_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_6 = sub i12 %p_shl20_cast, %p_shl21_cast" [maxpool/max_pool.cpp:29]   --->   Operation 247 'sub' 'sub_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 248 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_20 = add i12 %sub_ln29_6, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 248 'add' 'add_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i12 %add_ln29_20 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 249 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%conv_out_2_addr_10 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 250 'getelementptr' 'conv_out_2_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln29_100 = or i8 %tmp_144, 7" [maxpool/max_pool.cpp:29]   --->   Operation 251 'or' 'or_ln29_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_100, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 252 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_100, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 253 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_8 = sub i12 %p_shl16_cast, %p_shl17_cast" [maxpool/max_pool.cpp:29]   --->   Operation 254 'sub' 'sub_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 255 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_22 = add i12 %sub_ln29_8, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 255 'add' 'add_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i12 %add_ln29_22 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 256 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_2_addr_14 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 257 'getelementptr' 'conv_out_2_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 258 [1/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 258 'load' 'conv_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 259 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_1_load, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 259 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/2] (3.25ns)   --->   "%conv_out_0_load_2 = load float* %conv_out_0_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 260 'load' 'conv_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 261 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_0_load_2, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 261 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/2] (3.25ns)   --->   "%conv_out_2_load_2 = load float* %conv_out_2_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 262 'load' 'conv_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 263 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_2_load_2, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 263 'fcmp' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/2] (3.25ns)   --->   "%conv_out_1_load_4 = load float* %conv_out_1_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 264 'load' 'conv_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 265 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_1_load_4, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 265 'fcmp' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [2/2] (3.25ns)   --->   "%conv_out_0_load_6 = load float* %conv_out_0_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 266 'load' 'conv_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 267 [1/2] (3.25ns)   --->   "%conv_out_2_load_6 = load float* %conv_out_2_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 267 'load' 'conv_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 268 [2/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_2_load_6, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 268 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast float %conv_out_0_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 269 'bitcast' 'bitcast_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_42, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 270 'partselect' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i32 %bitcast_ln29_42 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 271 'trunc' 'trunc_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (1.55ns)   --->   "%icmp_ln29_84 = icmp ne i8 %tmp_67, -1" [maxpool/max_pool.cpp:29]   --->   Operation 272 'icmp' 'icmp_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (2.44ns)   --->   "%icmp_ln29_85 = icmp eq i23 %trunc_ln29_46, 0" [maxpool/max_pool.cpp:29]   --->   Operation 273 'icmp' 'icmp_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, %icmp_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 274 'or' 'or_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_0_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 275 'fcmp' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%and_ln29_42 = and i1 %or_ln29_42, %tmp_68" [maxpool/max_pool.cpp:29]   --->   Operation 276 'and' 'and_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_24 = select i1 %and_ln29_42, float %conv_out_0_load_8, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 277 'select' 'select_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 278 [2/2] (3.25ns)   --->   "%conv_out_1_load_8 = load float* %conv_out_1_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 278 'load' 'conv_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast float %conv_out_2_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 279 'bitcast' 'bitcast_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_49, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 280 'partselect' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i32 %bitcast_ln29_49 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 281 'trunc' 'trunc_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.55ns)   --->   "%icmp_ln29_98 = icmp ne i8 %tmp_78, -1" [maxpool/max_pool.cpp:29]   --->   Operation 282 'icmp' 'icmp_ln29_98' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (2.44ns)   --->   "%icmp_ln29_99 = icmp eq i23 %trunc_ln29_53, 0" [maxpool/max_pool.cpp:29]   --->   Operation 283 'icmp' 'icmp_ln29_99' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, %icmp_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 284 'or' 'or_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_2_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 285 'fcmp' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%and_ln29_49 = and i1 %or_ln29_49, %tmp_79" [maxpool/max_pool.cpp:29]   --->   Operation 286 'and' 'and_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %and_ln29_49, float %conv_out_2_load_8, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 287 'select' 'select_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 288 [2/2] (3.25ns)   --->   "%conv_out_0_load_10 = load float* %conv_out_0_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 288 'load' 'conv_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast float %conv_out_1_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 289 'bitcast' 'bitcast_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_56, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 290 'partselect' 'tmp_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i32 %bitcast_ln29_56 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 291 'trunc' 'trunc_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.55ns)   --->   "%icmp_ln29_112 = icmp ne i8 %tmp_89, -1" [maxpool/max_pool.cpp:29]   --->   Operation 292 'icmp' 'icmp_ln29_112' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (2.44ns)   --->   "%icmp_ln29_113 = icmp eq i23 %trunc_ln29_60, 0" [maxpool/max_pool.cpp:29]   --->   Operation 293 'icmp' 'icmp_ln29_113' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, %icmp_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 294 'or' 'or_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_1_load_10, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 295 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%and_ln29_56 = and i1 %or_ln29_56, %tmp_90" [maxpool/max_pool.cpp:29]   --->   Operation 296 'and' 'and_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_32 = select i1 %and_ln29_56, float %conv_out_1_load_10, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 297 'select' 'select_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 298 [2/2] (3.25ns)   --->   "%conv_out_2_load_10 = load float* %conv_out_2_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 298 'load' 'conv_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast float %conv_out_0_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 299 'bitcast' 'bitcast_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_63, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 300 'partselect' 'tmp_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i32 %bitcast_ln29_63 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 301 'trunc' 'trunc_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.55ns)   --->   "%icmp_ln29_126 = icmp ne i8 %tmp_100, -1" [maxpool/max_pool.cpp:29]   --->   Operation 302 'icmp' 'icmp_ln29_126' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (2.44ns)   --->   "%icmp_ln29_127 = icmp eq i23 %trunc_ln29_67, 0" [maxpool/max_pool.cpp:29]   --->   Operation 303 'icmp' 'icmp_ln29_127' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, %icmp_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 304 'or' 'or_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_0_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 305 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%and_ln29_63 = and i1 %or_ln29_63, %tmp_101" [maxpool/max_pool.cpp:29]   --->   Operation 306 'and' 'and_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_36 = select i1 %and_ln29_63, float %conv_out_0_load_12, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 307 'select' 'select_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 308 [2/2] (3.25ns)   --->   "%conv_out_1_load_12 = load float* %conv_out_1_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 308 'load' 'conv_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast float %conv_out_2_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 309 'bitcast' 'bitcast_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_70, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 310 'partselect' 'tmp_111' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i32 %bitcast_ln29_70 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 311 'trunc' 'trunc_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (1.55ns)   --->   "%icmp_ln29_140 = icmp ne i8 %tmp_111, -1" [maxpool/max_pool.cpp:29]   --->   Operation 312 'icmp' 'icmp_ln29_140' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (2.44ns)   --->   "%icmp_ln29_141 = icmp eq i23 %trunc_ln29_74, 0" [maxpool/max_pool.cpp:29]   --->   Operation 313 'icmp' 'icmp_ln29_141' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, %icmp_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 314 'or' 'or_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_2_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 315 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%and_ln29_70 = and i1 %or_ln29_70, %tmp_112" [maxpool/max_pool.cpp:29]   --->   Operation 316 'and' 'and_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %and_ln29_70, float %conv_out_2_load_12, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 317 'select' 'select_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast float %conv_out_1_load_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 318 'bitcast' 'bitcast_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_77, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 319 'partselect' 'tmp_122' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i32 %bitcast_ln29_77 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 320 'trunc' 'trunc_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (1.55ns)   --->   "%icmp_ln29_154 = icmp ne i8 %tmp_122, -1" [maxpool/max_pool.cpp:29]   --->   Operation 321 'icmp' 'icmp_ln29_154' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (2.44ns)   --->   "%icmp_ln29_155 = icmp eq i23 %trunc_ln29_81, 0" [maxpool/max_pool.cpp:29]   --->   Operation 322 'icmp' 'icmp_ln29_155' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, %icmp_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 323 'or' 'or_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_1_load_14, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 324 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%and_ln29_77 = and i1 %or_ln29_77, %tmp_123" [maxpool/max_pool.cpp:29]   --->   Operation 325 'and' 'and_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_44 = select i1 %and_ln29_77, float %conv_out_1_load_14, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 326 'select' 'select_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 327 [2/2] (3.25ns)   --->   "%conv_out_2_load_14 = load float* %conv_out_2_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 327 'load' 'conv_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 328 [1/2] (3.25ns)   --->   "%conv_out_0_load_16 = load float* %conv_out_0_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 328 'load' 'conv_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_5 : Operation 329 [2/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_0_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 329 'fcmp' 'tmp_134' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%conv_out_0_addr_14 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 330 'getelementptr' 'conv_out_0_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%conv_out_1_addr_16 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 331 'getelementptr' 'conv_out_1_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_out_1_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 332 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 333 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 334 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 335 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 336 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 337 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_4, -1" [maxpool/max_pool.cpp:29]   --->   Operation 338 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 339 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 340 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 341 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 342 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 343 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 344 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_1_load, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 345 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 346 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_out_1_load, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 347 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (1.63ns)   --->   "%add_ln29_23 = add i11 %mul_ln29_1, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 348 'add' 'add_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i11 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 349 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%conv_out_0_addr_1 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 350 'getelementptr' 'conv_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_24 = add i11 6, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 351 'add' 'add_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 352 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_25 = add i11 %add_ln29_24, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 352 'add' 'add_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln29_22 = zext i11 %add_ln29_25 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 353 'zext' 'zext_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%conv_out_1_addr_3 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 354 'getelementptr' 'conv_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln26, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 355 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_153 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %or_ln26, i6 0)" [maxpool/max_pool.cpp:29]   --->   Operation 356 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln29_30 = zext i11 %tmp_153 to i12" [maxpool/max_pool.cpp:29]   --->   Operation 357 'zext' 'zext_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_154 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %or_ln26, i4 0)" [maxpool/max_pool.cpp:29]   --->   Operation 358 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln29_31 = zext i9 %tmp_154 to i12" [maxpool/max_pool.cpp:29]   --->   Operation 359 'zext' 'zext_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (1.63ns)   --->   "%sub_ln29_9 = sub i12 %zext_ln29_30, %zext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 360 'sub' 'sub_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i12 %sub_ln29_9 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 361 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.96ns)   --->   "%or_ln29_101 = or i3 %trunc_ln29_5, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 362 'or' 'or_ln29_101' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_155 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sub_ln29_9, i32 3, i32 11)" [maxpool/max_pool.cpp:29]   --->   Operation 363 'partselect' 'tmp_155' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_156 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_155, i3 %or_ln29_101)" [maxpool/max_pool.cpp:29]   --->   Operation 364 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i12 %tmp_156 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 365 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%conv_out_2_addr_1 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %sext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 366 'getelementptr' 'conv_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%or_ln29_103 = or i8 %tmp_152, 2" [maxpool/max_pool.cpp:29]   --->   Operation 367 'or' 'or_ln29_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_103, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 368 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_103, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 369 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_11 = sub i12 %p_shl10_cast, %p_shl11_cast" [maxpool/max_pool.cpp:29]   --->   Operation 370 'sub' 'sub_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_41 = add i12 %sub_ln29_11, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 371 'add' 'add_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln29_33 = zext i12 %add_ln29_41 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 372 'zext' 'zext_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%conv_out_2_addr_5 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 373 'getelementptr' 'conv_out_2_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 374 [2/2] (3.25ns)   --->   "%conv_out_0_load_1 = load float* %conv_out_0_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 374 'load' 'conv_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_0_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 375 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 376 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 377 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 378 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 379 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 380 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 381 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 382 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 383 'or' 'or_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 384 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 385 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 386 'or' 'or_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 387 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_0_load_2, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 388 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_16" [maxpool/max_pool.cpp:29]   --->   Operation 389 'and' 'and_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %conv_out_0_load_2, float %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 390 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 391 [2/2] (3.25ns)   --->   "%conv_out_2_load_1 = load float* %conv_out_2_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 391 'load' 'conv_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %conv_out_2_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 392 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 393 'partselect' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 394 'trunc' 'trunc_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %select_ln29_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 395 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 396 'partselect' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 397 'trunc' 'trunc_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_25, -1" [maxpool/max_pool.cpp:29]   --->   Operation 398 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 399 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 400 'or' 'or_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_26, -1" [maxpool/max_pool.cpp:29]   --->   Operation 401 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 402 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 403 'or' 'or_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%and_ln29_15 = and i1 %or_ln29_15, %or_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 404 'and' 'and_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_2_load_2, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 405 'fcmp' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_16 = and i1 %and_ln29_15, %tmp_27" [maxpool/max_pool.cpp:29]   --->   Operation 406 'and' 'and_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_16, float %conv_out_2_load_2, float %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 407 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 408 [2/2] (3.25ns)   --->   "%conv_out_1_load_3 = load float* %conv_out_1_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 408 'load' 'conv_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_out_1_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 409 'bitcast' 'bitcast_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 410 'partselect' 'tmp_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 411 'trunc' 'trunc_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %select_ln29_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 412 'bitcast' 'bitcast_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 413 'partselect' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 414 'trunc' 'trunc_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_36, -1" [maxpool/max_pool.cpp:29]   --->   Operation 415 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_26, 0" [maxpool/max_pool.cpp:29]   --->   Operation 416 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 417 'or' 'or_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_37, -1" [maxpool/max_pool.cpp:29]   --->   Operation 418 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_27, 0" [maxpool/max_pool.cpp:29]   --->   Operation 419 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 420 'or' 'or_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 421 'and' 'and_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_1_load_4, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 422 'fcmp' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_38" [maxpool/max_pool.cpp:29]   --->   Operation 423 'and' 'and_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_23, float %conv_out_1_load_4, float %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 424 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 425 [1/2] (3.25ns)   --->   "%conv_out_0_load_6 = load float* %conv_out_0_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 425 'load' 'conv_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 426 [2/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_0_load_6, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 426 'fcmp' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [2/2] (3.25ns)   --->   "%conv_out_2_load_5 = load float* %conv_out_2_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 427 'load' 'conv_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast float %conv_out_2_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 428 'bitcast' 'bitcast_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_36, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 429 'partselect' 'tmp_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i32 %bitcast_ln29_36 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 430 'trunc' 'trunc_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast float %select_ln29_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 431 'bitcast' 'bitcast_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_37, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 432 'partselect' 'tmp_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i32 %bitcast_ln29_37 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 433 'trunc' 'trunc_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (1.55ns)   --->   "%icmp_ln29_72 = icmp ne i8 %tmp_58, -1" [maxpool/max_pool.cpp:29]   --->   Operation 434 'icmp' 'icmp_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (2.44ns)   --->   "%icmp_ln29_73 = icmp eq i23 %trunc_ln29_40, 0" [maxpool/max_pool.cpp:29]   --->   Operation 435 'icmp' 'icmp_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, %icmp_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 436 'or' 'or_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 437 [1/1] (1.55ns)   --->   "%icmp_ln29_74 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 437 'icmp' 'icmp_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 438 [1/1] (2.44ns)   --->   "%icmp_ln29_75 = icmp eq i23 %trunc_ln29_41, 0" [maxpool/max_pool.cpp:29]   --->   Operation 438 'icmp' 'icmp_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, %icmp_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 439 'or' 'or_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, %or_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 440 'and' 'and_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_2_load_6, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 441 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, %tmp_60" [maxpool/max_pool.cpp:29]   --->   Operation 442 'and' 'and_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 443 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_21 = select i1 %and_ln29_37, float %conv_out_2_load_6, float %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 443 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 444 [1/2] (3.25ns)   --->   "%conv_out_1_load_8 = load float* %conv_out_1_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 444 'load' 'conv_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 445 [2/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_1_load_8, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 445 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/2] (3.25ns)   --->   "%conv_out_0_load_10 = load float* %conv_out_0_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 446 'load' 'conv_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 447 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_0_load_10, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 447 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/2] (3.25ns)   --->   "%conv_out_2_load_10 = load float* %conv_out_2_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 448 'load' 'conv_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 449 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_2_load_10, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 449 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/2] (3.25ns)   --->   "%conv_out_1_load_12 = load float* %conv_out_1_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 450 'load' 'conv_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 451 [2/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_1_load_12, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 451 'fcmp' 'tmp_104' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [2/2] (3.25ns)   --->   "%conv_out_0_load_14 = load float* %conv_out_0_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 452 'load' 'conv_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 453 [1/2] (3.25ns)   --->   "%conv_out_2_load_14 = load float* %conv_out_2_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 453 'load' 'conv_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_6 : Operation 454 [2/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_2_load_14, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 454 'fcmp' 'tmp_126' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast float %conv_out_0_load_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 455 'bitcast' 'bitcast_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_84, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 456 'partselect' 'tmp_133' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i32 %bitcast_ln29_84 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 457 'trunc' 'trunc_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (1.55ns)   --->   "%icmp_ln29_168 = icmp ne i8 %tmp_133, -1" [maxpool/max_pool.cpp:29]   --->   Operation 458 'icmp' 'icmp_ln29_168' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 459 [1/1] (2.44ns)   --->   "%icmp_ln29_169 = icmp eq i23 %trunc_ln29_88, 0" [maxpool/max_pool.cpp:29]   --->   Operation 459 'icmp' 'icmp_ln29_169' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, %icmp_ln29_168" [maxpool/max_pool.cpp:29]   --->   Operation 460 'or' 'or_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 461 [1/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_0_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 461 'fcmp' 'tmp_134' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%and_ln29_84 = and i1 %or_ln29_84, %tmp_134" [maxpool/max_pool.cpp:29]   --->   Operation 462 'and' 'and_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 463 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_48 = select i1 %and_ln29_84, float %conv_out_0_load_16, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 463 'select' 'select_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 464 [2/2] (3.25ns)   --->   "%conv_out_1_load_16 = load float* %conv_out_1_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 464 'load' 'conv_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_26 = add i11 12, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 465 'add' 'add_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 466 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_27 = add i11 %add_ln29_26, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 466 'add' 'add_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln29_23 = zext i11 %add_ln29_27 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 467 'zext' 'zext_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%conv_out_0_addr_5 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 468 'getelementptr' 'conv_out_0_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_28 = add i11 18, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 469 'add' 'add_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 470 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_29 = add i11 %add_ln29_28, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 470 'add' 'add_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln29_24 = zext i11 %add_ln29_29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 471 'zext' 'zext_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_30 = add i11 24, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 472 'add' 'add_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 473 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_31 = add i11 %add_ln29_30, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 473 'add' 'add_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln29_25 = zext i11 %add_ln29_31 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 474 'zext' 'zext_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%conv_out_0_addr_9 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 475 'getelementptr' 'conv_out_0_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_32 = add i11 30, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 476 'add' 'add_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 477 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_33 = add i11 %add_ln29_32, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 477 'add' 'add_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln29_26 = zext i11 %add_ln29_33 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 478 'zext' 'zext_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 479 [1/1] (0.00ns)   --->   "%conv_out_1_addr_7 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 479 'getelementptr' 'conv_out_1_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%conv_out_1_addr_11 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 480 'getelementptr' 'conv_out_1_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln29_105 = or i8 %tmp_152, 4" [maxpool/max_pool.cpp:29]   --->   Operation 481 'or' 'or_ln29_105' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl6 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i8.i3(i53 0, i8 %or_ln29_105, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 482 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl7 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i8.i1(i55 0, i8 %or_ln29_105, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 483 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (3.52ns)   --->   "%sub_ln29_13 = sub i64 %p_shl6, %p_shl7" [maxpool/max_pool.cpp:29]   --->   Operation 484 'sub' 'sub_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i64 %sub_ln29_13 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 485 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.96ns)   --->   "%or_ln29_106 = or i3 %trunc_ln29_6, %select_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 486 'or' 'or_ln29_106' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_157 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %sub_ln29_13, i32 3, i32 63)" [maxpool/max_pool.cpp:29]   --->   Operation 487 'partselect' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_157, i3 %or_ln29_106)" [maxpool/max_pool.cpp:29]   --->   Operation 488 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (0.00ns)   --->   "%conv_out_2_addr_9 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %tmp_158" [maxpool/max_pool.cpp:29]   --->   Operation 489 'getelementptr' 'conv_out_2_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln29_108 = or i8 %tmp_152, 6" [maxpool/max_pool.cpp:29]   --->   Operation 490 'or' 'or_ln29_108' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_108, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 491 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_108, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 492 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_15 = sub i12 %p_shl2_cast, %p_shl3_cast" [maxpool/max_pool.cpp:29]   --->   Operation 493 'sub' 'sub_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 494 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_44 = add i12 %sub_ln29_15, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 494 'add' 'add_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln29_36 = zext i12 %add_ln29_44 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 495 'zext' 'zext_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.00ns)   --->   "%conv_out_2_addr_13 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 496 'getelementptr' 'conv_out_2_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 497 [1/2] (3.25ns)   --->   "%conv_out_0_load_1 = load float* %conv_out_0_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 497 'load' 'conv_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 498 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_0_load_1, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 498 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/2] (3.25ns)   --->   "%conv_out_2_load_1 = load float* %conv_out_2_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 499 'load' 'conv_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 500 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_2_load_1, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 500 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/2] (3.25ns)   --->   "%conv_out_1_load_3 = load float* %conv_out_1_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 501 'load' 'conv_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 502 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_1_load_3, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 502 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [2/2] (3.25ns)   --->   "%conv_out_0_load_5 = load float* %conv_out_0_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 503 'load' 'conv_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast float %conv_out_0_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 504 'bitcast' 'bitcast_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 505 'partselect' 'tmp_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i32 %bitcast_ln29_29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 506 'trunc' 'trunc_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast float %select_ln29_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 507 'bitcast' 'bitcast_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_30, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 508 'partselect' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i32 %bitcast_ln29_30 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 509 'trunc' 'trunc_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (1.55ns)   --->   "%icmp_ln29_58 = icmp ne i8 %tmp_47, -1" [maxpool/max_pool.cpp:29]   --->   Operation 510 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (2.44ns)   --->   "%icmp_ln29_59 = icmp eq i23 %trunc_ln29_33, 0" [maxpool/max_pool.cpp:29]   --->   Operation 511 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, %icmp_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 512 'or' 'or_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/1] (1.55ns)   --->   "%icmp_ln29_60 = icmp ne i8 %tmp_48, -1" [maxpool/max_pool.cpp:29]   --->   Operation 513 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (2.44ns)   --->   "%icmp_ln29_61 = icmp eq i23 %trunc_ln29_34, 0" [maxpool/max_pool.cpp:29]   --->   Operation 514 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, %icmp_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 515 'or' 'or_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%and_ln29_29 = and i1 %or_ln29_29, %or_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 516 'and' 'and_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_0_load_6, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 517 'fcmp' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_30 = and i1 %and_ln29_29, %tmp_49" [maxpool/max_pool.cpp:29]   --->   Operation 518 'and' 'and_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_30, float %conv_out_0_load_6, float %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 519 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 520 [1/2] (3.25ns)   --->   "%conv_out_2_load_5 = load float* %conv_out_2_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 520 'load' 'conv_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 521 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_2_load_5, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 521 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 522 [2/2] (3.25ns)   --->   "%conv_out_1_load_7 = load float* %conv_out_1_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 522 'load' 'conv_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast float %conv_out_1_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 523 'bitcast' 'bitcast_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_43, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 524 'partselect' 'tmp_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i32 %bitcast_ln29_43 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 525 'trunc' 'trunc_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast float %select_ln29_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 526 'bitcast' 'bitcast_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_44, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 527 'partselect' 'tmp_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i32 %bitcast_ln29_44 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 528 'trunc' 'trunc_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (1.55ns)   --->   "%icmp_ln29_86 = icmp ne i8 %tmp_69, -1" [maxpool/max_pool.cpp:29]   --->   Operation 529 'icmp' 'icmp_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (2.44ns)   --->   "%icmp_ln29_87 = icmp eq i23 %trunc_ln29_47, 0" [maxpool/max_pool.cpp:29]   --->   Operation 530 'icmp' 'icmp_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, %icmp_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 531 'or' 'or_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (1.55ns)   --->   "%icmp_ln29_88 = icmp ne i8 %tmp_70, -1" [maxpool/max_pool.cpp:29]   --->   Operation 532 'icmp' 'icmp_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (2.44ns)   --->   "%icmp_ln29_89 = icmp eq i23 %trunc_ln29_48, 0" [maxpool/max_pool.cpp:29]   --->   Operation 533 'icmp' 'icmp_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, %icmp_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 534 'or' 'or_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%and_ln29_43 = and i1 %or_ln29_43, %or_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 535 'and' 'and_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_1_load_8, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 536 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_44 = and i1 %and_ln29_43, %tmp_71" [maxpool/max_pool.cpp:29]   --->   Operation 537 'and' 'and_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_25 = select i1 %and_ln29_44, float %conv_out_1_load_8, float %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 538 'select' 'select_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 539 [2/2] (3.25ns)   --->   "%conv_out_0_load_9 = load float* %conv_out_0_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 539 'load' 'conv_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast float %conv_out_0_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 540 'bitcast' 'bitcast_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_50, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 541 'partselect' 'tmp_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i32 %bitcast_ln29_50 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 542 'trunc' 'trunc_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast float %select_ln29_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 543 'bitcast' 'bitcast_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_51, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 544 'partselect' 'tmp_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i32 %bitcast_ln29_51 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 545 'trunc' 'trunc_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (1.55ns)   --->   "%icmp_ln29_100 = icmp ne i8 %tmp_80, -1" [maxpool/max_pool.cpp:29]   --->   Operation 546 'icmp' 'icmp_ln29_100' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 547 [1/1] (2.44ns)   --->   "%icmp_ln29_101 = icmp eq i23 %trunc_ln29_54, 0" [maxpool/max_pool.cpp:29]   --->   Operation 547 'icmp' 'icmp_ln29_101' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, %icmp_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 548 'or' 'or_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 549 [1/1] (1.55ns)   --->   "%icmp_ln29_102 = icmp ne i8 %tmp_81, -1" [maxpool/max_pool.cpp:29]   --->   Operation 549 'icmp' 'icmp_ln29_102' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 550 [1/1] (2.44ns)   --->   "%icmp_ln29_103 = icmp eq i23 %trunc_ln29_55, 0" [maxpool/max_pool.cpp:29]   --->   Operation 550 'icmp' 'icmp_ln29_103' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, %icmp_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 551 'or' 'or_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, %or_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 552 'and' 'and_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_0_load_10, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 553 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, %tmp_82" [maxpool/max_pool.cpp:29]   --->   Operation 554 'and' 'and_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_29 = select i1 %and_ln29_51, float %conv_out_0_load_10, float %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 555 'select' 'select_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 556 [2/2] (3.25ns)   --->   "%conv_out_2_load_9 = load float* %conv_out_2_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 556 'load' 'conv_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast float %conv_out_2_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 557 'bitcast' 'bitcast_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_57, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 558 'partselect' 'tmp_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i32 %bitcast_ln29_57 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 559 'trunc' 'trunc_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast float %select_ln29_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 560 'bitcast' 'bitcast_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_58, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 561 'partselect' 'tmp_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i32 %bitcast_ln29_58 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 562 'trunc' 'trunc_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (1.55ns)   --->   "%icmp_ln29_114 = icmp ne i8 %tmp_91, -1" [maxpool/max_pool.cpp:29]   --->   Operation 563 'icmp' 'icmp_ln29_114' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [1/1] (2.44ns)   --->   "%icmp_ln29_115 = icmp eq i23 %trunc_ln29_61, 0" [maxpool/max_pool.cpp:29]   --->   Operation 564 'icmp' 'icmp_ln29_115' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, %icmp_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 565 'or' 'or_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (1.55ns)   --->   "%icmp_ln29_116 = icmp ne i8 %tmp_92, -1" [maxpool/max_pool.cpp:29]   --->   Operation 566 'icmp' 'icmp_ln29_116' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (2.44ns)   --->   "%icmp_ln29_117 = icmp eq i23 %trunc_ln29_62, 0" [maxpool/max_pool.cpp:29]   --->   Operation 567 'icmp' 'icmp_ln29_117' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, %icmp_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 568 'or' 'or_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%and_ln29_57 = and i1 %or_ln29_57, %or_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 569 'and' 'and_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_2_load_10, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 570 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_58 = and i1 %and_ln29_57, %tmp_93" [maxpool/max_pool.cpp:29]   --->   Operation 571 'and' 'and_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %and_ln29_58, float %conv_out_2_load_10, float %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 572 'select' 'select_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 573 [2/2] (3.25ns)   --->   "%conv_out_1_load_11 = load float* %conv_out_1_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 573 'load' 'conv_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast float %conv_out_1_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 574 'bitcast' 'bitcast_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_64, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 575 'partselect' 'tmp_102' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i32 %bitcast_ln29_64 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 576 'trunc' 'trunc_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast float %select_ln29_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 577 'bitcast' 'bitcast_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_65, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 578 'partselect' 'tmp_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i32 %bitcast_ln29_65 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 579 'trunc' 'trunc_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 580 [1/1] (1.55ns)   --->   "%icmp_ln29_128 = icmp ne i8 %tmp_102, -1" [maxpool/max_pool.cpp:29]   --->   Operation 580 'icmp' 'icmp_ln29_128' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (2.44ns)   --->   "%icmp_ln29_129 = icmp eq i23 %trunc_ln29_68, 0" [maxpool/max_pool.cpp:29]   --->   Operation 581 'icmp' 'icmp_ln29_129' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, %icmp_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 582 'or' 'or_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (1.55ns)   --->   "%icmp_ln29_130 = icmp ne i8 %tmp_103, -1" [maxpool/max_pool.cpp:29]   --->   Operation 583 'icmp' 'icmp_ln29_130' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (2.44ns)   --->   "%icmp_ln29_131 = icmp eq i23 %trunc_ln29_69, 0" [maxpool/max_pool.cpp:29]   --->   Operation 584 'icmp' 'icmp_ln29_131' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, %icmp_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 585 'or' 'or_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, %or_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 586 'and' 'and_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_1_load_12, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 587 'fcmp' 'tmp_104' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, %tmp_104" [maxpool/max_pool.cpp:29]   --->   Operation 588 'and' 'and_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %and_ln29_65, float %conv_out_1_load_12, float %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 589 'select' 'select_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 590 [1/2] (3.25ns)   --->   "%conv_out_0_load_14 = load float* %conv_out_0_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 590 'load' 'conv_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 591 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_0_load_14, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 591 'fcmp' 'tmp_115' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [2/2] (3.25ns)   --->   "%conv_out_2_load_13 = load float* %conv_out_2_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 592 'load' 'conv_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast float %conv_out_2_load_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 593 'bitcast' 'bitcast_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_78, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 594 'partselect' 'tmp_124' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i32 %bitcast_ln29_78 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 595 'trunc' 'trunc_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast float %select_ln29_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 596 'bitcast' 'bitcast_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_79, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 597 'partselect' 'tmp_125' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i32 %bitcast_ln29_79 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 598 'trunc' 'trunc_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (1.55ns)   --->   "%icmp_ln29_156 = icmp ne i8 %tmp_124, -1" [maxpool/max_pool.cpp:29]   --->   Operation 599 'icmp' 'icmp_ln29_156' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/1] (2.44ns)   --->   "%icmp_ln29_157 = icmp eq i23 %trunc_ln29_82, 0" [maxpool/max_pool.cpp:29]   --->   Operation 600 'icmp' 'icmp_ln29_157' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, %icmp_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 601 'or' 'or_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/1] (1.55ns)   --->   "%icmp_ln29_158 = icmp ne i8 %tmp_125, -1" [maxpool/max_pool.cpp:29]   --->   Operation 602 'icmp' 'icmp_ln29_158' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (2.44ns)   --->   "%icmp_ln29_159 = icmp eq i23 %trunc_ln29_83, 0" [maxpool/max_pool.cpp:29]   --->   Operation 603 'icmp' 'icmp_ln29_159' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, %icmp_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 604 'or' 'or_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, %or_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 605 'and' 'and_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_2_load_14, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 606 'fcmp' 'tmp_126' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, %tmp_126" [maxpool/max_pool.cpp:29]   --->   Operation 607 'and' 'and_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_45 = select i1 %and_ln29_79, float %conv_out_2_load_14, float %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 608 'select' 'select_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 609 [1/2] (3.25ns)   --->   "%conv_out_1_load_16 = load float* %conv_out_1_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 609 'load' 'conv_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_7 : Operation 610 [2/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_1_load_16, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 610 'fcmp' 'tmp_137' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_34 = add i11 36, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 611 'add' 'add_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 612 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_35 = add i11 %add_ln29_34, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 612 'add' 'add_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln29_27 = zext i11 %add_ln29_35 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 613 'zext' 'zext_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%conv_out_0_addr_13 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 614 'getelementptr' 'conv_out_0_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_36 = add i11 42, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 615 'add' 'add_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 616 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_37 = add i11 %add_ln29_36, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 616 'add' 'add_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln29_28 = zext i11 %add_ln29_37 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 617 'zext' 'zext_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_38 = add i11 48, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 618 'add' 'add_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 619 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_39 = add i11 %add_ln29_38, %zext_ln14_1" [maxpool/max_pool.cpp:29]   --->   Operation 619 'add' 'add_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln29_29 = zext i11 %add_ln29_39 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 620 'zext' 'zext_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%conv_out_0_addr_17 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 621 'getelementptr' 'conv_out_0_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%conv_out_1_addr_1 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 622 'getelementptr' 'conv_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%conv_out_1_addr_15 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 623 'getelementptr' 'conv_out_1_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%or_ln29_102 = or i8 %tmp_152, 1" [maxpool/max_pool.cpp:29]   --->   Operation 624 'or' 'or_ln29_102' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_102, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 625 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_102, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 626 'bitconcatenate' 'p_shl13_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_10 = sub i12 %p_shl12_cast, %p_shl13_cast" [maxpool/max_pool.cpp:29]   --->   Operation 627 'sub' 'sub_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 628 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_40 = add i12 %sub_ln29_10, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 628 'add' 'add_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln29_32 = zext i12 %add_ln29_40 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 629 'zext' 'zext_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%conv_out_2_addr_3 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 630 'getelementptr' 'conv_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%or_ln29_104 = or i8 %tmp_152, 3" [maxpool/max_pool.cpp:29]   --->   Operation 631 'or' 'or_ln29_104' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_104, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 632 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_104, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 633 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_12 = sub i12 %p_shl8_cast, %p_shl9_cast" [maxpool/max_pool.cpp:29]   --->   Operation 634 'sub' 'sub_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 635 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_42 = add i12 %sub_ln29_12, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 635 'add' 'add_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln29_34 = zext i12 %add_ln29_42 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 636 'zext' 'zext_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%conv_out_2_addr_7 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 637 'getelementptr' 'conv_out_2_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_out_0_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 638 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 639 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 640 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 641 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 642 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 643 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 644 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 645 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 646 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 647 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 647 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 648 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 649 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 650 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_0_load_1, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 651 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 652 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_out_0_load_1, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 653 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 654 [2/2] (3.25ns)   --->   "%conv_out_1_load_1 = load float* %conv_out_1_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 654 'load' 'conv_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_2_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 655 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 656 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 657 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 658 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 659 'partselect' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 660 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_17, -1" [maxpool/max_pool.cpp:29]   --->   Operation 661 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 662 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 663 'or' 'or_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_18, -1" [maxpool/max_pool.cpp:29]   --->   Operation 664 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 665 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 666 'or' 'or_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 667 'and' 'and_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_2_load_1, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 668 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_19" [maxpool/max_pool.cpp:29]   --->   Operation 669 'and' 'and_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %conv_out_2_load_1, float %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 670 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %conv_out_1_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 671 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 672 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 673 'trunc' 'trunc_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %select_ln29_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 674 'bitcast' 'bitcast_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 675 'partselect' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 676 'trunc' 'trunc_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_28, -1" [maxpool/max_pool.cpp:29]   --->   Operation 677 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 678 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 679 'or' 'or_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_29, -1" [maxpool/max_pool.cpp:29]   --->   Operation 680 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 681 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 682 'or' 'or_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%and_ln29_17 = and i1 %or_ln29_17, %or_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 683 'and' 'and_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_1_load_3, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 684 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_18 = and i1 %and_ln29_17, %tmp_30" [maxpool/max_pool.cpp:29]   --->   Operation 685 'and' 'and_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_18, float %conv_out_1_load_3, float %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 686 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 687 [2/2] (3.25ns)   --->   "%conv_out_2_load_3 = load float* %conv_out_2_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 687 'load' 'conv_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 688 [1/2] (3.25ns)   --->   "%conv_out_0_load_5 = load float* %conv_out_0_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 688 'load' 'conv_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 689 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_0_load_5, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 689 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast float %conv_out_2_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 690 'bitcast' 'bitcast_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_31, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 691 'partselect' 'tmp_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i32 %bitcast_ln29_31 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 692 'trunc' 'trunc_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 693 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast float %select_ln29_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 693 'bitcast' 'bitcast_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_32, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 694 'partselect' 'tmp_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i32 %bitcast_ln29_32 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 695 'trunc' 'trunc_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 696 [1/1] (1.55ns)   --->   "%icmp_ln29_62 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 696 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [1/1] (2.44ns)   --->   "%icmp_ln29_63 = icmp eq i23 %trunc_ln29_35, 0" [maxpool/max_pool.cpp:29]   --->   Operation 697 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, %icmp_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 698 'or' 'or_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [1/1] (1.55ns)   --->   "%icmp_ln29_64 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 699 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 700 [1/1] (2.44ns)   --->   "%icmp_ln29_65 = icmp eq i23 %trunc_ln29_36, 0" [maxpool/max_pool.cpp:29]   --->   Operation 700 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, %icmp_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 701 'or' 'or_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%and_ln29_31 = and i1 %or_ln29_31, %or_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 702 'and' 'and_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 703 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_2_load_5, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 703 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_32 = and i1 %and_ln29_31, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 704 'and' 'and_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 705 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_32, float %conv_out_2_load_5, float %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 705 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 706 [1/2] (3.25ns)   --->   "%conv_out_1_load_7 = load float* %conv_out_1_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 706 'load' 'conv_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 707 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_1_load_7, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 707 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 708 [2/2] (3.25ns)   --->   "%conv_out_2_load_7 = load float* %conv_out_2_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 708 'load' 'conv_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 709 [1/2] (3.25ns)   --->   "%conv_out_0_load_9 = load float* %conv_out_0_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 709 'load' 'conv_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 710 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_0_load_9, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 710 'fcmp' 'tmp_74' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 711 [1/2] (3.25ns)   --->   "%conv_out_2_load_9 = load float* %conv_out_2_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 711 'load' 'conv_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 712 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_2_load_9, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 712 'fcmp' 'tmp_85' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 713 [1/2] (3.25ns)   --->   "%conv_out_1_load_11 = load float* %conv_out_1_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 713 'load' 'conv_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 714 [2/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_1_load_11, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 714 'fcmp' 'tmp_96' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 715 [2/2] (3.25ns)   --->   "%conv_out_0_load_13 = load float* %conv_out_0_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 715 'load' 'conv_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast float %conv_out_0_load_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 716 'bitcast' 'bitcast_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_71, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 717 'partselect' 'tmp_113' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i32 %bitcast_ln29_71 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 718 'trunc' 'trunc_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 719 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast float %select_ln29_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 719 'bitcast' 'bitcast_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_72, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 720 'partselect' 'tmp_114' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i32 %bitcast_ln29_72 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 721 'trunc' 'trunc_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 722 [1/1] (1.55ns)   --->   "%icmp_ln29_142 = icmp ne i8 %tmp_113, -1" [maxpool/max_pool.cpp:29]   --->   Operation 722 'icmp' 'icmp_ln29_142' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 723 [1/1] (2.44ns)   --->   "%icmp_ln29_143 = icmp eq i23 %trunc_ln29_75, 0" [maxpool/max_pool.cpp:29]   --->   Operation 723 'icmp' 'icmp_ln29_143' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, %icmp_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 724 'or' 'or_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 725 [1/1] (1.55ns)   --->   "%icmp_ln29_144 = icmp ne i8 %tmp_114, -1" [maxpool/max_pool.cpp:29]   --->   Operation 725 'icmp' 'icmp_ln29_144' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [1/1] (2.44ns)   --->   "%icmp_ln29_145 = icmp eq i23 %trunc_ln29_76, 0" [maxpool/max_pool.cpp:29]   --->   Operation 726 'icmp' 'icmp_ln29_145' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, %icmp_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 727 'or' 'or_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%and_ln29_71 = and i1 %or_ln29_71, %or_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 728 'and' 'and_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 729 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_0_load_14, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 729 'fcmp' 'tmp_115' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_72 = and i1 %and_ln29_71, %tmp_115" [maxpool/max_pool.cpp:29]   --->   Operation 730 'and' 'and_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 731 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_41 = select i1 %and_ln29_72, float %conv_out_0_load_14, float %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 731 'select' 'select_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 732 [1/2] (3.25ns)   --->   "%conv_out_2_load_13 = load float* %conv_out_2_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 732 'load' 'conv_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 733 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_2_load_13, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 733 'fcmp' 'tmp_118' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 734 [2/2] (3.25ns)   --->   "%conv_out_1_load_15 = load float* %conv_out_1_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 734 'load' 'conv_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_8 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast float %conv_out_1_load_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 735 'bitcast' 'bitcast_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_85, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 736 'partselect' 'tmp_135' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i32 %bitcast_ln29_85 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 737 'trunc' 'trunc_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 738 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast float %select_ln29_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 738 'bitcast' 'bitcast_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_86, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 739 'partselect' 'tmp_136' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i32 %bitcast_ln29_86 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 740 'trunc' 'trunc_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 741 [1/1] (1.55ns)   --->   "%icmp_ln29_170 = icmp ne i8 %tmp_135, -1" [maxpool/max_pool.cpp:29]   --->   Operation 741 'icmp' 'icmp_ln29_170' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 742 [1/1] (2.44ns)   --->   "%icmp_ln29_171 = icmp eq i23 %trunc_ln29_89, 0" [maxpool/max_pool.cpp:29]   --->   Operation 742 'icmp' 'icmp_ln29_171' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, %icmp_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 743 'or' 'or_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [1/1] (1.55ns)   --->   "%icmp_ln29_172 = icmp ne i8 %tmp_136, -1" [maxpool/max_pool.cpp:29]   --->   Operation 744 'icmp' 'icmp_ln29_172' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 745 [1/1] (2.44ns)   --->   "%icmp_ln29_173 = icmp eq i23 %trunc_ln29_90, 0" [maxpool/max_pool.cpp:29]   --->   Operation 745 'icmp' 'icmp_ln29_173' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, %icmp_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 746 'or' 'or_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%and_ln29_85 = and i1 %or_ln29_85, %or_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 747 'and' 'and_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [1/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_1_load_16, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 748 'fcmp' 'tmp_137' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 749 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_86 = and i1 %and_ln29_85, %tmp_137" [maxpool/max_pool.cpp:29]   --->   Operation 749 'and' 'and_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 750 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %and_ln29_86, float %conv_out_1_load_16, float %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 750 'select' 'select_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 751 [2/2] (3.25ns)   --->   "%conv_out_0_load_17 = load float* %conv_out_0_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 751 'load' 'conv_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%conv_out_0_addr_3 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 752 'getelementptr' 'conv_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%conv_out_0_addr_7 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 753 'getelementptr' 'conv_out_0_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%conv_out_1_addr_5 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 754 'getelementptr' 'conv_out_1_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%conv_out_1_addr_9 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 755 'getelementptr' 'conv_out_1_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%or_ln29_107 = or i8 %tmp_152, 5" [maxpool/max_pool.cpp:29]   --->   Operation 756 'or' 'or_ln29_107' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_107, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 757 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_107, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 758 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_14 = sub i12 %p_shl4_cast, %p_shl5_cast" [maxpool/max_pool.cpp:29]   --->   Operation 759 'sub' 'sub_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 760 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_43 = add i12 %sub_ln29_14, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 760 'add' 'add_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln29_35 = zext i12 %add_ln29_43 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 761 'zext' 'zext_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 762 [1/1] (0.00ns)   --->   "%conv_out_2_addr_11 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 762 'getelementptr' 'conv_out_2_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln29_109 = or i8 %tmp_152, 7" [maxpool/max_pool.cpp:29]   --->   Operation 763 'or' 'or_ln29_109' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 764 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i1.i8.i3(i1 false, i8 %or_ln29_109, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 764 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 765 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i12 @_ssdm_op_BitConcatenate.i12.i3.i8.i1(i3 0, i8 %or_ln29_109, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 765 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_16 = sub i12 %p_shl_cast, %p_shl1_cast" [maxpool/max_pool.cpp:29]   --->   Operation 766 'sub' 'sub_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 767 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln29_45 = add i12 %sub_ln29_16, %zext_ln14" [maxpool/max_pool.cpp:29]   --->   Operation 767 'add' 'add_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln29_37 = zext i12 %add_ln29_45 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 768 'zext' 'zext_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 769 [1/1] (0.00ns)   --->   "%conv_out_2_addr_15 = getelementptr [1248 x float]* %conv_out_2, i64 0, i64 %zext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 769 'getelementptr' 'conv_out_2_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 770 [1/2] (3.25ns)   --->   "%conv_out_1_load_1 = load float* %conv_out_1_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 770 'load' 'conv_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 771 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_1_load_1, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 771 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [2/2] (3.25ns)   --->   "%conv_out_0_load_3 = load float* %conv_out_0_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 772 'load' 'conv_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 773 [1/2] (3.25ns)   --->   "%conv_out_2_load_3 = load float* %conv_out_2_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 773 'load' 'conv_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 774 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_2_load_3, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 774 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_out_0_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 775 'bitcast' 'bitcast_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 776 'partselect' 'tmp_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 777 'trunc' 'trunc_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 778 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %select_ln29_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 778 'bitcast' 'bitcast_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 779 'partselect' 'tmp_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 780 'trunc' 'trunc_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 781 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 781 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_28, 0" [maxpool/max_pool.cpp:29]   --->   Operation 782 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 783 'or' 'or_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_40, -1" [maxpool/max_pool.cpp:29]   --->   Operation 784 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 785 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 785 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 786 'or' 'or_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 787 'and' 'and_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_0_load_5, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 788 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 789 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_41" [maxpool/max_pool.cpp:29]   --->   Operation 789 'and' 'and_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_25, float %conv_out_0_load_5, float %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 790 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 791 [2/2] (3.25ns)   --->   "%conv_out_1_load_5 = load float* %conv_out_1_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 791 'load' 'conv_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 792 [2/2] (3.25ns)   --->   "%conv_out_0_load_7 = load float* %conv_out_0_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 792 'load' 'conv_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast float %conv_out_1_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 793 'bitcast' 'bitcast_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_38, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 794 'partselect' 'tmp_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i32 %bitcast_ln29_38 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 795 'trunc' 'trunc_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast float %select_ln29_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 796 'bitcast' 'bitcast_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_39, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 797 'partselect' 'tmp_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 798 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i32 %bitcast_ln29_39 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 798 'trunc' 'trunc_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 799 [1/1] (1.55ns)   --->   "%icmp_ln29_76 = icmp ne i8 %tmp_61, -1" [maxpool/max_pool.cpp:29]   --->   Operation 799 'icmp' 'icmp_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 800 [1/1] (2.44ns)   --->   "%icmp_ln29_77 = icmp eq i23 %trunc_ln29_42, 0" [maxpool/max_pool.cpp:29]   --->   Operation 800 'icmp' 'icmp_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, %icmp_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 801 'or' 'or_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 802 [1/1] (1.55ns)   --->   "%icmp_ln29_78 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 802 'icmp' 'icmp_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 803 [1/1] (2.44ns)   --->   "%icmp_ln29_79 = icmp eq i23 %trunc_ln29_43, 0" [maxpool/max_pool.cpp:29]   --->   Operation 803 'icmp' 'icmp_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, %icmp_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 804 'or' 'or_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, %or_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 805 'and' 'and_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 806 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_1_load_7, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 806 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 807 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, %tmp_63" [maxpool/max_pool.cpp:29]   --->   Operation 807 'and' 'and_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 808 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_22 = select i1 %and_ln29_39, float %conv_out_1_load_7, float %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 808 'select' 'select_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 809 [1/2] (3.25ns)   --->   "%conv_out_2_load_7 = load float* %conv_out_2_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 809 'load' 'conv_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 810 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_2_load_7, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 810 'fcmp' 'tmp_66' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast float %conv_out_0_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 811 'bitcast' 'bitcast_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_45, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 812 'partselect' 'tmp_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i32 %bitcast_ln29_45 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 813 'trunc' 'trunc_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 814 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast float %select_ln29_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 814 'bitcast' 'bitcast_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_46, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 815 'partselect' 'tmp_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i32 %bitcast_ln29_46 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 816 'trunc' 'trunc_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 817 [1/1] (1.55ns)   --->   "%icmp_ln29_90 = icmp ne i8 %tmp_72, -1" [maxpool/max_pool.cpp:29]   --->   Operation 817 'icmp' 'icmp_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 818 [1/1] (2.44ns)   --->   "%icmp_ln29_91 = icmp eq i23 %trunc_ln29_49, 0" [maxpool/max_pool.cpp:29]   --->   Operation 818 'icmp' 'icmp_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, %icmp_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 819 'or' 'or_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 820 [1/1] (1.55ns)   --->   "%icmp_ln29_92 = icmp ne i8 %tmp_73, -1" [maxpool/max_pool.cpp:29]   --->   Operation 820 'icmp' 'icmp_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 821 [1/1] (2.44ns)   --->   "%icmp_ln29_93 = icmp eq i23 %trunc_ln29_50, 0" [maxpool/max_pool.cpp:29]   --->   Operation 821 'icmp' 'icmp_ln29_93' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, %icmp_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 822 'or' 'or_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%and_ln29_45 = and i1 %or_ln29_45, %or_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 823 'and' 'and_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 824 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_0_load_9, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 824 'fcmp' 'tmp_74' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 825 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_46 = and i1 %and_ln29_45, %tmp_74" [maxpool/max_pool.cpp:29]   --->   Operation 825 'and' 'and_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 826 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %and_ln29_46, float %conv_out_0_load_9, float %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 826 'select' 'select_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 827 [2/2] (3.25ns)   --->   "%conv_out_1_load_9 = load float* %conv_out_1_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 827 'load' 'conv_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast float %conv_out_2_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 828 'bitcast' 'bitcast_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_52, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 829 'partselect' 'tmp_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i32 %bitcast_ln29_52 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 830 'trunc' 'trunc_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 831 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast float %select_ln29_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 831 'bitcast' 'bitcast_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_53, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 832 'partselect' 'tmp_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 833 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i32 %bitcast_ln29_53 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 833 'trunc' 'trunc_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 834 [1/1] (1.55ns)   --->   "%icmp_ln29_104 = icmp ne i8 %tmp_83, -1" [maxpool/max_pool.cpp:29]   --->   Operation 834 'icmp' 'icmp_ln29_104' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 835 [1/1] (2.44ns)   --->   "%icmp_ln29_105 = icmp eq i23 %trunc_ln29_56, 0" [maxpool/max_pool.cpp:29]   --->   Operation 835 'icmp' 'icmp_ln29_105' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, %icmp_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 836 'or' 'or_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 837 [1/1] (1.55ns)   --->   "%icmp_ln29_106 = icmp ne i8 %tmp_84, -1" [maxpool/max_pool.cpp:29]   --->   Operation 837 'icmp' 'icmp_ln29_106' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 838 [1/1] (2.44ns)   --->   "%icmp_ln29_107 = icmp eq i23 %trunc_ln29_57, 0" [maxpool/max_pool.cpp:29]   --->   Operation 838 'icmp' 'icmp_ln29_107' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, %icmp_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 839 'or' 'or_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, %or_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 840 'and' 'and_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 841 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_2_load_9, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 841 'fcmp' 'tmp_85' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 842 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, %tmp_85" [maxpool/max_pool.cpp:29]   --->   Operation 842 'and' 'and_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 843 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_30 = select i1 %and_ln29_53, float %conv_out_2_load_9, float %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 843 'select' 'select_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 844 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast float %conv_out_1_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 844 'bitcast' 'bitcast_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_59, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 845 'partselect' 'tmp_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i32 %bitcast_ln29_59 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 846 'trunc' 'trunc_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 847 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast float %select_ln29_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 847 'bitcast' 'bitcast_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_60, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 848 'partselect' 'tmp_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i32 %bitcast_ln29_60 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 849 'trunc' 'trunc_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 850 [1/1] (1.55ns)   --->   "%icmp_ln29_118 = icmp ne i8 %tmp_94, -1" [maxpool/max_pool.cpp:29]   --->   Operation 850 'icmp' 'icmp_ln29_118' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 851 [1/1] (2.44ns)   --->   "%icmp_ln29_119 = icmp eq i23 %trunc_ln29_63, 0" [maxpool/max_pool.cpp:29]   --->   Operation 851 'icmp' 'icmp_ln29_119' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, %icmp_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 852 'or' 'or_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 853 [1/1] (1.55ns)   --->   "%icmp_ln29_120 = icmp ne i8 %tmp_95, -1" [maxpool/max_pool.cpp:29]   --->   Operation 853 'icmp' 'icmp_ln29_120' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 854 [1/1] (2.44ns)   --->   "%icmp_ln29_121 = icmp eq i23 %trunc_ln29_64, 0" [maxpool/max_pool.cpp:29]   --->   Operation 854 'icmp' 'icmp_ln29_121' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, %icmp_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 855 'or' 'or_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%and_ln29_59 = and i1 %or_ln29_59, %or_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 856 'and' 'and_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 857 [1/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_1_load_11, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 857 'fcmp' 'tmp_96' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 858 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_60 = and i1 %and_ln29_59, %tmp_96" [maxpool/max_pool.cpp:29]   --->   Operation 858 'and' 'and_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 859 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_34 = select i1 %and_ln29_60, float %conv_out_1_load_11, float %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 859 'select' 'select_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 860 [2/2] (3.25ns)   --->   "%conv_out_2_load_11 = load float* %conv_out_2_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 860 'load' 'conv_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 861 [1/2] (3.25ns)   --->   "%conv_out_0_load_13 = load float* %conv_out_0_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 861 'load' 'conv_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 862 [2/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_0_load_13, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 862 'fcmp' 'tmp_107' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast float %conv_out_2_load_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 863 'bitcast' 'bitcast_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_73, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 864 'partselect' 'tmp_116' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 865 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i32 %bitcast_ln29_73 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 865 'trunc' 'trunc_ln29_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast float %select_ln29_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 866 'bitcast' 'bitcast_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_74, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 867 'partselect' 'tmp_117' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i32 %bitcast_ln29_74 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 868 'trunc' 'trunc_ln29_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 869 [1/1] (1.55ns)   --->   "%icmp_ln29_146 = icmp ne i8 %tmp_116, -1" [maxpool/max_pool.cpp:29]   --->   Operation 869 'icmp' 'icmp_ln29_146' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 870 [1/1] (2.44ns)   --->   "%icmp_ln29_147 = icmp eq i23 %trunc_ln29_77, 0" [maxpool/max_pool.cpp:29]   --->   Operation 870 'icmp' 'icmp_ln29_147' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, %icmp_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 871 'or' 'or_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 872 [1/1] (1.55ns)   --->   "%icmp_ln29_148 = icmp ne i8 %tmp_117, -1" [maxpool/max_pool.cpp:29]   --->   Operation 872 'icmp' 'icmp_ln29_148' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 873 [1/1] (2.44ns)   --->   "%icmp_ln29_149 = icmp eq i23 %trunc_ln29_78, 0" [maxpool/max_pool.cpp:29]   --->   Operation 873 'icmp' 'icmp_ln29_149' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, %icmp_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 874 'or' 'or_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%and_ln29_73 = and i1 %or_ln29_73, %or_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 875 'and' 'and_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 876 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_2_load_13, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 876 'fcmp' 'tmp_118' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 877 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_74 = and i1 %and_ln29_73, %tmp_118" [maxpool/max_pool.cpp:29]   --->   Operation 877 'and' 'and_ln29_74' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 878 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_42 = select i1 %and_ln29_74, float %conv_out_2_load_13, float %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 878 'select' 'select_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 879 [1/2] (3.25ns)   --->   "%conv_out_1_load_15 = load float* %conv_out_1_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 879 'load' 'conv_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 880 [2/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_1_load_15, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 880 'fcmp' 'tmp_129' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 881 [2/2] (3.25ns)   --->   "%conv_out_2_load_15 = load float* %conv_out_2_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 881 'load' 'conv_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 882 [1/2] (3.25ns)   --->   "%conv_out_0_load_17 = load float* %conv_out_0_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 882 'load' 'conv_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_9 : Operation 883 [2/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_0_load_17, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 883 'fcmp' 'tmp_140' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i3 %select_ln29_53 to i8" [maxpool/max_pool.cpp:14]   --->   Operation 884 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 885 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln29_52, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 885 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp to i8" [maxpool/max_pool.cpp:36]   --->   Operation 886 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %shl_ln to i8" [maxpool/max_pool.cpp:36]   --->   Operation 887 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i8 %zext_ln36, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 888 'sub' 'sub_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 889 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln36 = add i8 %sub_ln36, %zext_ln14_2" [maxpool/max_pool.cpp:36]   --->   Operation 889 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i8 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 890 'sext' 'sext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 891 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [78 x float]* %max_pool_out_0, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 891 'getelementptr' 'max_pool_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 892 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [78 x float]* %max_pool_out_2, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 892 'getelementptr' 'max_pool_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 893 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [78 x float]* %max_pool_out_5, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 893 'getelementptr' 'max_pool_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 894 [1/1] (0.00ns)   --->   "%conv_out_0_addr_11 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 894 'getelementptr' 'conv_out_0_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 895 [1/1] (0.00ns)   --->   "%conv_out_0_addr_15 = getelementptr [1404 x float]* %conv_out_0, i64 0, i64 %zext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 895 'getelementptr' 'conv_out_0_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 896 [1/1] (0.00ns)   --->   "%conv_out_1_addr_13 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 896 'getelementptr' 'conv_out_1_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 897 [1/1] (0.00ns)   --->   "%conv_out_1_addr_17 = getelementptr [1404 x float]* %conv_out_1, i64 0, i64 %zext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 897 'getelementptr' 'conv_out_1_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 898 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_out_1_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 898 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 899 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 900 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 901 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 901 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 902 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 903 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 904 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_s, -1" [maxpool/max_pool.cpp:29]   --->   Operation 904 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 905 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 905 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 906 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 907 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 907 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 908 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 908 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 909 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 910 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 911 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_1_load_1, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 911 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 912 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_11" [maxpool/max_pool.cpp:29]   --->   Operation 912 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 913 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_out_1_load_1, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 913 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 914 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_0_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 914 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 915 [1/2] (3.25ns)   --->   "%conv_out_0_load_3 = load float* %conv_out_0_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 915 'load' 'conv_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 916 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_0_load_3, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 916 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %conv_out_2_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 917 'bitcast' 'bitcast_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 918 'partselect' 'tmp_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 919 'trunc' 'trunc_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %select_ln29_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 920 'bitcast' 'bitcast_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 921 'partselect' 'tmp_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 922 'trunc' 'trunc_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 923 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_31, -1" [maxpool/max_pool.cpp:29]   --->   Operation 923 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 924 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 924 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 925 'or' 'or_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 926 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_32, -1" [maxpool/max_pool.cpp:29]   --->   Operation 926 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 927 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 927 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 928 'or' 'or_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%and_ln29_19 = and i1 %or_ln29_19, %or_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 929 'and' 'and_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 930 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_2_load_3, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 930 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 931 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_20 = and i1 %and_ln29_19, %tmp_33" [maxpool/max_pool.cpp:29]   --->   Operation 931 'and' 'and_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 932 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_20, float %conv_out_2_load_3, float %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 932 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 933 [1/1] (3.25ns)   --->   "store float %select_ln29_11, float* %max_pool_out_2_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 933 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 934 [1/2] (3.25ns)   --->   "%conv_out_1_load_5 = load float* %conv_out_1_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 934 'load' 'conv_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 935 [2/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_1_load_5, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 935 'fcmp' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 936 [1/2] (3.25ns)   --->   "%conv_out_0_load_7 = load float* %conv_out_0_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 936 'load' 'conv_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 937 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_0_load_7, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 937 'fcmp' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast float %conv_out_2_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 938 'bitcast' 'bitcast_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_40, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 939 'partselect' 'tmp_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i32 %bitcast_ln29_40 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 940 'trunc' 'trunc_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 941 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast float %select_ln29_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 941 'bitcast' 'bitcast_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_41, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 942 'partselect' 'tmp_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i32 %bitcast_ln29_41 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 943 'trunc' 'trunc_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 944 [1/1] (1.55ns)   --->   "%icmp_ln29_80 = icmp ne i8 %tmp_64, -1" [maxpool/max_pool.cpp:29]   --->   Operation 944 'icmp' 'icmp_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 945 [1/1] (2.44ns)   --->   "%icmp_ln29_81 = icmp eq i23 %trunc_ln29_44, 0" [maxpool/max_pool.cpp:29]   --->   Operation 945 'icmp' 'icmp_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, %icmp_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 946 'or' 'or_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 947 [1/1] (1.55ns)   --->   "%icmp_ln29_82 = icmp ne i8 %tmp_65, -1" [maxpool/max_pool.cpp:29]   --->   Operation 947 'icmp' 'icmp_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 948 [1/1] (2.44ns)   --->   "%icmp_ln29_83 = icmp eq i23 %trunc_ln29_45, 0" [maxpool/max_pool.cpp:29]   --->   Operation 948 'icmp' 'icmp_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, %icmp_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 949 'or' 'or_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, %or_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 950 'and' 'and_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 951 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_2_load_7, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 951 'fcmp' 'tmp_66' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 952 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, %tmp_66" [maxpool/max_pool.cpp:29]   --->   Operation 952 'and' 'and_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 953 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %and_ln29_41, float %conv_out_2_load_7, float %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 953 'select' 'select_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 954 [1/1] (3.25ns)   --->   "store float %select_ln29_23, float* %max_pool_out_5_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 954 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 955 [1/2] (3.25ns)   --->   "%conv_out_1_load_9 = load float* %conv_out_1_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 955 'load' 'conv_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 956 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_1_load_9, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 956 'fcmp' 'tmp_77' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 957 [2/2] (3.25ns)   --->   "%conv_out_0_load_11 = load float* %conv_out_0_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 957 'load' 'conv_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 958 [1/2] (3.25ns)   --->   "%conv_out_2_load_11 = load float* %conv_out_2_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 958 'load' 'conv_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 959 [2/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_2_load_11, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 959 'fcmp' 'tmp_99' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 960 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast float %conv_out_0_load_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 960 'bitcast' 'bitcast_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_66, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 961 'partselect' 'tmp_105' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i32 %bitcast_ln29_66 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 962 'trunc' 'trunc_ln29_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast float %select_ln29_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 963 'bitcast' 'bitcast_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_67, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 964 'partselect' 'tmp_106' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i32 %bitcast_ln29_67 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 965 'trunc' 'trunc_ln29_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 966 [1/1] (1.55ns)   --->   "%icmp_ln29_132 = icmp ne i8 %tmp_105, -1" [maxpool/max_pool.cpp:29]   --->   Operation 966 'icmp' 'icmp_ln29_132' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 967 [1/1] (2.44ns)   --->   "%icmp_ln29_133 = icmp eq i23 %trunc_ln29_70, 0" [maxpool/max_pool.cpp:29]   --->   Operation 967 'icmp' 'icmp_ln29_133' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, %icmp_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 968 'or' 'or_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 969 [1/1] (1.55ns)   --->   "%icmp_ln29_134 = icmp ne i8 %tmp_106, -1" [maxpool/max_pool.cpp:29]   --->   Operation 969 'icmp' 'icmp_ln29_134' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 970 [1/1] (2.44ns)   --->   "%icmp_ln29_135 = icmp eq i23 %trunc_ln29_71, 0" [maxpool/max_pool.cpp:29]   --->   Operation 970 'icmp' 'icmp_ln29_135' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, %icmp_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 971 'or' 'or_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, %or_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 972 'and' 'and_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 973 [1/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_0_load_13, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 973 'fcmp' 'tmp_107' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 974 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, %tmp_107" [maxpool/max_pool.cpp:29]   --->   Operation 974 'and' 'and_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 975 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_38 = select i1 %and_ln29_67, float %conv_out_0_load_13, float %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 975 'select' 'select_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 976 [2/2] (3.25ns)   --->   "%conv_out_1_load_13 = load float* %conv_out_1_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 976 'load' 'conv_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 977 [2/2] (3.25ns)   --->   "%conv_out_0_load_15 = load float* %conv_out_0_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 977 'load' 'conv_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast float %conv_out_1_load_15 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 978 'bitcast' 'bitcast_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_80, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 979 'partselect' 'tmp_127' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i32 %bitcast_ln29_80 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 980 'trunc' 'trunc_ln29_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 981 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast float %select_ln29_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 981 'bitcast' 'bitcast_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_81, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 982 'partselect' 'tmp_128' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i32 %bitcast_ln29_81 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 983 'trunc' 'trunc_ln29_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 984 [1/1] (1.55ns)   --->   "%icmp_ln29_160 = icmp ne i8 %tmp_127, -1" [maxpool/max_pool.cpp:29]   --->   Operation 984 'icmp' 'icmp_ln29_160' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 985 [1/1] (2.44ns)   --->   "%icmp_ln29_161 = icmp eq i23 %trunc_ln29_84, 0" [maxpool/max_pool.cpp:29]   --->   Operation 985 'icmp' 'icmp_ln29_161' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, %icmp_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 986 'or' 'or_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 987 [1/1] (1.55ns)   --->   "%icmp_ln29_162 = icmp ne i8 %tmp_128, -1" [maxpool/max_pool.cpp:29]   --->   Operation 987 'icmp' 'icmp_ln29_162' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 988 [1/1] (2.44ns)   --->   "%icmp_ln29_163 = icmp eq i23 %trunc_ln29_85, 0" [maxpool/max_pool.cpp:29]   --->   Operation 988 'icmp' 'icmp_ln29_163' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, %icmp_ln29_162" [maxpool/max_pool.cpp:29]   --->   Operation 989 'or' 'or_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, %or_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 990 'and' 'and_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 991 [1/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_1_load_15, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 991 'fcmp' 'tmp_129' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 992 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, %tmp_129" [maxpool/max_pool.cpp:29]   --->   Operation 992 'and' 'and_ln29_81' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 993 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %and_ln29_81, float %conv_out_1_load_15, float %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 993 'select' 'select_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 994 [1/2] (3.25ns)   --->   "%conv_out_2_load_15 = load float* %conv_out_2_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 994 'load' 'conv_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 995 [2/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_2_load_15, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 995 'fcmp' 'tmp_132' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast float %conv_out_0_load_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 996 'bitcast' 'bitcast_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_87, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 997 'partselect' 'tmp_138' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i32 %bitcast_ln29_87 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 998 'trunc' 'trunc_ln29_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 999 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast float %select_ln29_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 999 'bitcast' 'bitcast_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_88, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1000 'partselect' 'tmp_139' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i32 %bitcast_ln29_88 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1001 'trunc' 'trunc_ln29_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 1002 [1/1] (1.55ns)   --->   "%icmp_ln29_174 = icmp ne i8 %tmp_138, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1002 'icmp' 'icmp_ln29_174' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1003 [1/1] (2.44ns)   --->   "%icmp_ln29_175 = icmp eq i23 %trunc_ln29_91, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1003 'icmp' 'icmp_ln29_175' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, %icmp_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 1004 'or' 'or_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1005 [1/1] (1.55ns)   --->   "%icmp_ln29_176 = icmp ne i8 %tmp_139, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1005 'icmp' 'icmp_ln29_176' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1006 [1/1] (2.44ns)   --->   "%icmp_ln29_177 = icmp eq i23 %trunc_ln29_92, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1006 'icmp' 'icmp_ln29_177' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, %icmp_ln29_176" [maxpool/max_pool.cpp:29]   --->   Operation 1007 'or' 'or_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%and_ln29_87 = and i1 %or_ln29_87, %or_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 1008 'and' 'and_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1009 [1/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_0_load_17, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1009 'fcmp' 'tmp_140' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_88 = and i1 %and_ln29_87, %tmp_140" [maxpool/max_pool.cpp:29]   --->   Operation 1010 'and' 'and_ln29_88' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1011 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_50 = select i1 %and_ln29_88, float %conv_out_0_load_17, float %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 1011 'select' 'select_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1012 [2/2] (3.25ns)   --->   "%conv_out_1_load_17 = load float* %conv_out_1_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1012 'load' 'conv_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_10 : Operation 1013 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_52" [maxpool/max_pool.cpp:13]   --->   Operation 1013 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.3>
ST_11 : Operation 1014 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [78 x float]* %max_pool_out_1, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1014 'getelementptr' 'max_pool_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1015 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [78 x float]* %max_pool_out_3, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1015 'getelementptr' 'max_pool_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1016 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [78 x float]* %max_pool_out_4, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1016 'getelementptr' 'max_pool_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1017 [1/1] (0.00ns)   --->   "%max_pool_out_6_addr = getelementptr [78 x float]* %max_pool_out_6, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1017 'getelementptr' 'max_pool_out_6_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1018 [1/1] (0.00ns)   --->   "%max_pool_out_8_addr = getelementptr [78 x float]* %max_pool_out_8, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1018 'getelementptr' 'max_pool_out_8_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1019 [1/1] (0.00ns)   --->   "%max_pool_out_11_add = getelementptr [78 x float]* %max_pool_out_11, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1019 'getelementptr' 'max_pool_out_11_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1020 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_0_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1020 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1021 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1022 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1023 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1023 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1024 'partselect' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1025 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1026 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1026 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1027 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1027 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 1028 'or' 'or_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1029 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1029 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1030 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1030 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1031 'or' 'or_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 1032 'and' 'and_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1033 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_0_load_3, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1033 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1034 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 1034 'and' 'and_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1035 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %conv_out_0_load_3, float %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 1035 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1036 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_1_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1036 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast float %conv_out_1_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1037 'bitcast' 'bitcast_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_26, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1038 'partselect' 'tmp_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i32 %bitcast_ln29_26 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1039 'trunc' 'trunc_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast float %select_ln29_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1040 'bitcast' 'bitcast_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_27, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1041 'partselect' 'tmp_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i32 %bitcast_ln29_27 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1042 'trunc' 'trunc_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1043 [1/1] (1.55ns)   --->   "%icmp_ln29_52 = icmp ne i8 %tmp_42, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1043 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1044 [1/1] (2.44ns)   --->   "%icmp_ln29_53 = icmp eq i23 %trunc_ln29_30, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1044 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, %icmp_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1045 'or' 'or_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1046 [1/1] (1.55ns)   --->   "%icmp_ln29_54 = icmp ne i8 %tmp_43, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1046 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1047 [1/1] (2.44ns)   --->   "%icmp_ln29_55 = icmp eq i23 %trunc_ln29_31, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1047 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, %icmp_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 1048 'or' 'or_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, %or_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 1049 'and' 'and_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1050 [1/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_1_load_5, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1050 'fcmp' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1051 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, %tmp_44" [maxpool/max_pool.cpp:29]   --->   Operation 1051 'and' 'and_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1052 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_27, float %conv_out_1_load_5, float %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1052 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1053 [1/1] (3.25ns)   --->   "store float %select_ln29_15, float* %max_pool_out_3_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1053 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast float %conv_out_0_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1054 'bitcast' 'bitcast_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_33, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1055 'partselect' 'tmp_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i32 %bitcast_ln29_33 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1056 'trunc' 'trunc_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1057 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast float %select_ln29_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1057 'bitcast' 'bitcast_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_34, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1058 'partselect' 'tmp_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i32 %bitcast_ln29_34 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1059 'trunc' 'trunc_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1060 [1/1] (1.55ns)   --->   "%icmp_ln29_66 = icmp ne i8 %tmp_53, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1060 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1061 [1/1] (2.44ns)   --->   "%icmp_ln29_67 = icmp eq i23 %trunc_ln29_37, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1061 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, %icmp_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 1062 'or' 'or_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1063 [1/1] (1.55ns)   --->   "%icmp_ln29_68 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1063 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1064 [1/1] (2.44ns)   --->   "%icmp_ln29_69 = icmp eq i23 %trunc_ln29_38, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1064 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, %icmp_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1065 'or' 'or_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%and_ln29_33 = and i1 %or_ln29_33, %or_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1066 'and' 'and_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1067 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_0_load_7, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1067 'fcmp' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1068 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_34 = and i1 %and_ln29_33, %tmp_55" [maxpool/max_pool.cpp:29]   --->   Operation 1068 'and' 'and_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1069 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_34, float %conv_out_0_load_7, float %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1069 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1070 [1/1] (3.25ns)   --->   "store float %select_ln29_19, float* %max_pool_out_4_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1070 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1071 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast float %conv_out_1_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1071 'bitcast' 'bitcast_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_47, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1072 'partselect' 'tmp_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i32 %bitcast_ln29_47 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1073 'trunc' 'trunc_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1074 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast float %select_ln29_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1074 'bitcast' 'bitcast_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_48, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1075 'partselect' 'tmp_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i32 %bitcast_ln29_48 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1076 'trunc' 'trunc_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1077 [1/1] (1.55ns)   --->   "%icmp_ln29_94 = icmp ne i8 %tmp_75, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1077 'icmp' 'icmp_ln29_94' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1078 [1/1] (2.44ns)   --->   "%icmp_ln29_95 = icmp eq i23 %trunc_ln29_51, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1078 'icmp' 'icmp_ln29_95' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, %icmp_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 1079 'or' 'or_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1080 [1/1] (1.55ns)   --->   "%icmp_ln29_96 = icmp ne i8 %tmp_76, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1080 'icmp' 'icmp_ln29_96' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1081 [1/1] (2.44ns)   --->   "%icmp_ln29_97 = icmp eq i23 %trunc_ln29_52, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1081 'icmp' 'icmp_ln29_97' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, %icmp_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1082 'or' 'or_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%and_ln29_47 = and i1 %or_ln29_47, %or_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1083 'and' 'and_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1084 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_1_load_9, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1084 'fcmp' 'tmp_77' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1085 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_48 = and i1 %and_ln29_47, %tmp_77" [maxpool/max_pool.cpp:29]   --->   Operation 1085 'and' 'and_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1086 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_27 = select i1 %and_ln29_48, float %conv_out_1_load_9, float %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1086 'select' 'select_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1087 [1/1] (3.25ns)   --->   "store float %select_ln29_27, float* %max_pool_out_6_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1087 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1088 [1/2] (3.25ns)   --->   "%conv_out_0_load_11 = load float* %conv_out_0_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1088 'load' 'conv_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1089 [2/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_0_load_11, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1089 'fcmp' 'tmp_88' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast float %conv_out_2_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1090 'bitcast' 'bitcast_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_61, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1091 'partselect' 'tmp_97' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i32 %bitcast_ln29_61 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1092 'trunc' 'trunc_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1093 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast float %select_ln29_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1093 'bitcast' 'bitcast_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_62, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1094 'partselect' 'tmp_98' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i32 %bitcast_ln29_62 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1095 'trunc' 'trunc_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1096 [1/1] (1.55ns)   --->   "%icmp_ln29_122 = icmp ne i8 %tmp_97, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1096 'icmp' 'icmp_ln29_122' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1097 [1/1] (2.44ns)   --->   "%icmp_ln29_123 = icmp eq i23 %trunc_ln29_65, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1097 'icmp' 'icmp_ln29_123' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, %icmp_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 1098 'or' 'or_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1099 [1/1] (1.55ns)   --->   "%icmp_ln29_124 = icmp ne i8 %tmp_98, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1099 'icmp' 'icmp_ln29_124' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1100 [1/1] (2.44ns)   --->   "%icmp_ln29_125 = icmp eq i23 %trunc_ln29_66, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1100 'icmp' 'icmp_ln29_125' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, %icmp_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1101 'or' 'or_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%and_ln29_61 = and i1 %or_ln29_61, %or_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 1102 'and' 'and_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1103 [1/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_2_load_11, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1103 'fcmp' 'tmp_99' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_62 = and i1 %and_ln29_61, %tmp_99" [maxpool/max_pool.cpp:29]   --->   Operation 1104 'and' 'and_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1105 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_35 = select i1 %and_ln29_62, float %conv_out_2_load_11, float %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1105 'select' 'select_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1106 [1/1] (3.25ns)   --->   "store float %select_ln29_35, float* %max_pool_out_8_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1106 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1107 [1/2] (3.25ns)   --->   "%conv_out_1_load_13 = load float* %conv_out_1_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1107 'load' 'conv_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1108 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_1_load_13, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1108 'fcmp' 'tmp_110' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1109 [1/2] (3.25ns)   --->   "%conv_out_0_load_15 = load float* %conv_out_0_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1109 'load' 'conv_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1110 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_0_load_15, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1110 'fcmp' 'tmp_121' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast float %conv_out_2_load_15 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1111 'bitcast' 'bitcast_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_82, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1112 'partselect' 'tmp_130' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i32 %bitcast_ln29_82 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1113 'trunc' 'trunc_ln29_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1114 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast float %select_ln29_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1114 'bitcast' 'bitcast_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_83, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1115 'partselect' 'tmp_131' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i32 %bitcast_ln29_83 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1116 'trunc' 'trunc_ln29_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 1117 [1/1] (1.55ns)   --->   "%icmp_ln29_164 = icmp ne i8 %tmp_130, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1117 'icmp' 'icmp_ln29_164' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1118 [1/1] (2.44ns)   --->   "%icmp_ln29_165 = icmp eq i23 %trunc_ln29_86, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1118 'icmp' 'icmp_ln29_165' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, %icmp_ln29_164" [maxpool/max_pool.cpp:29]   --->   Operation 1119 'or' 'or_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1120 [1/1] (1.55ns)   --->   "%icmp_ln29_166 = icmp ne i8 %tmp_131, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1120 'icmp' 'icmp_ln29_166' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1121 [1/1] (2.44ns)   --->   "%icmp_ln29_167 = icmp eq i23 %trunc_ln29_87, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1121 'icmp' 'icmp_ln29_167' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, %icmp_ln29_166" [maxpool/max_pool.cpp:29]   --->   Operation 1122 'or' 'or_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, %or_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 1123 'and' 'and_ln29_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1124 [1/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_2_load_15, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1124 'fcmp' 'tmp_132' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, %tmp_132" [maxpool/max_pool.cpp:29]   --->   Operation 1125 'and' 'and_ln29_83' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1126 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_47 = select i1 %and_ln29_83, float %conv_out_2_load_15, float %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1126 'select' 'select_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1127 [1/1] (3.25ns)   --->   "store float %select_ln29_47, float* %max_pool_out_11_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1127 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1128 [1/2] (3.25ns)   --->   "%conv_out_1_load_17 = load float* %conv_out_1_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1128 'load' 'conv_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_11 : Operation 1129 [2/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_1_load_17, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1129 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.3>
ST_12 : Operation 1130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 1130 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 1131 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1132 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1133 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:15]   --->   Operation 1134 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1135 [1/1] (0.00ns)   --->   "%max_pool_out_7_addr = getelementptr [78 x float]* %max_pool_out_7, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1135 'getelementptr' 'max_pool_out_7_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1136 [1/1] (0.00ns)   --->   "%max_pool_out_9_addr = getelementptr [78 x float]* %max_pool_out_9, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1136 'getelementptr' 'max_pool_out_9_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1137 [1/1] (0.00ns)   --->   "%max_pool_out_10_add = getelementptr [78 x float]* %max_pool_out_10, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1137 'getelementptr' 'max_pool_out_10_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1138 [1/1] (0.00ns)   --->   "%max_pool_out_12_add = getelementptr [78 x float]* %max_pool_out_12, i64 0, i64 %sext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 1138 'getelementptr' 'max_pool_out_12_add' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast float %conv_out_0_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1139 'bitcast' 'bitcast_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_54, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1140 'partselect' 'tmp_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i32 %bitcast_ln29_54 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1141 'trunc' 'trunc_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast float %select_ln29_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1142 'bitcast' 'bitcast_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_55, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1143 'partselect' 'tmp_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i32 %bitcast_ln29_55 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1144 'trunc' 'trunc_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1145 [1/1] (1.55ns)   --->   "%icmp_ln29_108 = icmp ne i8 %tmp_86, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1145 'icmp' 'icmp_ln29_108' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1146 [1/1] (2.44ns)   --->   "%icmp_ln29_109 = icmp eq i23 %trunc_ln29_58, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1146 'icmp' 'icmp_ln29_109' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, %icmp_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1147 'or' 'or_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1148 [1/1] (1.55ns)   --->   "%icmp_ln29_110 = icmp ne i8 %tmp_87, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1148 'icmp' 'icmp_ln29_110' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1149 [1/1] (2.44ns)   --->   "%icmp_ln29_111 = icmp eq i23 %trunc_ln29_59, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1149 'icmp' 'icmp_ln29_111' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, %icmp_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 1150 'or' 'or_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, %or_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 1151 'and' 'and_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1152 [1/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_0_load_11, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1152 'fcmp' 'tmp_88' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1153 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, %tmp_88" [maxpool/max_pool.cpp:29]   --->   Operation 1153 'and' 'and_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1154 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %and_ln29_55, float %conv_out_0_load_11, float %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1154 'select' 'select_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1155 [1/1] (3.25ns)   --->   "store float %select_ln29_31, float* %max_pool_out_7_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1155 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 1156 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast float %conv_out_1_load_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1156 'bitcast' 'bitcast_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_68, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1157 'partselect' 'tmp_108' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i32 %bitcast_ln29_68 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1158 'trunc' 'trunc_ln29_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast float %select_ln29_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1159 'bitcast' 'bitcast_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_69, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1160 'partselect' 'tmp_109' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i32 %bitcast_ln29_69 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1161 'trunc' 'trunc_ln29_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1162 [1/1] (1.55ns)   --->   "%icmp_ln29_136 = icmp ne i8 %tmp_108, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1162 'icmp' 'icmp_ln29_136' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1163 [1/1] (2.44ns)   --->   "%icmp_ln29_137 = icmp eq i23 %trunc_ln29_72, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1163 'icmp' 'icmp_ln29_137' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, %icmp_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1164 'or' 'or_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1165 [1/1] (1.55ns)   --->   "%icmp_ln29_138 = icmp ne i8 %tmp_109, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1165 'icmp' 'icmp_ln29_138' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1166 [1/1] (2.44ns)   --->   "%icmp_ln29_139 = icmp eq i23 %trunc_ln29_73, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1166 'icmp' 'icmp_ln29_139' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, %icmp_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 1167 'or' 'or_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, %or_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 1168 'and' 'and_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1169 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_1_load_13, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1169 'fcmp' 'tmp_110' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1170 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, %tmp_110" [maxpool/max_pool.cpp:29]   --->   Operation 1170 'and' 'and_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1171 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_39 = select i1 %and_ln29_69, float %conv_out_1_load_13, float %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1171 'select' 'select_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1172 [1/1] (3.25ns)   --->   "store float %select_ln29_39, float* %max_pool_out_9_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1172 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast float %conv_out_0_load_15 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1173 'bitcast' 'bitcast_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_75, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1174 'partselect' 'tmp_119' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i32 %bitcast_ln29_75 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1175 'trunc' 'trunc_ln29_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1176 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast float %select_ln29_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1176 'bitcast' 'bitcast_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_76, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1177 'partselect' 'tmp_120' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i32 %bitcast_ln29_76 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1178 'trunc' 'trunc_ln29_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1179 [1/1] (1.55ns)   --->   "%icmp_ln29_150 = icmp ne i8 %tmp_119, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1179 'icmp' 'icmp_ln29_150' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1180 [1/1] (2.44ns)   --->   "%icmp_ln29_151 = icmp eq i23 %trunc_ln29_79, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1180 'icmp' 'icmp_ln29_151' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, %icmp_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 1181 'or' 'or_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1182 [1/1] (1.55ns)   --->   "%icmp_ln29_152 = icmp ne i8 %tmp_120, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1182 'icmp' 'icmp_ln29_152' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1183 [1/1] (2.44ns)   --->   "%icmp_ln29_153 = icmp eq i23 %trunc_ln29_80, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1183 'icmp' 'icmp_ln29_153' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, %icmp_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1184 'or' 'or_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%and_ln29_75 = and i1 %or_ln29_75, %or_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1185 'and' 'and_ln29_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1186 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_0_load_15, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1186 'fcmp' 'tmp_121' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_76 = and i1 %and_ln29_75, %tmp_121" [maxpool/max_pool.cpp:29]   --->   Operation 1187 'and' 'and_ln29_76' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1188 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %and_ln29_76, float %conv_out_0_load_15, float %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1188 'select' 'select_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1189 [1/1] (3.25ns)   --->   "store float %select_ln29_43, float* %max_pool_out_10_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1189 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast float %conv_out_1_load_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1190 'bitcast' 'bitcast_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_89, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1191 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln29_93 = trunc i32 %bitcast_ln29_89 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1192 'trunc' 'trunc_ln29_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast float %select_ln29_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1193 'bitcast' 'bitcast_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_90, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1194 'partselect' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln29_94 = trunc i32 %bitcast_ln29_90 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1195 'trunc' 'trunc_ln29_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1196 [1/1] (1.55ns)   --->   "%icmp_ln29_178 = icmp ne i8 %tmp_141, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1196 'icmp' 'icmp_ln29_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1197 [1/1] (2.44ns)   --->   "%icmp_ln29_179 = icmp eq i23 %trunc_ln29_93, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1197 'icmp' 'icmp_ln29_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, %icmp_ln29_178" [maxpool/max_pool.cpp:29]   --->   Operation 1198 'or' 'or_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1199 [1/1] (1.55ns)   --->   "%icmp_ln29_180 = icmp ne i8 %tmp_142, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1199 'icmp' 'icmp_ln29_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1200 [1/1] (2.44ns)   --->   "%icmp_ln29_181 = icmp eq i23 %trunc_ln29_94, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1200 'icmp' 'icmp_ln29_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, %icmp_ln29_180" [maxpool/max_pool.cpp:29]   --->   Operation 1201 'or' 'or_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%and_ln29_89 = and i1 %or_ln29_89, %or_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1202 'and' 'and_ln29_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1203 [1/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_1_load_17, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1203 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1204 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_90 = and i1 %and_ln29_89, %tmp_143" [maxpool/max_pool.cpp:29]   --->   Operation 1204 'and' 'and_ln29_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1205 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_51 = select i1 %and_ln29_90, float %conv_out_1_load_17, float %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1205 'select' 'select_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1206 [1/1] (3.25ns)   --->   "store float %select_ln29_51, float* %max_pool_out_12_add, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1206 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 78> <RAM>
ST_12 : Operation 1207 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 1207 'specregionend' 'empty_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1208 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1208 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 1209 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 1209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', maxpool/max_pool.cpp:10) with incoming values : ('add_ln10', maxpool/max_pool.cpp:10) [36]  (1.77 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [38]  (0 ns)
	'icmp' operation ('icmp_ln13', maxpool/max_pool.cpp:13) [46]  (1.3 ns)
	'select' operation ('select_ln29_52', maxpool/max_pool.cpp:29) [47]  (1.02 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [80]  (3.74 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [92]  (0 ns)
	'add' operation ('add_ln29_4', maxpool/max_pool.cpp:29) [93]  (3.76 ns)
	'getelementptr' operation ('conv_out_0_addr_4', maxpool/max_pool.cpp:29) [95]  (0 ns)
	'load' operation ('conv_out_0_load_4', maxpool/max_pool.cpp:29) on array 'conv_out_0' [487]  (3.25 ns)

 <State 3>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load', maxpool/max_pool.cpp:29) on array 'conv_out_0' [191]  (3.25 ns)
	'fcmp' operation ('tmp_3', maxpool/max_pool.cpp:29) [198]  (5.43 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_8', maxpool/max_pool.cpp:29) on array 'conv_out_0' [673]  (3.25 ns)
	'fcmp' operation ('tmp_68', maxpool/max_pool.cpp:29) [680]  (5.43 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_1_load', maxpool/max_pool.cpp:29) on array 'conv_out_1' [201]  (3.25 ns)
	'fcmp' operation ('tmp_6', maxpool/max_pool.cpp:29) [215]  (5.43 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_0_load_6', maxpool/max_pool.cpp:29) on array 'conv_out_0' [559]  (3.25 ns)
	'fcmp' operation ('tmp_49', maxpool/max_pool.cpp:29) [573]  (5.43 ns)

 <State 7>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', maxpool/max_pool.cpp:29) [573]  (5.43 ns)
	'and' operation ('and_ln29_30', maxpool/max_pool.cpp:29) [574]  (0.978 ns)
	'select' operation ('select_ln29_17', maxpool/max_pool.cpp:29) [575]  (0.698 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [590]  (5.43 ns)

 <State 8>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_115', maxpool/max_pool.cpp:29) [945]  (5.43 ns)
	'and' operation ('and_ln29_72', maxpool/max_pool.cpp:29) [946]  (0.978 ns)
	'select' operation ('select_ln29_41', maxpool/max_pool.cpp:29) [947]  (0.698 ns)
	'fcmp' operation ('tmp_118', maxpool/max_pool.cpp:29) [962]  (5.43 ns)

 <State 9>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_63', maxpool/max_pool.cpp:29) [652]  (5.43 ns)
	'and' operation ('and_ln29_39', maxpool/max_pool.cpp:29) [653]  (0.978 ns)
	'select' operation ('select_ln29_22', maxpool/max_pool.cpp:29) [654]  (0.698 ns)
	'fcmp' operation ('tmp_66', maxpool/max_pool.cpp:29) [669]  (5.43 ns)

 <State 10>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_129', maxpool/max_pool.cpp:29) [1024]  (5.43 ns)
	'and' operation ('and_ln29_81', maxpool/max_pool.cpp:29) [1025]  (0.978 ns)
	'select' operation ('select_ln29_46', maxpool/max_pool.cpp:29) [1026]  (0.698 ns)
	'fcmp' operation ('tmp_132', maxpool/max_pool.cpp:29) [1041]  (5.43 ns)

 <State 11>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [421]  (5.43 ns)
	'and' operation ('and_ln29_13', maxpool/max_pool.cpp:29) [422]  (0.978 ns)
	'select' operation ('select_ln29_7', maxpool/max_pool.cpp:29) [423]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_7', maxpool/max_pool.cpp:29 on array 'max_pool_out_1' [424]  (3.25 ns)

 <State 12>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_88', maxpool/max_pool.cpp:29) [793]  (5.43 ns)
	'and' operation ('and_ln29_55', maxpool/max_pool.cpp:29) [794]  (0.978 ns)
	'select' operation ('select_ln29_31', maxpool/max_pool.cpp:29) [795]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_31', maxpool/max_pool.cpp:29 on array 'max_pool_out_7' [796]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
