$date
	Wed Apr 16 21:22:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tinker_tb $end
$var wire 1 ! hlt $end
$var reg 1 " clk $end
$var reg 32 # instruction [31:0] $end
$var reg 1 $ reset $end
$scope module cpu $end
$var wire 1 " clk $end
$var wire 1 ! hlt $end
$var wire 1 $ reset $end
$var wire 64 % wb_data [63:0] $end
$var wire 64 & signExtL [63:0] $end
$var wire 1 ' rtPassed $end
$var wire 5 ( rt [4:0] $end
$var wire 5 ) rs [4:0] $end
$var wire 64 * reg_val2 [63:0] $end
$var wire 64 + reg_val1 [63:0] $end
$var wire 64 , rdVal [63:0] $end
$var wire 5 - rd [4:0] $end
$var wire 64 . r31_val [63:0] $end
$var wire 1 / mem_write_enable_alu $end
$var wire 64 0 mem_rdata [63:0] $end
$var wire 32 1 instruction_from_mem [31:0] $end
$var wire 5 2 controlSignal [4:0] $end
$var wire 1 3 alu_writeEnable $end
$var wire 64 4 alu_updated_next [63:0] $end
$var wire 64 5 alu_rw_val [63:0] $end
$var wire 32 6 alu_rw_addr [31:0] $end
$var wire 64 7 alu_result [63:0] $end
$var wire 64 8 alu_operand2 [63:0] $end
$var wire 1 9 alu_changing_pc $end
$var wire 12 : L [11:0] $end
$var reg 64 ; EX_MEM_alu_result [63:0] $end
$var reg 1 < EX_MEM_changing_pc $end
$var reg 1 = EX_MEM_memToReg $end
$var reg 1 > EX_MEM_mem_write_enable $end
$var reg 5 ? EX_MEM_rd [4:0] $end
$var reg 64 @ EX_MEM_reg_val2 [63:0] $end
$var reg 32 A EX_MEM_rw_addr [31:0] $end
$var reg 64 B EX_MEM_rw_val [63:0] $end
$var reg 64 C EX_MEM_updated_next [63:0] $end
$var reg 1 D EX_MEM_writeEnable $end
$var reg 12 E ID_EX_L [11:0] $end
$var reg 64 F ID_EX_PC [63:0] $end
$var reg 5 G ID_EX_control [4:0] $end
$var reg 1 H ID_EX_memToReg $end
$var reg 5 I ID_EX_rd [4:0] $end
$var reg 64 J ID_EX_reg_val1 [63:0] $end
$var reg 64 K ID_EX_reg_val2 [63:0] $end
$var reg 5 L ID_EX_rs [4:0] $end
$var reg 5 M ID_EX_rt [4:0] $end
$var reg 1 N ID_EX_rtPassed $end
$var reg 32 O IF_ID_IR [31:0] $end
$var reg 64 P IF_ID_PC [63:0] $end
$var reg 64 Q MEM_WB_alu_result [63:0] $end
$var reg 1 R MEM_WB_memToReg $end
$var reg 64 S MEM_WB_mem_data [63:0] $end
$var reg 5 T MEM_WB_rd [4:0] $end
$var reg 1 U MEM_WB_writeEnable $end
$var reg 64 V PC [63:0] $end
$scope module alu_inst $end
$var wire 5 W opcode [4:0] $end
$var wire 64 X operand1 [63:0] $end
$var wire 64 Y operand2 [63:0] $end
$var wire 64 Z pc [63:0] $end
$var wire 64 [ rdVal [63:0] $end
$var wire 64 \ r_out [63:0] $end
$var wire 64 ] r31_val [63:0] $end
$var reg 1 9 changing_pc $end
$var reg 1 / mem_write_enable $end
$var reg 64 ^ result [63:0] $end
$var reg 32 _ rw_addr [31:0] $end
$var reg 64 ` rw_val [63:0] $end
$var reg 64 a updated_next [63:0] $end
$var reg 1 3 writeEnable $end
$upscope $end
$scope module decoder_inst $end
$var wire 32 b instruction [31:0] $end
$var wire 1 ' rtPassed $end
$var wire 5 c rt [4:0] $end
$var wire 5 d rs [4:0] $end
$var wire 5 e rd [4:0] $end
$var wire 5 f controlSignal [4:0] $end
$var wire 12 g L [11:0] $end
$upscope $end
$scope module memory $end
$var wire 1 " clk $end
$var wire 1 > mem_write_enable $end
$var wire 64 h pc [63:0] $end
$var wire 1 $ reset $end
$var wire 32 i rw_addr [31:0] $end
$var wire 64 j rw_val [63:0] $end
$var wire 64 k r_out [63:0] $end
$var wire 32 l instruction [31:0] $end
$var integer 32 m i [31:0] $end
$upscope $end
$scope module reg_file $end
$var wire 12 n L [11:0] $end
$var wire 1 " clk $end
$var wire 64 o dataInput [63:0] $end
$var wire 1 N lPassed $end
$var wire 64 p r31_val [63:0] $end
$var wire 64 q rdVal [63:0] $end
$var wire 5 r readAddress1 [4:0] $end
$var wire 5 s readAddress2 [4:0] $end
$var wire 1 $ reset $end
$var wire 64 t value1 [63:0] $end
$var wire 5 u writeAddress [4:0] $end
$var wire 1 U write_enable $end
$var wire 64 v value2 [63:0] $end
$var integer 32 w j [31:0] $end
$upscope $end
$upscope $end
$scope task initializeRegisters $end
$var integer 32 x j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx x
bx w
bx v
b0 u
bx t
b0 s
b0 r
bx q
bx p
b0 o
b0 n
b10000000000000000000 m
b0 l
b0 k
b0 j
b0 i
b10000000000000 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b100 a
bx `
bx _
b0 ^
bx ]
b0 \
bx [
b0 Z
b0 Y
b0 X
b0 W
b10000000000000 V
0U
b0 T
b0 S
0R
b0 Q
b0 P
b0 O
0N
b0 M
b0 L
b0 K
b0 J
b0 I
0H
b0 G
b0 F
b0 E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
0>
0=
0<
b0 ;
b0 :
09
b0 8
b0 7
bx 6
bx 5
b100 4
13
b0 2
b0 1
b0 0
0/
bx .
b0 -
bx ,
bx +
bx *
b0 )
b0 (
1'
b0 &
b0 %
1$
bx #
0"
0!
$end
#1
b0 *
b0 v
b10000000000000000000 .
b10000000000000000000 ]
b10000000000000000000 p
b0 +
b0 t
b0 ,
b0 [
b0 q
b10000000000000000000 m
b11111 w
1"
#2
0"
#3
b10000000000000000000 m
b11111 w
1"
#4
0"
#5
b10000000000000000000 m
b11111 w
1"
#6
0"
#7
b10000000000000000000 m
b11111 w
1"
#8
0"
#9
b10000000000000000000 m
b11111 w
1"
#10
0"
#11
b10000000000000000000 m
b11111 w
1"
#12
0"
#13
b10000000000000000000 m
b11111 w
1"
#14
0"
#15
b10000000000000000000 m
b11111 w
1"
#16
0"
#17
b10000000000000000000 m
b11111 w
1"
#18
0"
#19
b10000000000000000000 m
b11111 w
1"
#20
0"
0$
b1000010001000000000000 1
b1000010001000000000000 l
b1000010001000000000000 #
b10000 x
#21
b11110111 +
b11110111 t
b10000 )
b10000 d
b10000 r
b10001 (
b10001 c
b10001 s
b100 C
bx B
bx j
bx 0
bx \
bx k
bx A
bx i
1D
1N
b10000000000000 P
b1000010001000000000000 O
b1000010001000000000000 b
b10001000000000000000000000000 1
b10001000000000000000000000000 l
b10000000000100 V
b10000000000100 h
1"
#22
0"
#23
b10 2
b10 f
b100 -
b100 e
b0 +
b0 t
b0 )
b0 d
b0 r
b0 (
b0 c
b0 s
b10000000000100 4
b10000000000100 a
b10000000000100 P
b10001000000000000000000000000 O
b10001000000000000000000000000 b
b0 1
b0 l
b10000000001000 V
b10000000001000 h
b10000000000000 F
b10000000000000 Z
b11110111 J
b11110111 X
b10001 M
b10000 L
1U
bx S
1"
#24
0"
#25
b10000000001000 4
b10000000001000 a
b0 2
b0 f
b0 -
b0 e
b10000000000100 C
b10000000000100 F
b10000000000100 Z
b0 J
b0 X
b100 I
b0 M
b0 L
b10 G
b10 W
b10000000001000 P
b0 O
b0 b
b10000000001100 V
b10000000001100 h
1"
#26
0"
#27
b10000000001100 4
b10000000001100 a
b10000000001100 P
b10000000010000 V
b10000000010000 h
b10000000001000 F
b10000000001000 Z
b0 I
b0 G
b0 W
b10000000001000 C
b100 ?
1"
#28
0"
#29
b10000000010000 4
b10000000010000 a
b100 T
b100 u
b10000000001100 C
b0 ?
b10000000001100 F
b10000000001100 Z
b10000000010000 P
b10000000010100 V
b10000000010100 h
1"
#30
0"
#31
b10000000010100 4
b10000000010100 a
b10000000010100 P
b10000000011000 V
b10000000011000 h
b10000000010000 F
b10000000010000 Z
b10000000010000 C
b0 T
b0 u
1"
#32
0"
#33
b10000000011000 4
b10000000011000 a
b10000000010100 C
b10000000010100 F
b10000000010100 Z
b10000000011000 P
b10000000011100 V
b10000000011100 h
1"
#34
0"
#35
b10000000011100 4
b10000000011100 a
b10000000011100 P
b10000000100000 V
b10000000100000 h
b10000000011000 F
b10000000011000 Z
b10000000011000 C
1"
#36
0"
#37
b10000000100000 4
b10000000100000 a
b10000000011100 C
b10000000011100 F
b10000000011100 Z
b10000000100000 P
b10000000100100 V
b10000000100100 h
1"
#38
0"
#39
b10000000100100 4
b10000000100100 a
b10000000100100 P
b10000000101000 V
b10000000101000 h
b10000000100000 F
b10000000100000 Z
b10000000100000 C
1"
#40
0"
#41
b10000000101000 4
b10000000101000 a
b10000000100100 C
b10000000100100 F
b10000000100100 Z
b10000000101000 P
b10000000101100 V
b10000000101100 h
1"
#42
0"
#43
b10000000101100 4
b10000000101100 a
b10000000101100 P
b10000000110000 V
b10000000110000 h
b10000000101000 F
b10000000101000 Z
b10000000101000 C
1"
#44
0"
#45
b10000000110000 4
b10000000110000 a
b10000000101100 C
b10000000101100 F
b10000000101100 Z
b10000000110000 P
b10000000110100 V
b10000000110100 h
1"
#46
0"
#47
b10000000110100 4
b10000000110100 a
b10000000110100 P
b10000000111000 V
b10000000111000 h
b10000000110000 F
b10000000110000 Z
b10000000110000 C
1"
#48
0"
#49
b10000000111000 4
b10000000111000 a
b10000000110100 C
b10000000110100 F
b10000000110100 Z
b10000000111000 P
b10000000111100 V
b10000000111100 h
1"
#50
0"
#51
b10000000111100 4
b10000000111100 a
b10000000111100 P
b10000001000000 V
b10000001000000 h
b10000000111000 F
b10000000111000 Z
b10000000111000 C
1"
#52
0"
#53
b10000001000000 4
b10000001000000 a
b10000000111100 C
b10000000111100 F
b10000000111100 Z
b10000001000000 P
b10000001000100 V
b10000001000100 h
1"
#54
0"
#55
b10000001000100 4
b10000001000100 a
b10000001000100 P
b10000001001000 V
b10000001001000 h
b10000001000000 F
b10000001000000 Z
b10000001000000 C
1"
#56
0"
#57
b10000001001000 4
b10000001001000 a
b10000001000100 C
b10000001000100 F
b10000001000100 Z
b10000001001000 P
b10000001001100 V
b10000001001100 h
1"
#58
0"
#59
b10000001001100 4
b10000001001100 a
b10000001001100 P
b10000001010000 V
b10000001010000 h
b10000001001000 F
b10000001001000 Z
b10000001001000 C
1"
#60
0"
#61
b10000001010000 4
b10000001010000 a
b10000001001100 C
b10000001001100 F
b10000001001100 Z
b10000001010000 P
b10000001010100 V
b10000001010100 h
1"
#62
0"
#63
b10000001010100 4
b10000001010100 a
b10000001010100 P
b10000001011000 V
b10000001011000 h
b10000001010000 F
b10000001010000 Z
b10000001010000 C
1"
#64
0"
#65
b10000001011000 4
b10000001011000 a
b10000001010100 C
b10000001010100 F
b10000001010100 Z
b10000001011000 P
b10000001011100 V
b10000001011100 h
1"
#66
0"
#67
b10000001011100 4
b10000001011100 a
b10000001011100 P
b10000001100000 V
b10000001100000 h
b10000001011000 F
b10000001011000 Z
b10000001011000 C
1"
#68
0"
#69
b10000001100000 4
b10000001100000 a
b10000001011100 C
b10000001011100 F
b10000001011100 Z
b10000001100000 P
b10000001100100 V
b10000001100100 h
1"
#70
0"
