/*
 * system.h - SOPC Builder system and BSP software package information
 *
 * Machine generated for CPU 'CPU' in SOPC Builder design 'CPU'
 * SOPC Builder design path: E:/Chadelas/Documents/Avirm/Dpga/Soft/Firmware/Amc40/AmcDPGA10gbeDouble/qsys/CPU.sopcinfo
 *
 * Generated: Thu Oct 27 10:23:58 CEST 2016
 */

/*
 * DO NOT MODIFY THIS FILE
 *
 * Changing this file will have subtle consequences
 * which will almost certainly lead to a nonfunctioning
 * system. If you do modify this file, be aware that your
 * changes will be overwritten and lost when this file
 * is generated again.
 *
 * DO NOT MODIFY THIS FILE
 */

/*
 * License Agreement
 *
 * Copyright (c) 2008
 * Altera Corporation, San Jose, California, USA.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This agreement shall be governed in all respects by the laws of the State
 * of California and by the laws of the United States of America.
 */

#ifndef __SYSTEM_H_
#define __SYSTEM_H_

/* Include definitions from linker script generator */
//#include "linker.h"


/*
 * CDCE_Cnfg configuration
 *
 */

#define ALT_MODULE_CLASS_CDCE_Cnfg altera_avalon_pio
#define CDCE_CNFG_BASE 0x8300010
#define CDCE_CNFG_BIT_CLEARING_EDGE_REGISTER 0
#define CDCE_CNFG_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CDCE_CNFG_CAPTURE 0
#define CDCE_CNFG_DATA_WIDTH 32
#define CDCE_CNFG_DO_TEST_BENCH_WIRING 0
#define CDCE_CNFG_DRIVEN_SIM_VALUE 0
#define CDCE_CNFG_EDGE_TYPE "NONE"
#define CDCE_CNFG_FREQ 125000000
#define CDCE_CNFG_HAS_IN 0
#define CDCE_CNFG_HAS_OUT 1
#define CDCE_CNFG_HAS_TRI 0
#define CDCE_CNFG_IRQ -1
#define CDCE_CNFG_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CDCE_CNFG_IRQ_TYPE "NONE"
#define CDCE_CNFG_NAME "/dev/CDCE_Cnfg"
#define CDCE_CNFG_RESET_VALUE 0
#define CDCE_CNFG_SPAN 16
#define CDCE_CNFG_TYPE "altera_avalon_pio"


/*
 * CDCE_Stat configuration
 *
 */

#define ALT_MODULE_CLASS_CDCE_Stat altera_avalon_pio
#define CDCE_STAT_BASE 0x8300020
#define CDCE_STAT_BIT_CLEARING_EDGE_REGISTER 0
#define CDCE_STAT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define CDCE_STAT_CAPTURE 0
#define CDCE_STAT_DATA_WIDTH 32
#define CDCE_STAT_DO_TEST_BENCH_WIRING 0
#define CDCE_STAT_DRIVEN_SIM_VALUE 0
#define CDCE_STAT_EDGE_TYPE "NONE"
#define CDCE_STAT_FREQ 125000000
#define CDCE_STAT_HAS_IN 1
#define CDCE_STAT_HAS_OUT 0
#define CDCE_STAT_HAS_TRI 0
#define CDCE_STAT_IRQ -1
#define CDCE_STAT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define CDCE_STAT_IRQ_TYPE "NONE"
#define CDCE_STAT_NAME "/dev/CDCE_Stat"
#define CDCE_STAT_RESET_VALUE 0
#define CDCE_STAT_SPAN 16
#define CDCE_STAT_TYPE "altera_avalon_pio"


/*
 * CPU configuration
 *
 */

#define ALT_CPU_ARCHITECTURE "altera_nios2_gen2"
#define ALT_CPU_BIG_ENDIAN 0
#define ALT_CPU_BREAK_ADDR 0x0d201820
#define ALT_CPU_CPU_ARCH_NIOS2_R1
#define ALT_CPU_CPU_FREQ 125000000u
#define ALT_CPU_CPU_ID_SIZE 1
#define ALT_CPU_CPU_ID_VALUE 0x00000000
#define ALT_CPU_CPU_IMPLEMENTATION "tiny"
#define ALT_CPU_DATA_ADDR_WIDTH 0x1c
#define ALT_CPU_DCACHE_LINE_SIZE 0
#define ALT_CPU_DCACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_DCACHE_SIZE 0
#define ALT_CPU_EXCEPTION_ADDR 0x08100020
#define ALT_CPU_FLASH_ACCELERATOR_LINES 0
#define ALT_CPU_FLASH_ACCELERATOR_LINE_SIZE 0
#define ALT_CPU_FLUSHDA_SUPPORTED
#define ALT_CPU_FREQ 125000000
#define ALT_CPU_HARDWARE_DIVIDE_PRESENT 0
#define ALT_CPU_HARDWARE_MULTIPLY_PRESENT 0
#define ALT_CPU_HARDWARE_MULX_PRESENT 0
#define ALT_CPU_HAS_DEBUG_CORE 1
#define ALT_CPU_HAS_DEBUG_STUB
#define ALT_CPU_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
#define ALT_CPU_HAS_JMPI_INSTRUCTION
#define ALT_CPU_ICACHE_LINE_SIZE 0
#define ALT_CPU_ICACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_ICACHE_SIZE 0
#define ALT_CPU_INST_ADDR_WIDTH 0x1c
#define ALT_CPU_NAME "CPU"
#define ALT_CPU_OCI_VERSION 1
#define ALT_CPU_RESET_ADDR 0x08100000


/*
 * CPU configuration (with legacy prefix - don't use these anymore)
 *
 */

#define NIOS2_BIG_ENDIAN 0
#define NIOS2_BREAK_ADDR 0x0d201820
#define NIOS2_CPU_ARCH_NIOS2_R1
#define NIOS2_CPU_FREQ 125000000u
#define NIOS2_CPU_ID_SIZE 1
#define NIOS2_CPU_ID_VALUE 0x00000000
#define NIOS2_CPU_IMPLEMENTATION "tiny"
#define NIOS2_DATA_ADDR_WIDTH 0x1c
#define NIOS2_DCACHE_LINE_SIZE 0
#define NIOS2_DCACHE_LINE_SIZE_LOG2 0
#define NIOS2_DCACHE_SIZE 0
#define NIOS2_EXCEPTION_ADDR 0x08100020
#define NIOS2_FLASH_ACCELERATOR_LINES 0
#define NIOS2_FLASH_ACCELERATOR_LINE_SIZE 0
#define NIOS2_FLUSHDA_SUPPORTED
#define NIOS2_HARDWARE_DIVIDE_PRESENT 0
#define NIOS2_HARDWARE_MULTIPLY_PRESENT 0
#define NIOS2_HARDWARE_MULX_PRESENT 0
#define NIOS2_HAS_DEBUG_CORE 1
#define NIOS2_HAS_DEBUG_STUB
#define NIOS2_HAS_ILLEGAL_INSTRUCTION_EXCEPTION
#define NIOS2_HAS_JMPI_INSTRUCTION
#define NIOS2_ICACHE_LINE_SIZE 0
#define NIOS2_ICACHE_LINE_SIZE_LOG2 0
#define NIOS2_ICACHE_SIZE 0
#define NIOS2_INST_ADDR_WIDTH 0x1c
#define NIOS2_OCI_VERSION 1
#define NIOS2_RESET_ADDR 0x08100000


/*
 * Dcs_Reset configuration
 *
 */

#define ALT_MODULE_CLASS_Dcs_Reset altera_avalon_pio
#define DCS_RESET_BASE 0x83000e0
#define DCS_RESET_BIT_CLEARING_EDGE_REGISTER 0
#define DCS_RESET_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DCS_RESET_CAPTURE 0
#define DCS_RESET_DATA_WIDTH 32
#define DCS_RESET_DO_TEST_BENCH_WIRING 0
#define DCS_RESET_DRIVEN_SIM_VALUE 0
#define DCS_RESET_EDGE_TYPE "NONE"
#define DCS_RESET_FREQ 125000000
#define DCS_RESET_HAS_IN 0
#define DCS_RESET_HAS_OUT 1
#define DCS_RESET_HAS_TRI 0
#define DCS_RESET_IRQ -1
#define DCS_RESET_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DCS_RESET_IRQ_TYPE "NONE"
#define DCS_RESET_NAME "/dev/Dcs_Reset"
#define DCS_RESET_RESET_VALUE 0
#define DCS_RESET_SPAN 16
#define DCS_RESET_TYPE "altera_avalon_pio"


/*
 * Dcs_Start configuration
 *
 */

#define ALT_MODULE_CLASS_Dcs_Start altera_avalon_pio
#define DCS_START_BASE 0x83000d0
#define DCS_START_BIT_CLEARING_EDGE_REGISTER 0
#define DCS_START_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DCS_START_CAPTURE 0
#define DCS_START_DATA_WIDTH 32
#define DCS_START_DO_TEST_BENCH_WIRING 0
#define DCS_START_DRIVEN_SIM_VALUE 0
#define DCS_START_EDGE_TYPE "NONE"
#define DCS_START_FREQ 125000000
#define DCS_START_HAS_IN 0
#define DCS_START_HAS_OUT 1
#define DCS_START_HAS_TRI 0
#define DCS_START_IRQ -1
#define DCS_START_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DCS_START_IRQ_TYPE "NONE"
#define DCS_START_NAME "/dev/Dcs_Start"
#define DCS_START_RESET_VALUE 0
#define DCS_START_SPAN 16
#define DCS_START_TYPE "altera_avalon_pio"


/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_AVALON_FIFO
#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_MM_BRIDGE
#define __ALTERA_AVALON_ONCHIP_MEMORY2
#define __ALTERA_AVALON_PIO
#define __ALTERA_AVALON_SGDMA
#define __ALTERA_AVALON_SPI
#define __ALTERA_AVALON_SYSID_QSYS
#define __ALTERA_AVALON_TIMER
#define __ALTERA_ETH_TSE
#define __ALTERA_NIOS2_GEN2
#define __BOB_I2C


/*
 * GBE_Stat configuration
 *
 */

#define ALT_MODULE_CLASS_GBE_Stat altera_avalon_pio
#define GBE_STAT_BASE 0x8300030
#define GBE_STAT_BIT_CLEARING_EDGE_REGISTER 0
#define GBE_STAT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define GBE_STAT_CAPTURE 0
#define GBE_STAT_DATA_WIDTH 32
#define GBE_STAT_DO_TEST_BENCH_WIRING 0
#define GBE_STAT_DRIVEN_SIM_VALUE 0
#define GBE_STAT_EDGE_TYPE "NONE"
#define GBE_STAT_FREQ 125000000
#define GBE_STAT_HAS_IN 1
#define GBE_STAT_HAS_OUT 0
#define GBE_STAT_HAS_TRI 0
#define GBE_STAT_IRQ -1
#define GBE_STAT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define GBE_STAT_IRQ_TYPE "NONE"
#define GBE_STAT_NAME "/dev/GBE_Stat"
#define GBE_STAT_RESET_VALUE 0
#define GBE_STAT_SPAN 16
#define GBE_STAT_TYPE "altera_avalon_pio"


/*
 * Global_Cnfg configuration
 *
 */

#define ALT_MODULE_CLASS_Global_Cnfg altera_avalon_pio
#define GLOBAL_CNFG_BASE 0x83000b0
#define GLOBAL_CNFG_BIT_CLEARING_EDGE_REGISTER 0
#define GLOBAL_CNFG_BIT_MODIFYING_OUTPUT_REGISTER 0
#define GLOBAL_CNFG_CAPTURE 0
#define GLOBAL_CNFG_DATA_WIDTH 32
#define GLOBAL_CNFG_DO_TEST_BENCH_WIRING 0
#define GLOBAL_CNFG_DRIVEN_SIM_VALUE 0
#define GLOBAL_CNFG_EDGE_TYPE "NONE"
#define GLOBAL_CNFG_FREQ 125000000
#define GLOBAL_CNFG_HAS_IN 0
#define GLOBAL_CNFG_HAS_OUT 1
#define GLOBAL_CNFG_HAS_TRI 0
#define GLOBAL_CNFG_IRQ -1
#define GLOBAL_CNFG_IRQ_INTERRUPT_CONTROLLER_ID -1
#define GLOBAL_CNFG_IRQ_TYPE "NONE"
#define GLOBAL_CNFG_NAME "/dev/Global_Cnfg"
#define GLOBAL_CNFG_RESET_VALUE 0
#define GLOBAL_CNFG_SPAN 16
#define GLOBAL_CNFG_TYPE "altera_avalon_pio"


/*
 * Global_Status configuration
 *
 */

#define ALT_MODULE_CLASS_Global_Status altera_avalon_pio
#define GLOBAL_STATUS_BASE 0x83000c0
#define GLOBAL_STATUS_BIT_CLEARING_EDGE_REGISTER 0
#define GLOBAL_STATUS_BIT_MODIFYING_OUTPUT_REGISTER 0
#define GLOBAL_STATUS_CAPTURE 0
#define GLOBAL_STATUS_DATA_WIDTH 32
#define GLOBAL_STATUS_DO_TEST_BENCH_WIRING 0
#define GLOBAL_STATUS_DRIVEN_SIM_VALUE 0
#define GLOBAL_STATUS_EDGE_TYPE "NONE"
#define GLOBAL_STATUS_FREQ 125000000
#define GLOBAL_STATUS_HAS_IN 1
#define GLOBAL_STATUS_HAS_OUT 0
#define GLOBAL_STATUS_HAS_TRI 0
#define GLOBAL_STATUS_IRQ -1
#define GLOBAL_STATUS_IRQ_INTERRUPT_CONTROLLER_ID -1
#define GLOBAL_STATUS_IRQ_TYPE "NONE"
#define GLOBAL_STATUS_NAME "/dev/Global_Status"
#define GLOBAL_STATUS_RESET_VALUE 0
#define GLOBAL_STATUS_SPAN 16
#define GLOBAL_STATUS_TYPE "altera_avalon_pio"


/*
 * HighResTimer configuration
 *
 */

#define ALT_MODULE_CLASS_HighResTimer altera_avalon_timer
#define HIGHRESTIMER_ALWAYS_RUN 1
#define HIGHRESTIMER_BASE 0x8200400
#define HIGHRESTIMER_COUNTER_SIZE 32
#define HIGHRESTIMER_FIXED_PERIOD 1
#define HIGHRESTIMER_FREQ 125000000
#define HIGHRESTIMER_IRQ 2
#define HIGHRESTIMER_IRQ_INTERRUPT_CONTROLLER_ID 0
#define HIGHRESTIMER_LOAD_VALUE 1249
#define HIGHRESTIMER_MULT 1.0E-6
#define HIGHRESTIMER_NAME "/dev/HighResTimer"
#define HIGHRESTIMER_PERIOD 10
#define HIGHRESTIMER_PERIOD_UNITS "us"
#define HIGHRESTIMER_RESET_OUTPUT 0
#define HIGHRESTIMER_SNAPSHOT 1
#define HIGHRESTIMER_SPAN 32
#define HIGHRESTIMER_TICKS_PER_SEC 100000
#define HIGHRESTIMER_TIMEOUT_PULSE_OUTPUT 0
#define HIGHRESTIMER_TYPE "altera_avalon_timer"


/*
 * IP_Dest_Addr_0 configuration
 *
 */

#define ALT_MODULE_CLASS_IP_Dest_Addr_0 altera_avalon_pio
#define IP_DEST_ADDR_0_BASE 0x8300080
#define IP_DEST_ADDR_0_BIT_CLEARING_EDGE_REGISTER 0
#define IP_DEST_ADDR_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define IP_DEST_ADDR_0_CAPTURE 0
#define IP_DEST_ADDR_0_DATA_WIDTH 32
#define IP_DEST_ADDR_0_DO_TEST_BENCH_WIRING 0
#define IP_DEST_ADDR_0_DRIVEN_SIM_VALUE 0
#define IP_DEST_ADDR_0_EDGE_TYPE "NONE"
#define IP_DEST_ADDR_0_FREQ 125000000
#define IP_DEST_ADDR_0_HAS_IN 0
#define IP_DEST_ADDR_0_HAS_OUT 1
#define IP_DEST_ADDR_0_HAS_TRI 0
#define IP_DEST_ADDR_0_IRQ -1
#define IP_DEST_ADDR_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define IP_DEST_ADDR_0_IRQ_TYPE "NONE"
#define IP_DEST_ADDR_0_NAME "/dev/IP_Dest_Addr_0"
#define IP_DEST_ADDR_0_RESET_VALUE 0
#define IP_DEST_ADDR_0_SPAN 16
#define IP_DEST_ADDR_0_TYPE "altera_avalon_pio"


/*
 * IP_Dest_Addr_1 configuration
 *
 */

#define ALT_MODULE_CLASS_IP_Dest_Addr_1 altera_avalon_pio
#define IP_DEST_ADDR_1_BASE 0x8300190
#define IP_DEST_ADDR_1_BIT_CLEARING_EDGE_REGISTER 0
#define IP_DEST_ADDR_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define IP_DEST_ADDR_1_CAPTURE 0
#define IP_DEST_ADDR_1_DATA_WIDTH 32
#define IP_DEST_ADDR_1_DO_TEST_BENCH_WIRING 0
#define IP_DEST_ADDR_1_DRIVEN_SIM_VALUE 0
#define IP_DEST_ADDR_1_EDGE_TYPE "NONE"
#define IP_DEST_ADDR_1_FREQ 125000000
#define IP_DEST_ADDR_1_HAS_IN 0
#define IP_DEST_ADDR_1_HAS_OUT 1
#define IP_DEST_ADDR_1_HAS_TRI 0
#define IP_DEST_ADDR_1_IRQ -1
#define IP_DEST_ADDR_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define IP_DEST_ADDR_1_IRQ_TYPE "NONE"
#define IP_DEST_ADDR_1_NAME "/dev/IP_Dest_Addr_1"
#define IP_DEST_ADDR_1_RESET_VALUE 0
#define IP_DEST_ADDR_1_SPAN 16
#define IP_DEST_ADDR_1_TYPE "altera_avalon_pio"


/*
 * IP_Src_Addr_0 configuration
 *
 */

#define ALT_MODULE_CLASS_IP_Src_Addr_0 altera_avalon_pio
#define IP_SRC_ADDR_0_BASE 0x8300090
#define IP_SRC_ADDR_0_BIT_CLEARING_EDGE_REGISTER 0
#define IP_SRC_ADDR_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define IP_SRC_ADDR_0_CAPTURE 0
#define IP_SRC_ADDR_0_DATA_WIDTH 32
#define IP_SRC_ADDR_0_DO_TEST_BENCH_WIRING 0
#define IP_SRC_ADDR_0_DRIVEN_SIM_VALUE 0
#define IP_SRC_ADDR_0_EDGE_TYPE "NONE"
#define IP_SRC_ADDR_0_FREQ 125000000
#define IP_SRC_ADDR_0_HAS_IN 0
#define IP_SRC_ADDR_0_HAS_OUT 1
#define IP_SRC_ADDR_0_HAS_TRI 0
#define IP_SRC_ADDR_0_IRQ -1
#define IP_SRC_ADDR_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define IP_SRC_ADDR_0_IRQ_TYPE "NONE"
#define IP_SRC_ADDR_0_NAME "/dev/IP_Src_Addr_0"
#define IP_SRC_ADDR_0_RESET_VALUE 0
#define IP_SRC_ADDR_0_SPAN 16
#define IP_SRC_ADDR_0_TYPE "altera_avalon_pio"


/*
 * IP_Src_Addr_1 configuration
 *
 */

#define ALT_MODULE_CLASS_IP_Src_Addr_1 altera_avalon_pio
#define IP_SRC_ADDR_1_BASE 0x83001a0
#define IP_SRC_ADDR_1_BIT_CLEARING_EDGE_REGISTER 0
#define IP_SRC_ADDR_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define IP_SRC_ADDR_1_CAPTURE 0
#define IP_SRC_ADDR_1_DATA_WIDTH 32
#define IP_SRC_ADDR_1_DO_TEST_BENCH_WIRING 0
#define IP_SRC_ADDR_1_DRIVEN_SIM_VALUE 0
#define IP_SRC_ADDR_1_EDGE_TYPE "NONE"
#define IP_SRC_ADDR_1_FREQ 125000000
#define IP_SRC_ADDR_1_HAS_IN 0
#define IP_SRC_ADDR_1_HAS_OUT 1
#define IP_SRC_ADDR_1_HAS_TRI 0
#define IP_SRC_ADDR_1_IRQ -1
#define IP_SRC_ADDR_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define IP_SRC_ADDR_1_IRQ_TYPE "NONE"
#define IP_SRC_ADDR_1_NAME "/dev/IP_Src_Addr_1"
#define IP_SRC_ADDR_1_RESET_VALUE 0
#define IP_SRC_ADDR_1_SPAN 16
#define IP_SRC_ADDR_1_TYPE "altera_avalon_pio"


/*
 * IntRAM configuration
 *
 */

#define ALT_MODULE_CLASS_IntRAM altera_avalon_onchip_memory2
#define INTRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define INTRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define INTRAM_BASE 0x8100000
#define INTRAM_CONTENTS_INFO ""
#define INTRAM_DUAL_PORT 0
#define INTRAM_GUI_RAM_BLOCK_TYPE "M20K"
#define INTRAM_INIT_CONTENTS_FILE "CPU_IntRAM"
#define INTRAM_INIT_MEM_CONTENT 0
#define INTRAM_INSTANCE_ID "NONE"
#define INTRAM_IRQ -1
#define INTRAM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define INTRAM_NAME "/dev/IntRAM"
#define INTRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define INTRAM_RAM_BLOCK_TYPE "M20K"
#define INTRAM_READ_DURING_WRITE_MODE "DONT_CARE"
#define INTRAM_SINGLE_CLOCK_OP 0
#define INTRAM_SIZE_MULTIPLE 1
#define INTRAM_SIZE_VALUE 1048576
#define INTRAM_SPAN 1048576
#define INTRAM_TYPE "altera_avalon_onchip_memory2"
#define INTRAM_WRITABLE 1


/*
 * IntRAM configuration as viewed by sgdma_rx_m_write
 *
 */

#define SGDMA_RX_M_WRITE_INTRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SGDMA_RX_M_WRITE_INTRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SGDMA_RX_M_WRITE_INTRAM_BASE 0x8100000
#define SGDMA_RX_M_WRITE_INTRAM_CONTENTS_INFO ""
#define SGDMA_RX_M_WRITE_INTRAM_DUAL_PORT 0
#define SGDMA_RX_M_WRITE_INTRAM_GUI_RAM_BLOCK_TYPE "M20K"
#define SGDMA_RX_M_WRITE_INTRAM_INIT_CONTENTS_FILE "CPU_IntRAM"
#define SGDMA_RX_M_WRITE_INTRAM_INIT_MEM_CONTENT 0
#define SGDMA_RX_M_WRITE_INTRAM_INSTANCE_ID "NONE"
#define SGDMA_RX_M_WRITE_INTRAM_IRQ -1
#define SGDMA_RX_M_WRITE_INTRAM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SGDMA_RX_M_WRITE_INTRAM_NAME "/dev/IntRAM"
#define SGDMA_RX_M_WRITE_INTRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define SGDMA_RX_M_WRITE_INTRAM_RAM_BLOCK_TYPE "M20K"
#define SGDMA_RX_M_WRITE_INTRAM_READ_DURING_WRITE_MODE "DONT_CARE"
#define SGDMA_RX_M_WRITE_INTRAM_SINGLE_CLOCK_OP 0
#define SGDMA_RX_M_WRITE_INTRAM_SIZE_MULTIPLE 1
#define SGDMA_RX_M_WRITE_INTRAM_SIZE_VALUE 1048576
#define SGDMA_RX_M_WRITE_INTRAM_SPAN 1048576
#define SGDMA_RX_M_WRITE_INTRAM_TYPE "altera_avalon_onchip_memory2"
#define SGDMA_RX_M_WRITE_INTRAM_WRITABLE 1


/*
 * IntRAM configuration as viewed by sgdma_tx_m_read
 *
 */

#define SGDMA_TX_M_READ_INTRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SGDMA_TX_M_READ_INTRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SGDMA_TX_M_READ_INTRAM_BASE 0x8100000
#define SGDMA_TX_M_READ_INTRAM_CONTENTS_INFO ""
#define SGDMA_TX_M_READ_INTRAM_DUAL_PORT 0
#define SGDMA_TX_M_READ_INTRAM_GUI_RAM_BLOCK_TYPE "M20K"
#define SGDMA_TX_M_READ_INTRAM_INIT_CONTENTS_FILE "CPU_IntRAM"
#define SGDMA_TX_M_READ_INTRAM_INIT_MEM_CONTENT 0
#define SGDMA_TX_M_READ_INTRAM_INSTANCE_ID "NONE"
#define SGDMA_TX_M_READ_INTRAM_IRQ -1
#define SGDMA_TX_M_READ_INTRAM_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SGDMA_TX_M_READ_INTRAM_NAME "/dev/IntRAM"
#define SGDMA_TX_M_READ_INTRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define SGDMA_TX_M_READ_INTRAM_RAM_BLOCK_TYPE "M20K"
#define SGDMA_TX_M_READ_INTRAM_READ_DURING_WRITE_MODE "DONT_CARE"
#define SGDMA_TX_M_READ_INTRAM_SINGLE_CLOCK_OP 0
#define SGDMA_TX_M_READ_INTRAM_SIZE_MULTIPLE 1
#define SGDMA_TX_M_READ_INTRAM_SIZE_VALUE 1048576
#define SGDMA_TX_M_READ_INTRAM_SPAN 1048576
#define SGDMA_TX_M_READ_INTRAM_TYPE "altera_avalon_onchip_memory2"
#define SGDMA_TX_M_READ_INTRAM_WRITABLE 1


/*
 * LED_PIO configuration
 *
 */

#define ALT_MODULE_CLASS_LED_PIO altera_avalon_pio
#define LED_PIO_BASE 0x8200500
#define LED_PIO_BIT_CLEARING_EDGE_REGISTER 0
#define LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LED_PIO_CAPTURE 0
#define LED_PIO_DATA_WIDTH 8
#define LED_PIO_DO_TEST_BENCH_WIRING 0
#define LED_PIO_DRIVEN_SIM_VALUE 0
#define LED_PIO_EDGE_TYPE "NONE"
#define LED_PIO_FREQ 125000000
#define LED_PIO_HAS_IN 0
#define LED_PIO_HAS_OUT 1
#define LED_PIO_HAS_TRI 0
#define LED_PIO_IRQ -1
#define LED_PIO_IRQ_INTERRUPT_CONTROLLER_ID -1
#define LED_PIO_IRQ_TYPE "NONE"
#define LED_PIO_NAME "/dev/LED_PIO"
#define LED_PIO_RESET_VALUE 0
#define LED_PIO_SPAN 16
#define LED_PIO_TYPE "altera_avalon_pio"


/*
 * Mac_Dest_Addr_LSB_0 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Dest_Addr_LSB_0 altera_avalon_pio
#define MAC_DEST_ADDR_LSB_0_BASE 0x8300050
#define MAC_DEST_ADDR_LSB_0_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_DEST_ADDR_LSB_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_DEST_ADDR_LSB_0_CAPTURE 0
#define MAC_DEST_ADDR_LSB_0_DATA_WIDTH 32
#define MAC_DEST_ADDR_LSB_0_DO_TEST_BENCH_WIRING 0
#define MAC_DEST_ADDR_LSB_0_DRIVEN_SIM_VALUE 0
#define MAC_DEST_ADDR_LSB_0_EDGE_TYPE "NONE"
#define MAC_DEST_ADDR_LSB_0_FREQ 125000000
#define MAC_DEST_ADDR_LSB_0_HAS_IN 0
#define MAC_DEST_ADDR_LSB_0_HAS_OUT 1
#define MAC_DEST_ADDR_LSB_0_HAS_TRI 0
#define MAC_DEST_ADDR_LSB_0_IRQ -1
#define MAC_DEST_ADDR_LSB_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_DEST_ADDR_LSB_0_IRQ_TYPE "NONE"
#define MAC_DEST_ADDR_LSB_0_NAME "/dev/Mac_Dest_Addr_LSB_0"
#define MAC_DEST_ADDR_LSB_0_RESET_VALUE 0
#define MAC_DEST_ADDR_LSB_0_SPAN 16
#define MAC_DEST_ADDR_LSB_0_TYPE "altera_avalon_pio"


/*
 * Mac_Dest_Addr_LSB_1 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Dest_Addr_LSB_1 altera_avalon_pio
#define MAC_DEST_ADDR_LSB_1_BASE 0x8300160
#define MAC_DEST_ADDR_LSB_1_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_DEST_ADDR_LSB_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_DEST_ADDR_LSB_1_CAPTURE 0
#define MAC_DEST_ADDR_LSB_1_DATA_WIDTH 32
#define MAC_DEST_ADDR_LSB_1_DO_TEST_BENCH_WIRING 0
#define MAC_DEST_ADDR_LSB_1_DRIVEN_SIM_VALUE 0
#define MAC_DEST_ADDR_LSB_1_EDGE_TYPE "NONE"
#define MAC_DEST_ADDR_LSB_1_FREQ 125000000
#define MAC_DEST_ADDR_LSB_1_HAS_IN 0
#define MAC_DEST_ADDR_LSB_1_HAS_OUT 1
#define MAC_DEST_ADDR_LSB_1_HAS_TRI 0
#define MAC_DEST_ADDR_LSB_1_IRQ -1
#define MAC_DEST_ADDR_LSB_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_DEST_ADDR_LSB_1_IRQ_TYPE "NONE"
#define MAC_DEST_ADDR_LSB_1_NAME "/dev/Mac_Dest_Addr_LSB_1"
#define MAC_DEST_ADDR_LSB_1_RESET_VALUE 0
#define MAC_DEST_ADDR_LSB_1_SPAN 16
#define MAC_DEST_ADDR_LSB_1_TYPE "altera_avalon_pio"


/*
 * Mac_Dest_Addr_Msb_0 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Dest_Addr_Msb_0 altera_avalon_pio
#define MAC_DEST_ADDR_MSB_0_BASE 0x8300040
#define MAC_DEST_ADDR_MSB_0_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_DEST_ADDR_MSB_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_DEST_ADDR_MSB_0_CAPTURE 0
#define MAC_DEST_ADDR_MSB_0_DATA_WIDTH 16
#define MAC_DEST_ADDR_MSB_0_DO_TEST_BENCH_WIRING 0
#define MAC_DEST_ADDR_MSB_0_DRIVEN_SIM_VALUE 0
#define MAC_DEST_ADDR_MSB_0_EDGE_TYPE "NONE"
#define MAC_DEST_ADDR_MSB_0_FREQ 125000000
#define MAC_DEST_ADDR_MSB_0_HAS_IN 0
#define MAC_DEST_ADDR_MSB_0_HAS_OUT 1
#define MAC_DEST_ADDR_MSB_0_HAS_TRI 0
#define MAC_DEST_ADDR_MSB_0_IRQ -1
#define MAC_DEST_ADDR_MSB_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_DEST_ADDR_MSB_0_IRQ_TYPE "NONE"
#define MAC_DEST_ADDR_MSB_0_NAME "/dev/Mac_Dest_Addr_Msb_0"
#define MAC_DEST_ADDR_MSB_0_RESET_VALUE 0
#define MAC_DEST_ADDR_MSB_0_SPAN 16
#define MAC_DEST_ADDR_MSB_0_TYPE "altera_avalon_pio"


/*
 * Mac_Dest_Addr_Msb_1 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Dest_Addr_Msb_1 altera_avalon_pio
#define MAC_DEST_ADDR_MSB_1_BASE 0x8300150
#define MAC_DEST_ADDR_MSB_1_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_DEST_ADDR_MSB_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_DEST_ADDR_MSB_1_CAPTURE 0
#define MAC_DEST_ADDR_MSB_1_DATA_WIDTH 16
#define MAC_DEST_ADDR_MSB_1_DO_TEST_BENCH_WIRING 0
#define MAC_DEST_ADDR_MSB_1_DRIVEN_SIM_VALUE 0
#define MAC_DEST_ADDR_MSB_1_EDGE_TYPE "NONE"
#define MAC_DEST_ADDR_MSB_1_FREQ 125000000
#define MAC_DEST_ADDR_MSB_1_HAS_IN 0
#define MAC_DEST_ADDR_MSB_1_HAS_OUT 1
#define MAC_DEST_ADDR_MSB_1_HAS_TRI 0
#define MAC_DEST_ADDR_MSB_1_IRQ -1
#define MAC_DEST_ADDR_MSB_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_DEST_ADDR_MSB_1_IRQ_TYPE "NONE"
#define MAC_DEST_ADDR_MSB_1_NAME "/dev/Mac_Dest_Addr_Msb_1"
#define MAC_DEST_ADDR_MSB_1_RESET_VALUE 0
#define MAC_DEST_ADDR_MSB_1_SPAN 16
#define MAC_DEST_ADDR_MSB_1_TYPE "altera_avalon_pio"


/*
 * Mac_Src_Addr_LSB_0 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Src_Addr_LSB_0 altera_avalon_pio
#define MAC_SRC_ADDR_LSB_0_BASE 0x8300070
#define MAC_SRC_ADDR_LSB_0_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_SRC_ADDR_LSB_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_SRC_ADDR_LSB_0_CAPTURE 0
#define MAC_SRC_ADDR_LSB_0_DATA_WIDTH 32
#define MAC_SRC_ADDR_LSB_0_DO_TEST_BENCH_WIRING 0
#define MAC_SRC_ADDR_LSB_0_DRIVEN_SIM_VALUE 0
#define MAC_SRC_ADDR_LSB_0_EDGE_TYPE "NONE"
#define MAC_SRC_ADDR_LSB_0_FREQ 125000000
#define MAC_SRC_ADDR_LSB_0_HAS_IN 0
#define MAC_SRC_ADDR_LSB_0_HAS_OUT 1
#define MAC_SRC_ADDR_LSB_0_HAS_TRI 0
#define MAC_SRC_ADDR_LSB_0_IRQ -1
#define MAC_SRC_ADDR_LSB_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_SRC_ADDR_LSB_0_IRQ_TYPE "NONE"
#define MAC_SRC_ADDR_LSB_0_NAME "/dev/Mac_Src_Addr_LSB_0"
#define MAC_SRC_ADDR_LSB_0_RESET_VALUE 0
#define MAC_SRC_ADDR_LSB_0_SPAN 16
#define MAC_SRC_ADDR_LSB_0_TYPE "altera_avalon_pio"


/*
 * Mac_Src_Addr_LSB_1 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Src_Addr_LSB_1 altera_avalon_pio
#define MAC_SRC_ADDR_LSB_1_BASE 0x8300180
#define MAC_SRC_ADDR_LSB_1_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_SRC_ADDR_LSB_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_SRC_ADDR_LSB_1_CAPTURE 0
#define MAC_SRC_ADDR_LSB_1_DATA_WIDTH 32
#define MAC_SRC_ADDR_LSB_1_DO_TEST_BENCH_WIRING 0
#define MAC_SRC_ADDR_LSB_1_DRIVEN_SIM_VALUE 0
#define MAC_SRC_ADDR_LSB_1_EDGE_TYPE "NONE"
#define MAC_SRC_ADDR_LSB_1_FREQ 125000000
#define MAC_SRC_ADDR_LSB_1_HAS_IN 0
#define MAC_SRC_ADDR_LSB_1_HAS_OUT 1
#define MAC_SRC_ADDR_LSB_1_HAS_TRI 0
#define MAC_SRC_ADDR_LSB_1_IRQ -1
#define MAC_SRC_ADDR_LSB_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_SRC_ADDR_LSB_1_IRQ_TYPE "NONE"
#define MAC_SRC_ADDR_LSB_1_NAME "/dev/Mac_Src_Addr_LSB_1"
#define MAC_SRC_ADDR_LSB_1_RESET_VALUE 0
#define MAC_SRC_ADDR_LSB_1_SPAN 16
#define MAC_SRC_ADDR_LSB_1_TYPE "altera_avalon_pio"


/*
 * Mac_Src_Addr_Msb_0 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Src_Addr_Msb_0 altera_avalon_pio
#define MAC_SRC_ADDR_MSB_0_BASE 0x8300060
#define MAC_SRC_ADDR_MSB_0_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_SRC_ADDR_MSB_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_SRC_ADDR_MSB_0_CAPTURE 0
#define MAC_SRC_ADDR_MSB_0_DATA_WIDTH 16
#define MAC_SRC_ADDR_MSB_0_DO_TEST_BENCH_WIRING 0
#define MAC_SRC_ADDR_MSB_0_DRIVEN_SIM_VALUE 0
#define MAC_SRC_ADDR_MSB_0_EDGE_TYPE "NONE"
#define MAC_SRC_ADDR_MSB_0_FREQ 125000000
#define MAC_SRC_ADDR_MSB_0_HAS_IN 0
#define MAC_SRC_ADDR_MSB_0_HAS_OUT 1
#define MAC_SRC_ADDR_MSB_0_HAS_TRI 0
#define MAC_SRC_ADDR_MSB_0_IRQ -1
#define MAC_SRC_ADDR_MSB_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_SRC_ADDR_MSB_0_IRQ_TYPE "NONE"
#define MAC_SRC_ADDR_MSB_0_NAME "/dev/Mac_Src_Addr_Msb_0"
#define MAC_SRC_ADDR_MSB_0_RESET_VALUE 0
#define MAC_SRC_ADDR_MSB_0_SPAN 16
#define MAC_SRC_ADDR_MSB_0_TYPE "altera_avalon_pio"


/*
 * Mac_Src_Addr_Msb_1 configuration
 *
 */

#define ALT_MODULE_CLASS_Mac_Src_Addr_Msb_1 altera_avalon_pio
#define MAC_SRC_ADDR_MSB_1_BASE 0x8300170
#define MAC_SRC_ADDR_MSB_1_BIT_CLEARING_EDGE_REGISTER 0
#define MAC_SRC_ADDR_MSB_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define MAC_SRC_ADDR_MSB_1_CAPTURE 0
#define MAC_SRC_ADDR_MSB_1_DATA_WIDTH 16
#define MAC_SRC_ADDR_MSB_1_DO_TEST_BENCH_WIRING 0
#define MAC_SRC_ADDR_MSB_1_DRIVEN_SIM_VALUE 0
#define MAC_SRC_ADDR_MSB_1_EDGE_TYPE "NONE"
#define MAC_SRC_ADDR_MSB_1_FREQ 125000000
#define MAC_SRC_ADDR_MSB_1_HAS_IN 0
#define MAC_SRC_ADDR_MSB_1_HAS_OUT 1
#define MAC_SRC_ADDR_MSB_1_HAS_TRI 0
#define MAC_SRC_ADDR_MSB_1_IRQ -1
#define MAC_SRC_ADDR_MSB_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define MAC_SRC_ADDR_MSB_1_IRQ_TYPE "NONE"
#define MAC_SRC_ADDR_MSB_1_NAME "/dev/Mac_Src_Addr_Msb_1"
#define MAC_SRC_ADDR_MSB_1_RESET_VALUE 0
#define MAC_SRC_ADDR_MSB_1_SPAN 16
#define MAC_SRC_ADDR_MSB_1_TYPE "altera_avalon_pio"


/*
 * PrTrig_Lsb configuration
 *
 */

#define ALT_MODULE_CLASS_PrTrig_Lsb altera_avalon_pio
#define PRTRIG_LSB_BASE 0x8300110
#define PRTRIG_LSB_BIT_CLEARING_EDGE_REGISTER 0
#define PRTRIG_LSB_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PRTRIG_LSB_CAPTURE 0
#define PRTRIG_LSB_DATA_WIDTH 32
#define PRTRIG_LSB_DO_TEST_BENCH_WIRING 0
#define PRTRIG_LSB_DRIVEN_SIM_VALUE 0
#define PRTRIG_LSB_EDGE_TYPE "NONE"
#define PRTRIG_LSB_FREQ 125000000
#define PRTRIG_LSB_HAS_IN 1
#define PRTRIG_LSB_HAS_OUT 0
#define PRTRIG_LSB_HAS_TRI 0
#define PRTRIG_LSB_IRQ -1
#define PRTRIG_LSB_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PRTRIG_LSB_IRQ_TYPE "NONE"
#define PRTRIG_LSB_NAME "/dev/PrTrig_Lsb"
#define PRTRIG_LSB_RESET_VALUE 0
#define PRTRIG_LSB_SPAN 16
#define PRTRIG_LSB_TYPE "altera_avalon_pio"


/*
 * PrTrig_Msb configuration
 *
 */

#define ALT_MODULE_CLASS_PrTrig_Msb altera_avalon_pio
#define PRTRIG_MSB_BASE 0x8300100
#define PRTRIG_MSB_BIT_CLEARING_EDGE_REGISTER 0
#define PRTRIG_MSB_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PRTRIG_MSB_CAPTURE 0
#define PRTRIG_MSB_DATA_WIDTH 32
#define PRTRIG_MSB_DO_TEST_BENCH_WIRING 0
#define PRTRIG_MSB_DRIVEN_SIM_VALUE 0
#define PRTRIG_MSB_EDGE_TYPE "NONE"
#define PRTRIG_MSB_FREQ 125000000
#define PRTRIG_MSB_HAS_IN 1
#define PRTRIG_MSB_HAS_OUT 0
#define PRTRIG_MSB_HAS_TRI 0
#define PRTRIG_MSB_IRQ -1
#define PRTRIG_MSB_IRQ_INTERRUPT_CONTROLLER_ID -1
#define PRTRIG_MSB_IRQ_TYPE "NONE"
#define PRTRIG_MSB_NAME "/dev/PrTrig_Msb"
#define PRTRIG_MSB_RESET_VALUE 0
#define PRTRIG_MSB_SPAN 16
#define PRTRIG_MSB_TYPE "altera_avalon_pio"


/*
 * Reset_Cntrl configuration
 *
 */

#define ALT_MODULE_CLASS_Reset_Cntrl altera_avalon_pio
#define RESET_CNTRL_BASE 0x8300140
#define RESET_CNTRL_BIT_CLEARING_EDGE_REGISTER 0
#define RESET_CNTRL_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RESET_CNTRL_CAPTURE 0
#define RESET_CNTRL_DATA_WIDTH 32
#define RESET_CNTRL_DO_TEST_BENCH_WIRING 0
#define RESET_CNTRL_DRIVEN_SIM_VALUE 0
#define RESET_CNTRL_EDGE_TYPE "NONE"
#define RESET_CNTRL_FREQ 125000000
#define RESET_CNTRL_HAS_IN 0
#define RESET_CNTRL_HAS_OUT 1
#define RESET_CNTRL_HAS_TRI 0
#define RESET_CNTRL_IRQ -1
#define RESET_CNTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RESET_CNTRL_IRQ_TYPE "NONE"
#define RESET_CNTRL_NAME "/dev/Reset_Cntrl"
#define RESET_CNTRL_RESET_VALUE 0
#define RESET_CNTRL_SPAN 16
#define RESET_CNTRL_TYPE "altera_avalon_pio"


/*
 * Rx_Data configuration
 *
 */

#define ALT_MODULE_CLASS_Rx_Data altera_avalon_pio
#define RX_DATA_BASE 0x8200520
#define RX_DATA_BIT_CLEARING_EDGE_REGISTER 0
#define RX_DATA_BIT_MODIFYING_OUTPUT_REGISTER 0
#define RX_DATA_CAPTURE 0
#define RX_DATA_DATA_WIDTH 32
#define RX_DATA_DO_TEST_BENCH_WIRING 0
#define RX_DATA_DRIVEN_SIM_VALUE 0
#define RX_DATA_EDGE_TYPE "NONE"
#define RX_DATA_FREQ 125000000
#define RX_DATA_HAS_IN 1
#define RX_DATA_HAS_OUT 0
#define RX_DATA_HAS_TRI 0
#define RX_DATA_IRQ -1
#define RX_DATA_IRQ_INTERRUPT_CONTROLLER_ID -1
#define RX_DATA_IRQ_TYPE "NONE"
#define RX_DATA_NAME "/dev/Rx_Data"
#define RX_DATA_RESET_VALUE 0
#define RX_DATA_SPAN 16
#define RX_DATA_TYPE "altera_avalon_pio"


/*
 * SysTimer configuration
 *
 */

#define ALT_MODULE_CLASS_SysTimer altera_avalon_timer
#define SYSTIMER_ALWAYS_RUN 1
#define SYSTIMER_BASE 0x8200300
#define SYSTIMER_COUNTER_SIZE 32
#define SYSTIMER_FIXED_PERIOD 1
#define SYSTIMER_FREQ 125000000
#define SYSTIMER_IRQ 1
#define SYSTIMER_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SYSTIMER_LOAD_VALUE 1249999
#define SYSTIMER_MULT 0.001
#define SYSTIMER_NAME "/dev/SysTimer"
#define SYSTIMER_PERIOD 10
#define SYSTIMER_PERIOD_UNITS "ms"
#define SYSTIMER_RESET_OUTPUT 0
#define SYSTIMER_SNAPSHOT 1
#define SYSTIMER_SPAN 32
#define SYSTIMER_TICKS_PER_SEC 100
#define SYSTIMER_TIMEOUT_PULSE_OUTPUT 0
#define SYSTIMER_TYPE "altera_avalon_timer"


/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Stratix V"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/jtag_uart"
#define ALT_LOG_PORT_BASE 0x8200100
#define ALT_LOG_PORT_DEV jtag_uart
#define ALT_LOG_PORT_IS_JTAG_UART
#define ALT_LOG_PORT_PRESENT
#define ALT_LOG_PORT_TYPE ALTERA_AVALON_JTAG_UART
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart"
#define ALT_STDERR_BASE 0x8200100
#define ALT_STDERR_DEV jtag_uart
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart"
#define ALT_STDIN_BASE 0x8200100
#define ALT_STDIN_DEV jtag_uart
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart"
#define ALT_STDOUT_BASE 0x8200100
#define ALT_STDOUT_DEV jtag_uart
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "CPU"


/*
 * TSE_MAC configuration
 *
 */

#define ALT_MODULE_CLASS_TSE_MAC altera_eth_tse
#define TSE_MAC_BASE 0x8201000
#define TSE_MAC_ENABLE_MACLITE 0
#define TSE_MAC_FIFO_WIDTH 32
#define TSE_MAC_IRQ -1
#define TSE_MAC_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TSE_MAC_IS_MULTICHANNEL_MAC 0
#define TSE_MAC_MACLITE_GIGE 0
#define TSE_MAC_MDIO_SHARED 0
#define TSE_MAC_NAME "/dev/TSE_MAC"
#define TSE_MAC_NUMBER_OF_CHANNEL 1
#define TSE_MAC_NUMBER_OF_MAC_MDIO_SHARED 1
#define TSE_MAC_PCS 1
#define TSE_MAC_PCS_ID 0
#define TSE_MAC_PCS_SGMII 0
#define TSE_MAC_RECEIVE_FIFO_DEPTH 4096
#define TSE_MAC_REGISTER_SHARED 0
#define TSE_MAC_RGMII 0
#define TSE_MAC_SPAN 1024
#define TSE_MAC_TRANSMIT_FIFO_DEPTH 4096
#define TSE_MAC_TYPE "altera_eth_tse"
#define TSE_MAC_USE_MDIO 0


/*
 * Trig_Lsb configuration
 *
 */

#define ALT_MODULE_CLASS_Trig_Lsb altera_avalon_pio
#define TRIG_LSB_BASE 0x8300130
#define TRIG_LSB_BIT_CLEARING_EDGE_REGISTER 0
#define TRIG_LSB_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TRIG_LSB_CAPTURE 0
#define TRIG_LSB_DATA_WIDTH 32
#define TRIG_LSB_DO_TEST_BENCH_WIRING 0
#define TRIG_LSB_DRIVEN_SIM_VALUE 0
#define TRIG_LSB_EDGE_TYPE "NONE"
#define TRIG_LSB_FREQ 125000000
#define TRIG_LSB_HAS_IN 1
#define TRIG_LSB_HAS_OUT 0
#define TRIG_LSB_HAS_TRI 0
#define TRIG_LSB_IRQ -1
#define TRIG_LSB_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TRIG_LSB_IRQ_TYPE "NONE"
#define TRIG_LSB_NAME "/dev/Trig_Lsb"
#define TRIG_LSB_RESET_VALUE 0
#define TRIG_LSB_SPAN 16
#define TRIG_LSB_TYPE "altera_avalon_pio"


/*
 * Trig_Msb configuration
 *
 */

#define ALT_MODULE_CLASS_Trig_Msb altera_avalon_pio
#define TRIG_MSB_BASE 0x8300120
#define TRIG_MSB_BIT_CLEARING_EDGE_REGISTER 0
#define TRIG_MSB_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TRIG_MSB_CAPTURE 0
#define TRIG_MSB_DATA_WIDTH 32
#define TRIG_MSB_DO_TEST_BENCH_WIRING 0
#define TRIG_MSB_DRIVEN_SIM_VALUE 0
#define TRIG_MSB_EDGE_TYPE "NONE"
#define TRIG_MSB_FREQ 125000000
#define TRIG_MSB_HAS_IN 1
#define TRIG_MSB_HAS_OUT 0
#define TRIG_MSB_HAS_TRI 0
#define TRIG_MSB_IRQ -1
#define TRIG_MSB_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TRIG_MSB_IRQ_TYPE "NONE"
#define TRIG_MSB_NAME "/dev/Trig_Msb"
#define TRIG_MSB_RESET_VALUE 0
#define TRIG_MSB_SPAN 16
#define TRIG_MSB_TYPE "altera_avalon_pio"


/*
 * TxRx_Cnfg configuration
 *
 */

#define ALT_MODULE_CLASS_TxRx_Cnfg altera_avalon_pio
#define TXRX_CNFG_BASE 0x8200530
#define TXRX_CNFG_BIT_CLEARING_EDGE_REGISTER 0
#define TXRX_CNFG_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TXRX_CNFG_CAPTURE 0
#define TXRX_CNFG_DATA_WIDTH 32
#define TXRX_CNFG_DO_TEST_BENCH_WIRING 0
#define TXRX_CNFG_DRIVEN_SIM_VALUE 0
#define TXRX_CNFG_EDGE_TYPE "NONE"
#define TXRX_CNFG_FREQ 125000000
#define TXRX_CNFG_HAS_IN 0
#define TXRX_CNFG_HAS_OUT 1
#define TXRX_CNFG_HAS_TRI 0
#define TXRX_CNFG_IRQ -1
#define TXRX_CNFG_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TXRX_CNFG_IRQ_TYPE "NONE"
#define TXRX_CNFG_NAME "/dev/TxRx_Cnfg"
#define TXRX_CNFG_RESET_VALUE 0
#define TXRX_CNFG_SPAN 16
#define TXRX_CNFG_TYPE "altera_avalon_pio"


/*
 * TxRx_Stat configuration
 *
 */

#define ALT_MODULE_CLASS_TxRx_Stat altera_avalon_pio
#define TXRX_STAT_BASE 0x8200540
#define TXRX_STAT_BIT_CLEARING_EDGE_REGISTER 0
#define TXRX_STAT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TXRX_STAT_CAPTURE 0
#define TXRX_STAT_DATA_WIDTH 32
#define TXRX_STAT_DO_TEST_BENCH_WIRING 0
#define TXRX_STAT_DRIVEN_SIM_VALUE 0
#define TXRX_STAT_EDGE_TYPE "NONE"
#define TXRX_STAT_FREQ 125000000
#define TXRX_STAT_HAS_IN 1
#define TXRX_STAT_HAS_OUT 0
#define TXRX_STAT_HAS_TRI 0
#define TXRX_STAT_IRQ -1
#define TXRX_STAT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TXRX_STAT_IRQ_TYPE "NONE"
#define TXRX_STAT_NAME "/dev/TxRx_Stat"
#define TXRX_STAT_RESET_VALUE 0
#define TXRX_STAT_SPAN 16
#define TXRX_STAT_TYPE "altera_avalon_pio"


/*
 * Tx_Data configuration
 *
 */

#define ALT_MODULE_CLASS_Tx_Data altera_avalon_pio
#define TX_DATA_BASE 0x8200510
#define TX_DATA_BIT_CLEARING_EDGE_REGISTER 0
#define TX_DATA_BIT_MODIFYING_OUTPUT_REGISTER 0
#define TX_DATA_CAPTURE 0
#define TX_DATA_DATA_WIDTH 32
#define TX_DATA_DO_TEST_BENCH_WIRING 0
#define TX_DATA_DRIVEN_SIM_VALUE 0
#define TX_DATA_EDGE_TYPE "NONE"
#define TX_DATA_FREQ 125000000
#define TX_DATA_HAS_IN 0
#define TX_DATA_HAS_OUT 1
#define TX_DATA_HAS_TRI 0
#define TX_DATA_IRQ -1
#define TX_DATA_IRQ_INTERRUPT_CONTROLLER_ID -1
#define TX_DATA_IRQ_TYPE "NONE"
#define TX_DATA_NAME "/dev/Tx_Data"
#define TX_DATA_RESET_VALUE 0
#define TX_DATA_SPAN 16
#define TX_DATA_TYPE "altera_avalon_pio"


/*
 * UDP_Port_0 configuration
 *
 */

#define ALT_MODULE_CLASS_UDP_Port_0 altera_avalon_pio
#define UDP_PORT_0_BASE 0x83000a0
#define UDP_PORT_0_BIT_CLEARING_EDGE_REGISTER 0
#define UDP_PORT_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define UDP_PORT_0_CAPTURE 0
#define UDP_PORT_0_DATA_WIDTH 32
#define UDP_PORT_0_DO_TEST_BENCH_WIRING 0
#define UDP_PORT_0_DRIVEN_SIM_VALUE 0
#define UDP_PORT_0_EDGE_TYPE "NONE"
#define UDP_PORT_0_FREQ 125000000
#define UDP_PORT_0_HAS_IN 0
#define UDP_PORT_0_HAS_OUT 1
#define UDP_PORT_0_HAS_TRI 0
#define UDP_PORT_0_IRQ -1
#define UDP_PORT_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define UDP_PORT_0_IRQ_TYPE "NONE"
#define UDP_PORT_0_NAME "/dev/UDP_Port_0"
#define UDP_PORT_0_RESET_VALUE 0
#define UDP_PORT_0_SPAN 16
#define UDP_PORT_0_TYPE "altera_avalon_pio"


/*
 * UDP_Port_1 configuration
 *
 */

#define ALT_MODULE_CLASS_UDP_Port_1 altera_avalon_pio
#define UDP_PORT_1_BASE 0x83001b0
#define UDP_PORT_1_BIT_CLEARING_EDGE_REGISTER 0
#define UDP_PORT_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define UDP_PORT_1_CAPTURE 0
#define UDP_PORT_1_DATA_WIDTH 32
#define UDP_PORT_1_DO_TEST_BENCH_WIRING 0
#define UDP_PORT_1_DRIVEN_SIM_VALUE 0
#define UDP_PORT_1_EDGE_TYPE "NONE"
#define UDP_PORT_1_FREQ 125000000
#define UDP_PORT_1_HAS_IN 0
#define UDP_PORT_1_HAS_OUT 1
#define UDP_PORT_1_HAS_TRI 0
#define UDP_PORT_1_IRQ -1
#define UDP_PORT_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define UDP_PORT_1_IRQ_TYPE "NONE"
#define UDP_PORT_1_NAME "/dev/UDP_Port_1"
#define UDP_PORT_1_RESET_VALUE 0
#define UDP_PORT_1_SPAN 16
#define UDP_PORT_1_TYPE "altera_avalon_pio"


/*
 * altera_iniche configuration
 *
 */

#define INCLUDE_TCP
#define INICHE_DEFAULT_IF "NOT_USED"
#define IP_FRAGMENTS


/*
 * bob_i2c_0 configuration
 *
 */

#define ALT_MODULE_CLASS_bob_i2c_0 bob_i2c
#define BOB_I2C_0_BASE 0x8400000
#define BOB_I2C_0_IRQ -1
#define BOB_I2C_0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define BOB_I2C_0_NAME "/dev/bob_i2c_0"
#define BOB_I2C_0_SPAN 16
#define BOB_I2C_0_TYPE "bob_i2c"


/*
 * bob_i2c_1 configuration
 *
 */

#define ALT_MODULE_CLASS_bob_i2c_1 bob_i2c
#define BOB_I2C_1_BASE 0x8400010
#define BOB_I2C_1_IRQ -1
#define BOB_I2C_1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define BOB_I2C_1_NAME "/dev/bob_i2c_1"
#define BOB_I2C_1_SPAN 16
#define BOB_I2C_1_TYPE "bob_i2c"


/*
 * bridge_for_custom_PHY configuration
 *
 */

#define ALT_MODULE_CLASS_bridge_for_custom_PHY altera_avalon_mm_bridge
#define BRIDGE_FOR_CUSTOM_PHY_BASE 0x8280000
#define BRIDGE_FOR_CUSTOM_PHY_IRQ -1
#define BRIDGE_FOR_CUSTOM_PHY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define BRIDGE_FOR_CUSTOM_PHY_NAME "/dev/bridge_for_custom_PHY"
#define BRIDGE_FOR_CUSTOM_PHY_SPAN 524288
#define BRIDGE_FOR_CUSTOM_PHY_TYPE "altera_avalon_mm_bridge"


/*
 * descriptor_memory configuration
 *
 */

#define ALT_MODULE_CLASS_descriptor_memory altera_avalon_onchip_memory2
#define DESCRIPTOR_MEMORY_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define DESCRIPTOR_MEMORY_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define DESCRIPTOR_MEMORY_BASE 0x8202000
#define DESCRIPTOR_MEMORY_CONTENTS_INFO ""
#define DESCRIPTOR_MEMORY_DUAL_PORT 0
#define DESCRIPTOR_MEMORY_GUI_RAM_BLOCK_TYPE "AUTO"
#define DESCRIPTOR_MEMORY_INIT_CONTENTS_FILE "CPU_descriptor_memory"
#define DESCRIPTOR_MEMORY_INIT_MEM_CONTENT 1
#define DESCRIPTOR_MEMORY_INSTANCE_ID "NONE"
#define DESCRIPTOR_MEMORY_IRQ -1
#define DESCRIPTOR_MEMORY_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DESCRIPTOR_MEMORY_NAME "/dev/descriptor_memory"
#define DESCRIPTOR_MEMORY_NON_DEFAULT_INIT_FILE_ENABLED 0
#define DESCRIPTOR_MEMORY_RAM_BLOCK_TYPE "AUTO"
#define DESCRIPTOR_MEMORY_READ_DURING_WRITE_MODE "DONT_CARE"
#define DESCRIPTOR_MEMORY_SINGLE_CLOCK_OP 0
#define DESCRIPTOR_MEMORY_SIZE_MULTIPLE 1
#define DESCRIPTOR_MEMORY_SIZE_VALUE 4096
#define DESCRIPTOR_MEMORY_SPAN 4096
#define DESCRIPTOR_MEMORY_TYPE "altera_avalon_onchip_memory2"
#define DESCRIPTOR_MEMORY_WRITABLE 1


/*
 * fifo_To_10Gbe_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_10Gbe_in altera_avalon_fifo
#define FIFO_TO_10GBE_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_10GBE_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_10GBE_IN_BASE 0x8500600
#define FIFO_TO_10GBE_IN_BITS_PER_SYMBOL 32
#define FIFO_TO_10GBE_IN_CHANNEL_WIDTH 0
#define FIFO_TO_10GBE_IN_ERROR_WIDTH 0
#define FIFO_TO_10GBE_IN_FIFO_DEPTH 512
#define FIFO_TO_10GBE_IN_IRQ -1
#define FIFO_TO_10GBE_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_10GBE_IN_NAME "/dev/fifo_To_10Gbe_in"
#define FIFO_TO_10GBE_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_10GBE_IN_SPAN 8
#define FIFO_TO_10GBE_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_10GBE_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_10GBE_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_10GBE_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_10GBE_IN_USE_AVALONST_SINK 0
#define FIFO_TO_10GBE_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_10GBE_IN_USE_BACKPRESSURE 1
#define FIFO_TO_10GBE_IN_USE_IRQ 0
#define FIFO_TO_10GBE_IN_USE_PACKET 0
#define FIFO_TO_10GBE_IN_USE_READ_CONTROL 0
#define FIFO_TO_10GBE_IN_USE_REGISTER 0
#define FIFO_TO_10GBE_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_10Gbe_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_10Gbe_in_csr altera_avalon_fifo
#define FIFO_TO_10GBE_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_10GBE_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_10GBE_IN_CSR_BASE 0x8500620
#define FIFO_TO_10GBE_IN_CSR_BITS_PER_SYMBOL 32
#define FIFO_TO_10GBE_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_10GBE_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_10GBE_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_10GBE_IN_CSR_IRQ -1
#define FIFO_TO_10GBE_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_10GBE_IN_CSR_NAME "/dev/fifo_To_10Gbe_in_csr"
#define FIFO_TO_10GBE_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_10GBE_IN_CSR_SPAN 32
#define FIFO_TO_10GBE_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_10GBE_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_10GBE_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_10GBE_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_10GBE_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_10GBE_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_10GBE_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_10GBE_IN_CSR_USE_IRQ 0
#define FIFO_TO_10GBE_IN_CSR_USE_PACKET 0
#define FIFO_TO_10GBE_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_10GBE_IN_CSR_USE_REGISTER 0
#define FIFO_TO_10GBE_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_0_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_0_in altera_avalon_fifo
#define FIFO_TO_ASM_0_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_0_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_0_IN_BASE 0x8500000
#define FIFO_TO_ASM_0_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_0_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_0_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_0_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_0_IN_IRQ -1
#define FIFO_TO_ASM_0_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_0_IN_NAME "/dev/fifo_To_ASM_0_in"
#define FIFO_TO_ASM_0_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_0_IN_SPAN 8
#define FIFO_TO_ASM_0_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_0_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_0_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_0_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_0_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_0_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_0_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_0_IN_USE_IRQ 0
#define FIFO_TO_ASM_0_IN_USE_PACKET 0
#define FIFO_TO_ASM_0_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_0_IN_USE_REGISTER 0
#define FIFO_TO_ASM_0_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_0_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_0_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_0_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_0_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_0_IN_CSR_BASE 0x8500100
#define FIFO_TO_ASM_0_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_0_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_0_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_0_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_0_IN_CSR_IRQ -1
#define FIFO_TO_ASM_0_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_0_IN_CSR_NAME "/dev/fifo_To_ASM_0_in_csr"
#define FIFO_TO_ASM_0_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_0_IN_CSR_SPAN 32
#define FIFO_TO_ASM_0_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_0_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_0_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_0_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_0_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_0_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_0_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_0_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_0_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_0_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_0_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_0_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_10_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_10_in altera_avalon_fifo
#define FIFO_TO_ASM_10_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_10_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_10_IN_BASE 0x8500050
#define FIFO_TO_ASM_10_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_10_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_10_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_10_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_10_IN_IRQ -1
#define FIFO_TO_ASM_10_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_10_IN_NAME "/dev/fifo_To_ASM_10_in"
#define FIFO_TO_ASM_10_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_10_IN_SPAN 8
#define FIFO_TO_ASM_10_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_10_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_10_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_10_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_10_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_10_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_10_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_10_IN_USE_IRQ 0
#define FIFO_TO_ASM_10_IN_USE_PACKET 0
#define FIFO_TO_ASM_10_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_10_IN_USE_REGISTER 0
#define FIFO_TO_ASM_10_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_10_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_10_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_10_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_10_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_10_IN_CSR_BASE 0x8500240
#define FIFO_TO_ASM_10_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_10_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_10_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_10_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_10_IN_CSR_IRQ -1
#define FIFO_TO_ASM_10_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_10_IN_CSR_NAME "/dev/fifo_To_ASM_10_in_csr"
#define FIFO_TO_ASM_10_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_10_IN_CSR_SPAN 32
#define FIFO_TO_ASM_10_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_10_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_10_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_10_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_10_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_10_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_10_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_10_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_10_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_10_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_10_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_10_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_11_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_11_in altera_avalon_fifo
#define FIFO_TO_ASM_11_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_11_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_11_IN_BASE 0x8500058
#define FIFO_TO_ASM_11_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_11_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_11_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_11_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_11_IN_IRQ -1
#define FIFO_TO_ASM_11_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_11_IN_NAME "/dev/fifo_To_ASM_11_in"
#define FIFO_TO_ASM_11_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_11_IN_SPAN 8
#define FIFO_TO_ASM_11_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_11_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_11_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_11_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_11_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_11_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_11_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_11_IN_USE_IRQ 0
#define FIFO_TO_ASM_11_IN_USE_PACKET 0
#define FIFO_TO_ASM_11_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_11_IN_USE_REGISTER 0
#define FIFO_TO_ASM_11_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_11_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_11_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_11_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_11_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_11_IN_CSR_BASE 0x8500260
#define FIFO_TO_ASM_11_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_11_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_11_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_11_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_11_IN_CSR_IRQ -1
#define FIFO_TO_ASM_11_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_11_IN_CSR_NAME "/dev/fifo_To_ASM_11_in_csr"
#define FIFO_TO_ASM_11_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_11_IN_CSR_SPAN 32
#define FIFO_TO_ASM_11_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_11_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_11_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_11_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_11_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_11_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_11_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_11_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_11_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_11_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_11_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_11_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_1_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_1_in altera_avalon_fifo
#define FIFO_TO_ASM_1_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_1_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_1_IN_BASE 0x8500008
#define FIFO_TO_ASM_1_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_1_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_1_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_1_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_1_IN_IRQ -1
#define FIFO_TO_ASM_1_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_1_IN_NAME "/dev/fifo_To_ASM_1_in"
#define FIFO_TO_ASM_1_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_1_IN_SPAN 8
#define FIFO_TO_ASM_1_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_1_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_1_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_1_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_1_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_1_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_1_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_1_IN_USE_IRQ 0
#define FIFO_TO_ASM_1_IN_USE_PACKET 0
#define FIFO_TO_ASM_1_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_1_IN_USE_REGISTER 0
#define FIFO_TO_ASM_1_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_1_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_1_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_1_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_1_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_1_IN_CSR_BASE 0x8500120
#define FIFO_TO_ASM_1_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_1_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_1_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_1_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_1_IN_CSR_IRQ -1
#define FIFO_TO_ASM_1_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_1_IN_CSR_NAME "/dev/fifo_To_ASM_1_in_csr"
#define FIFO_TO_ASM_1_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_1_IN_CSR_SPAN 32
#define FIFO_TO_ASM_1_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_1_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_1_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_1_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_1_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_1_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_1_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_1_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_1_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_1_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_1_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_1_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_2_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_2_in altera_avalon_fifo
#define FIFO_TO_ASM_2_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_2_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_2_IN_BASE 0x8500010
#define FIFO_TO_ASM_2_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_2_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_2_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_2_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_2_IN_IRQ -1
#define FIFO_TO_ASM_2_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_2_IN_NAME "/dev/fifo_To_ASM_2_in"
#define FIFO_TO_ASM_2_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_2_IN_SPAN 8
#define FIFO_TO_ASM_2_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_2_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_2_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_2_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_2_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_2_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_2_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_2_IN_USE_IRQ 0
#define FIFO_TO_ASM_2_IN_USE_PACKET 0
#define FIFO_TO_ASM_2_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_2_IN_USE_REGISTER 0
#define FIFO_TO_ASM_2_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_2_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_2_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_2_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_2_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_2_IN_CSR_BASE 0x8500140
#define FIFO_TO_ASM_2_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_2_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_2_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_2_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_2_IN_CSR_IRQ -1
#define FIFO_TO_ASM_2_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_2_IN_CSR_NAME "/dev/fifo_To_ASM_2_in_csr"
#define FIFO_TO_ASM_2_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_2_IN_CSR_SPAN 32
#define FIFO_TO_ASM_2_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_2_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_2_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_2_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_2_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_2_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_2_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_2_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_2_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_2_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_2_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_2_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_3_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_3_in altera_avalon_fifo
#define FIFO_TO_ASM_3_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_3_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_3_IN_BASE 0x8500018
#define FIFO_TO_ASM_3_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_3_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_3_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_3_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_3_IN_IRQ -1
#define FIFO_TO_ASM_3_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_3_IN_NAME "/dev/fifo_To_ASM_3_in"
#define FIFO_TO_ASM_3_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_3_IN_SPAN 8
#define FIFO_TO_ASM_3_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_3_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_3_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_3_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_3_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_3_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_3_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_3_IN_USE_IRQ 0
#define FIFO_TO_ASM_3_IN_USE_PACKET 0
#define FIFO_TO_ASM_3_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_3_IN_USE_REGISTER 0
#define FIFO_TO_ASM_3_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_3_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_3_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_3_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_3_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_3_IN_CSR_BASE 0x8500160
#define FIFO_TO_ASM_3_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_3_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_3_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_3_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_3_IN_CSR_IRQ -1
#define FIFO_TO_ASM_3_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_3_IN_CSR_NAME "/dev/fifo_To_ASM_3_in_csr"
#define FIFO_TO_ASM_3_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_3_IN_CSR_SPAN 32
#define FIFO_TO_ASM_3_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_3_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_3_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_3_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_3_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_3_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_3_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_3_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_3_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_3_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_3_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_3_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_4_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_4_in altera_avalon_fifo
#define FIFO_TO_ASM_4_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_4_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_4_IN_BASE 0x8500020
#define FIFO_TO_ASM_4_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_4_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_4_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_4_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_4_IN_IRQ -1
#define FIFO_TO_ASM_4_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_4_IN_NAME "/dev/fifo_To_ASM_4_in"
#define FIFO_TO_ASM_4_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_4_IN_SPAN 8
#define FIFO_TO_ASM_4_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_4_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_4_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_4_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_4_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_4_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_4_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_4_IN_USE_IRQ 0
#define FIFO_TO_ASM_4_IN_USE_PACKET 0
#define FIFO_TO_ASM_4_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_4_IN_USE_REGISTER 0
#define FIFO_TO_ASM_4_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_4_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_4_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_4_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_4_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_4_IN_CSR_BASE 0x8500180
#define FIFO_TO_ASM_4_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_4_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_4_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_4_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_4_IN_CSR_IRQ -1
#define FIFO_TO_ASM_4_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_4_IN_CSR_NAME "/dev/fifo_To_ASM_4_in_csr"
#define FIFO_TO_ASM_4_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_4_IN_CSR_SPAN 32
#define FIFO_TO_ASM_4_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_4_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_4_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_4_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_4_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_4_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_4_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_4_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_4_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_4_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_4_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_4_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_5_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_5_in altera_avalon_fifo
#define FIFO_TO_ASM_5_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_5_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_5_IN_BASE 0x8500028
#define FIFO_TO_ASM_5_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_5_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_5_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_5_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_5_IN_IRQ -1
#define FIFO_TO_ASM_5_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_5_IN_NAME "/dev/fifo_To_ASM_5_in"
#define FIFO_TO_ASM_5_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_5_IN_SPAN 8
#define FIFO_TO_ASM_5_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_5_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_5_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_5_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_5_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_5_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_5_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_5_IN_USE_IRQ 0
#define FIFO_TO_ASM_5_IN_USE_PACKET 0
#define FIFO_TO_ASM_5_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_5_IN_USE_REGISTER 0
#define FIFO_TO_ASM_5_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_5_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_5_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_5_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_5_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_5_IN_CSR_BASE 0x85001a0
#define FIFO_TO_ASM_5_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_5_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_5_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_5_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_5_IN_CSR_IRQ -1
#define FIFO_TO_ASM_5_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_5_IN_CSR_NAME "/dev/fifo_To_ASM_5_in_csr"
#define FIFO_TO_ASM_5_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_5_IN_CSR_SPAN 32
#define FIFO_TO_ASM_5_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_5_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_5_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_5_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_5_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_5_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_5_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_5_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_5_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_5_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_5_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_5_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_6_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_6_in altera_avalon_fifo
#define FIFO_TO_ASM_6_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_6_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_6_IN_BASE 0x8500030
#define FIFO_TO_ASM_6_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_6_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_6_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_6_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_6_IN_IRQ -1
#define FIFO_TO_ASM_6_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_6_IN_NAME "/dev/fifo_To_ASM_6_in"
#define FIFO_TO_ASM_6_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_6_IN_SPAN 8
#define FIFO_TO_ASM_6_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_6_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_6_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_6_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_6_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_6_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_6_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_6_IN_USE_IRQ 0
#define FIFO_TO_ASM_6_IN_USE_PACKET 0
#define FIFO_TO_ASM_6_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_6_IN_USE_REGISTER 0
#define FIFO_TO_ASM_6_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_6_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_6_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_6_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_6_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_6_IN_CSR_BASE 0x85001c0
#define FIFO_TO_ASM_6_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_6_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_6_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_6_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_6_IN_CSR_IRQ -1
#define FIFO_TO_ASM_6_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_6_IN_CSR_NAME "/dev/fifo_To_ASM_6_in_csr"
#define FIFO_TO_ASM_6_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_6_IN_CSR_SPAN 32
#define FIFO_TO_ASM_6_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_6_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_6_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_6_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_6_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_6_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_6_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_6_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_6_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_6_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_6_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_6_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_7_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_7_in altera_avalon_fifo
#define FIFO_TO_ASM_7_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_7_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_7_IN_BASE 0x8500038
#define FIFO_TO_ASM_7_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_7_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_7_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_7_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_7_IN_IRQ -1
#define FIFO_TO_ASM_7_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_7_IN_NAME "/dev/fifo_To_ASM_7_in"
#define FIFO_TO_ASM_7_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_7_IN_SPAN 8
#define FIFO_TO_ASM_7_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_7_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_7_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_7_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_7_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_7_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_7_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_7_IN_USE_IRQ 0
#define FIFO_TO_ASM_7_IN_USE_PACKET 0
#define FIFO_TO_ASM_7_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_7_IN_USE_REGISTER 0
#define FIFO_TO_ASM_7_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_7_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_7_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_7_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_7_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_7_IN_CSR_BASE 0x85001e0
#define FIFO_TO_ASM_7_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_7_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_7_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_7_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_7_IN_CSR_IRQ -1
#define FIFO_TO_ASM_7_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_7_IN_CSR_NAME "/dev/fifo_To_ASM_7_in_csr"
#define FIFO_TO_ASM_7_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_7_IN_CSR_SPAN 32
#define FIFO_TO_ASM_7_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_7_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_7_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_7_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_7_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_7_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_7_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_7_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_7_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_7_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_7_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_7_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_8_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_8_in altera_avalon_fifo
#define FIFO_TO_ASM_8_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_8_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_8_IN_BASE 0x8500040
#define FIFO_TO_ASM_8_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_8_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_8_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_8_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_8_IN_IRQ -1
#define FIFO_TO_ASM_8_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_8_IN_NAME "/dev/fifo_To_ASM_8_in"
#define FIFO_TO_ASM_8_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_8_IN_SPAN 8
#define FIFO_TO_ASM_8_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_8_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_8_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_8_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_8_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_8_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_8_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_8_IN_USE_IRQ 0
#define FIFO_TO_ASM_8_IN_USE_PACKET 0
#define FIFO_TO_ASM_8_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_8_IN_USE_REGISTER 0
#define FIFO_TO_ASM_8_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_8_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_8_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_8_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_8_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_8_IN_CSR_BASE 0x8500200
#define FIFO_TO_ASM_8_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_8_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_8_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_8_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_8_IN_CSR_IRQ -1
#define FIFO_TO_ASM_8_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_8_IN_CSR_NAME "/dev/fifo_To_ASM_8_in_csr"
#define FIFO_TO_ASM_8_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_8_IN_CSR_SPAN 32
#define FIFO_TO_ASM_8_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_8_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_8_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_8_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_8_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_8_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_8_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_8_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_8_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_8_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_8_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_8_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_9_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_9_in altera_avalon_fifo
#define FIFO_TO_ASM_9_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_9_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_9_IN_BASE 0x8500048
#define FIFO_TO_ASM_9_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_9_IN_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_9_IN_ERROR_WIDTH 0
#define FIFO_TO_ASM_9_IN_FIFO_DEPTH 512
#define FIFO_TO_ASM_9_IN_IRQ -1
#define FIFO_TO_ASM_9_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_9_IN_NAME "/dev/fifo_To_ASM_9_in"
#define FIFO_TO_ASM_9_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_9_IN_SPAN 8
#define FIFO_TO_ASM_9_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_9_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_9_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_9_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_9_IN_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_9_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_9_IN_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_9_IN_USE_IRQ 0
#define FIFO_TO_ASM_9_IN_USE_PACKET 0
#define FIFO_TO_ASM_9_IN_USE_READ_CONTROL 0
#define FIFO_TO_ASM_9_IN_USE_REGISTER 0
#define FIFO_TO_ASM_9_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_ASM_9_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_ASM_9_in_csr altera_avalon_fifo
#define FIFO_TO_ASM_9_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_ASM_9_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_ASM_9_IN_CSR_BASE 0x8500220
#define FIFO_TO_ASM_9_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_ASM_9_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_ASM_9_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_ASM_9_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_ASM_9_IN_CSR_IRQ -1
#define FIFO_TO_ASM_9_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_ASM_9_IN_CSR_NAME "/dev/fifo_To_ASM_9_in_csr"
#define FIFO_TO_ASM_9_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_ASM_9_IN_CSR_SPAN 32
#define FIFO_TO_ASM_9_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_ASM_9_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_ASM_9_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_ASM_9_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_ASM_9_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_ASM_9_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_ASM_9_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_ASM_9_IN_CSR_USE_IRQ 0
#define FIFO_TO_ASM_9_IN_CSR_USE_PACKET 0
#define FIFO_TO_ASM_9_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_ASM_9_IN_CSR_USE_REGISTER 0
#define FIFO_TO_ASM_9_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_To_Thor_in configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_Thor_in altera_avalon_fifo
#define FIFO_TO_THOR_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_THOR_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_THOR_IN_BASE 0x8500500
#define FIFO_TO_THOR_IN_BITS_PER_SYMBOL 18
#define FIFO_TO_THOR_IN_CHANNEL_WIDTH 0
#define FIFO_TO_THOR_IN_ERROR_WIDTH 0
#define FIFO_TO_THOR_IN_FIFO_DEPTH 512
#define FIFO_TO_THOR_IN_IRQ -1
#define FIFO_TO_THOR_IN_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_THOR_IN_NAME "/dev/fifo_To_Thor_in"
#define FIFO_TO_THOR_IN_SINGLE_CLOCK_MODE 0
#define FIFO_TO_THOR_IN_SPAN 8
#define FIFO_TO_THOR_IN_SYMBOLS_PER_BEAT 1
#define FIFO_TO_THOR_IN_TYPE "altera_avalon_fifo"
#define FIFO_TO_THOR_IN_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_THOR_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_THOR_IN_USE_AVALONST_SINK 0
#define FIFO_TO_THOR_IN_USE_AVALONST_SOURCE 1
#define FIFO_TO_THOR_IN_USE_BACKPRESSURE 1
#define FIFO_TO_THOR_IN_USE_IRQ 0
#define FIFO_TO_THOR_IN_USE_PACKET 0
#define FIFO_TO_THOR_IN_USE_READ_CONTROL 0
#define FIFO_TO_THOR_IN_USE_REGISTER 0
#define FIFO_TO_THOR_IN_USE_WRITE_CONTROL 1


/*
 * fifo_To_Thor_in_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_To_Thor_in_csr altera_avalon_fifo
#define FIFO_TO_THOR_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_TO_THOR_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_TO_THOR_IN_CSR_BASE 0x8500520
#define FIFO_TO_THOR_IN_CSR_BITS_PER_SYMBOL 18
#define FIFO_TO_THOR_IN_CSR_CHANNEL_WIDTH 0
#define FIFO_TO_THOR_IN_CSR_ERROR_WIDTH 0
#define FIFO_TO_THOR_IN_CSR_FIFO_DEPTH 512
#define FIFO_TO_THOR_IN_CSR_IRQ -1
#define FIFO_TO_THOR_IN_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_TO_THOR_IN_CSR_NAME "/dev/fifo_To_Thor_in_csr"
#define FIFO_TO_THOR_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_TO_THOR_IN_CSR_SPAN 32
#define FIFO_TO_THOR_IN_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_TO_THOR_IN_CSR_TYPE "altera_avalon_fifo"
#define FIFO_TO_THOR_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define FIFO_TO_THOR_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_TO_THOR_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_TO_THOR_IN_CSR_USE_AVALONST_SOURCE 1
#define FIFO_TO_THOR_IN_CSR_USE_BACKPRESSURE 1
#define FIFO_TO_THOR_IN_CSR_USE_IRQ 0
#define FIFO_TO_THOR_IN_CSR_USE_PACKET 0
#define FIFO_TO_THOR_IN_CSR_USE_READ_CONTROL 0
#define FIFO_TO_THOR_IN_CSR_USE_REGISTER 0
#define FIFO_TO_THOR_IN_CSR_USE_WRITE_CONTROL 1


/*
 * fifo_from_10Gbe_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_10Gbe_out altera_avalon_fifo
#define FIFO_FROM_10GBE_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_10GBE_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_10GBE_OUT_BASE 0x8500608
#define FIFO_FROM_10GBE_OUT_BITS_PER_SYMBOL 32
#define FIFO_FROM_10GBE_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_10GBE_OUT_ERROR_WIDTH 0
#define FIFO_FROM_10GBE_OUT_FIFO_DEPTH 512
#define FIFO_FROM_10GBE_OUT_IRQ -1
#define FIFO_FROM_10GBE_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_10GBE_OUT_NAME "/dev/fifo_from_10Gbe_out"
#define FIFO_FROM_10GBE_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_10GBE_OUT_SPAN 8
#define FIFO_FROM_10GBE_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_10GBE_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_10GBE_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_10GBE_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_10GBE_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_10GBE_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_10GBE_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_10GBE_OUT_USE_IRQ 0
#define FIFO_FROM_10GBE_OUT_USE_PACKET 0
#define FIFO_FROM_10GBE_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_10GBE_OUT_USE_REGISTER 0
#define FIFO_FROM_10GBE_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_10Gbe_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_10Gbe_out_csr altera_avalon_fifo
#define FIFO_FROM_10GBE_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_10GBE_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_10GBE_OUT_CSR_BASE 0x8500640
#define FIFO_FROM_10GBE_OUT_CSR_BITS_PER_SYMBOL 32
#define FIFO_FROM_10GBE_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_10GBE_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_10GBE_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_10GBE_OUT_CSR_IRQ -1
#define FIFO_FROM_10GBE_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_10GBE_OUT_CSR_NAME "/dev/fifo_from_10Gbe_out_csr"
#define FIFO_FROM_10GBE_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_10GBE_OUT_CSR_SPAN 32
#define FIFO_FROM_10GBE_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_10GBE_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_10GBE_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_10GBE_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_10GBE_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_10GBE_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_10GBE_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_10GBE_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_10GBE_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_10GBE_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_10GBE_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_10GBE_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_0_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_0_out altera_avalon_fifo
#define FIFO_FROM_ASM_0_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_0_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_0_OUT_BASE 0x8500068
#define FIFO_FROM_ASM_0_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_0_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_0_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_0_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_0_OUT_IRQ -1
#define FIFO_FROM_ASM_0_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_0_OUT_NAME "/dev/fifo_from_ASM_0_out"
#define FIFO_FROM_ASM_0_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_0_OUT_SPAN 8
#define FIFO_FROM_ASM_0_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_0_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_0_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_0_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_0_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_0_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_0_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_0_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_0_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_0_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_0_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_0_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_0_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_0_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_0_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_0_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_0_OUT_CSR_BASE 0x8500300
#define FIFO_FROM_ASM_0_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_0_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_0_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_0_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_0_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_0_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_0_OUT_CSR_NAME "/dev/fifo_from_ASM_0_out_csr"
#define FIFO_FROM_ASM_0_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_0_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_0_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_0_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_0_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_0_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_0_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_0_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_0_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_0_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_0_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_0_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_0_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_0_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_10_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_10_out altera_avalon_fifo
#define FIFO_FROM_ASM_10_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_10_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_10_OUT_BASE 0x85000b8
#define FIFO_FROM_ASM_10_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_10_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_10_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_10_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_10_OUT_IRQ -1
#define FIFO_FROM_ASM_10_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_10_OUT_NAME "/dev/fifo_from_ASM_10_out"
#define FIFO_FROM_ASM_10_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_10_OUT_SPAN 8
#define FIFO_FROM_ASM_10_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_10_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_10_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_10_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_10_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_10_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_10_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_10_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_10_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_10_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_10_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_10_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_10_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_10_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_10_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_10_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_10_OUT_CSR_BASE 0x8500440
#define FIFO_FROM_ASM_10_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_10_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_10_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_10_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_10_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_10_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_10_OUT_CSR_NAME "/dev/fifo_from_ASM_10_out_csr"
#define FIFO_FROM_ASM_10_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_10_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_10_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_10_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_10_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_10_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_10_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_10_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_10_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_10_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_10_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_10_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_10_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_10_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_11_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_11_out altera_avalon_fifo
#define FIFO_FROM_ASM_11_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_11_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_11_OUT_BASE 0x85000c0
#define FIFO_FROM_ASM_11_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_11_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_11_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_11_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_11_OUT_IRQ -1
#define FIFO_FROM_ASM_11_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_11_OUT_NAME "/dev/fifo_from_ASM_11_out"
#define FIFO_FROM_ASM_11_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_11_OUT_SPAN 8
#define FIFO_FROM_ASM_11_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_11_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_11_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_11_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_11_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_11_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_11_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_11_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_11_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_11_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_11_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_11_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_11_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_11_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_11_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_11_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_11_OUT_CSR_BASE 0x8500460
#define FIFO_FROM_ASM_11_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_11_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_11_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_11_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_11_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_11_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_11_OUT_CSR_NAME "/dev/fifo_from_ASM_11_out_csr"
#define FIFO_FROM_ASM_11_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_11_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_11_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_11_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_11_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_11_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_11_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_11_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_11_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_11_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_11_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_11_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_11_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_11_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_1_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_1_out altera_avalon_fifo
#define FIFO_FROM_ASM_1_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_1_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_1_OUT_BASE 0x8500070
#define FIFO_FROM_ASM_1_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_1_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_1_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_1_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_1_OUT_IRQ -1
#define FIFO_FROM_ASM_1_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_1_OUT_NAME "/dev/fifo_from_ASM_1_out"
#define FIFO_FROM_ASM_1_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_1_OUT_SPAN 8
#define FIFO_FROM_ASM_1_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_1_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_1_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_1_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_1_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_1_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_1_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_1_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_1_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_1_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_1_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_1_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_1_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_1_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_1_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_1_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_1_OUT_CSR_BASE 0x8500320
#define FIFO_FROM_ASM_1_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_1_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_1_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_1_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_1_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_1_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_1_OUT_CSR_NAME "/dev/fifo_from_ASM_1_out_csr"
#define FIFO_FROM_ASM_1_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_1_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_1_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_1_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_1_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_1_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_1_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_1_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_1_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_1_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_1_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_1_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_1_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_1_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_2_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_2_out altera_avalon_fifo
#define FIFO_FROM_ASM_2_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_2_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_2_OUT_BASE 0x8500078
#define FIFO_FROM_ASM_2_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_2_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_2_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_2_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_2_OUT_IRQ -1
#define FIFO_FROM_ASM_2_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_2_OUT_NAME "/dev/fifo_from_ASM_2_out"
#define FIFO_FROM_ASM_2_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_2_OUT_SPAN 8
#define FIFO_FROM_ASM_2_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_2_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_2_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_2_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_2_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_2_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_2_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_2_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_2_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_2_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_2_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_2_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_2_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_2_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_2_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_2_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_2_OUT_CSR_BASE 0x8500340
#define FIFO_FROM_ASM_2_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_2_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_2_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_2_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_2_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_2_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_2_OUT_CSR_NAME "/dev/fifo_from_ASM_2_out_csr"
#define FIFO_FROM_ASM_2_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_2_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_2_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_2_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_2_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_2_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_2_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_2_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_2_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_2_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_2_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_2_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_2_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_2_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_3_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_3_out altera_avalon_fifo
#define FIFO_FROM_ASM_3_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_3_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_3_OUT_BASE 0x8500080
#define FIFO_FROM_ASM_3_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_3_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_3_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_3_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_3_OUT_IRQ -1
#define FIFO_FROM_ASM_3_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_3_OUT_NAME "/dev/fifo_from_ASM_3_out"
#define FIFO_FROM_ASM_3_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_3_OUT_SPAN 8
#define FIFO_FROM_ASM_3_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_3_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_3_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_3_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_3_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_3_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_3_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_3_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_3_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_3_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_3_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_3_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_3_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_3_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_3_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_3_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_3_OUT_CSR_BASE 0x8500360
#define FIFO_FROM_ASM_3_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_3_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_3_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_3_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_3_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_3_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_3_OUT_CSR_NAME "/dev/fifo_from_ASM_3_out_csr"
#define FIFO_FROM_ASM_3_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_3_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_3_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_3_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_3_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_3_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_3_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_3_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_3_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_3_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_3_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_3_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_3_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_3_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_4_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_4_out altera_avalon_fifo
#define FIFO_FROM_ASM_4_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_4_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_4_OUT_BASE 0x8500088
#define FIFO_FROM_ASM_4_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_4_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_4_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_4_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_4_OUT_IRQ -1
#define FIFO_FROM_ASM_4_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_4_OUT_NAME "/dev/fifo_from_ASM_4_out"
#define FIFO_FROM_ASM_4_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_4_OUT_SPAN 8
#define FIFO_FROM_ASM_4_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_4_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_4_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_4_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_4_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_4_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_4_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_4_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_4_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_4_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_4_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_4_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_4_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_4_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_4_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_4_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_4_OUT_CSR_BASE 0x8500380
#define FIFO_FROM_ASM_4_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_4_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_4_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_4_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_4_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_4_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_4_OUT_CSR_NAME "/dev/fifo_from_ASM_4_out_csr"
#define FIFO_FROM_ASM_4_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_4_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_4_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_4_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_4_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_4_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_4_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_4_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_4_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_4_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_4_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_4_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_4_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_4_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_5_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_5_out altera_avalon_fifo
#define FIFO_FROM_ASM_5_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_5_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_5_OUT_BASE 0x8500090
#define FIFO_FROM_ASM_5_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_5_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_5_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_5_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_5_OUT_IRQ -1
#define FIFO_FROM_ASM_5_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_5_OUT_NAME "/dev/fifo_from_ASM_5_out"
#define FIFO_FROM_ASM_5_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_5_OUT_SPAN 8
#define FIFO_FROM_ASM_5_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_5_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_5_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_5_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_5_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_5_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_5_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_5_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_5_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_5_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_5_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_5_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_5_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_5_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_5_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_5_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_5_OUT_CSR_BASE 0x85003a0
#define FIFO_FROM_ASM_5_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_5_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_5_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_5_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_5_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_5_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_5_OUT_CSR_NAME "/dev/fifo_from_ASM_5_out_csr"
#define FIFO_FROM_ASM_5_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_5_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_5_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_5_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_5_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_5_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_5_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_5_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_5_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_5_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_5_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_5_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_5_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_5_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_6_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_6_out altera_avalon_fifo
#define FIFO_FROM_ASM_6_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_6_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_6_OUT_BASE 0x8500098
#define FIFO_FROM_ASM_6_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_6_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_6_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_6_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_6_OUT_IRQ -1
#define FIFO_FROM_ASM_6_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_6_OUT_NAME "/dev/fifo_from_ASM_6_out"
#define FIFO_FROM_ASM_6_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_6_OUT_SPAN 8
#define FIFO_FROM_ASM_6_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_6_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_6_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_6_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_6_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_6_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_6_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_6_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_6_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_6_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_6_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_6_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_6_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_6_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_6_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_6_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_6_OUT_CSR_BASE 0x85003c0
#define FIFO_FROM_ASM_6_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_6_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_6_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_6_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_6_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_6_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_6_OUT_CSR_NAME "/dev/fifo_from_ASM_6_out_csr"
#define FIFO_FROM_ASM_6_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_6_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_6_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_6_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_6_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_6_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_6_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_6_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_6_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_6_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_6_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_6_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_6_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_6_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_7_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_7_out altera_avalon_fifo
#define FIFO_FROM_ASM_7_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_7_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_7_OUT_BASE 0x85000a0
#define FIFO_FROM_ASM_7_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_7_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_7_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_7_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_7_OUT_IRQ -1
#define FIFO_FROM_ASM_7_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_7_OUT_NAME "/dev/fifo_from_ASM_7_out"
#define FIFO_FROM_ASM_7_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_7_OUT_SPAN 8
#define FIFO_FROM_ASM_7_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_7_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_7_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_7_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_7_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_7_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_7_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_7_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_7_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_7_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_7_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_7_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_7_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_7_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_7_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_7_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_7_OUT_CSR_BASE 0x85003e0
#define FIFO_FROM_ASM_7_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_7_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_7_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_7_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_7_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_7_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_7_OUT_CSR_NAME "/dev/fifo_from_ASM_7_out_csr"
#define FIFO_FROM_ASM_7_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_7_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_7_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_7_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_7_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_7_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_7_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_7_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_7_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_7_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_7_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_7_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_7_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_7_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_8_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_8_out altera_avalon_fifo
#define FIFO_FROM_ASM_8_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_8_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_8_OUT_BASE 0x85000a8
#define FIFO_FROM_ASM_8_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_8_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_8_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_8_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_8_OUT_IRQ -1
#define FIFO_FROM_ASM_8_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_8_OUT_NAME "/dev/fifo_from_ASM_8_out"
#define FIFO_FROM_ASM_8_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_8_OUT_SPAN 8
#define FIFO_FROM_ASM_8_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_8_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_8_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_8_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_8_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_8_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_8_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_8_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_8_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_8_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_8_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_8_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_8_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_8_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_8_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_8_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_8_OUT_CSR_BASE 0x8500400
#define FIFO_FROM_ASM_8_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_8_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_8_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_8_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_8_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_8_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_8_OUT_CSR_NAME "/dev/fifo_from_ASM_8_out_csr"
#define FIFO_FROM_ASM_8_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_8_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_8_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_8_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_8_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_8_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_8_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_8_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_8_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_8_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_8_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_8_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_8_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_8_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_9_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_9_out altera_avalon_fifo
#define FIFO_FROM_ASM_9_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_9_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_9_OUT_BASE 0x85000b0
#define FIFO_FROM_ASM_9_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_9_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_9_OUT_ERROR_WIDTH 0
#define FIFO_FROM_ASM_9_OUT_FIFO_DEPTH 512
#define FIFO_FROM_ASM_9_OUT_IRQ -1
#define FIFO_FROM_ASM_9_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_9_OUT_NAME "/dev/fifo_from_ASM_9_out"
#define FIFO_FROM_ASM_9_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_9_OUT_SPAN 8
#define FIFO_FROM_ASM_9_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_9_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_9_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_9_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_9_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_9_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_9_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_9_OUT_USE_IRQ 0
#define FIFO_FROM_ASM_9_OUT_USE_PACKET 0
#define FIFO_FROM_ASM_9_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_9_OUT_USE_REGISTER 0
#define FIFO_FROM_ASM_9_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_ASM_9_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_ASM_9_out_csr altera_avalon_fifo
#define FIFO_FROM_ASM_9_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_ASM_9_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_ASM_9_OUT_CSR_BASE 0x8500420
#define FIFO_FROM_ASM_9_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_ASM_9_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_ASM_9_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_ASM_9_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_ASM_9_OUT_CSR_IRQ -1
#define FIFO_FROM_ASM_9_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_ASM_9_OUT_CSR_NAME "/dev/fifo_from_ASM_9_out_csr"
#define FIFO_FROM_ASM_9_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_ASM_9_OUT_CSR_SPAN 32
#define FIFO_FROM_ASM_9_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_ASM_9_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_ASM_9_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_ASM_9_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_ASM_9_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_ASM_9_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_ASM_9_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_ASM_9_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_ASM_9_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_ASM_9_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_ASM_9_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_ASM_9_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * fifo_from_Thor_out configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_Thor_out altera_avalon_fifo
#define FIFO_FROM_THOR_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_THOR_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_THOR_OUT_BASE 0x8500508
#define FIFO_FROM_THOR_OUT_BITS_PER_SYMBOL 18
#define FIFO_FROM_THOR_OUT_CHANNEL_WIDTH 0
#define FIFO_FROM_THOR_OUT_ERROR_WIDTH 0
#define FIFO_FROM_THOR_OUT_FIFO_DEPTH 512
#define FIFO_FROM_THOR_OUT_IRQ -1
#define FIFO_FROM_THOR_OUT_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_THOR_OUT_NAME "/dev/fifo_from_Thor_out"
#define FIFO_FROM_THOR_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_THOR_OUT_SPAN 8
#define FIFO_FROM_THOR_OUT_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_THOR_OUT_TYPE "altera_avalon_fifo"
#define FIFO_FROM_THOR_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_THOR_OUT_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_THOR_OUT_USE_AVALONST_SINK 1
#define FIFO_FROM_THOR_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FROM_THOR_OUT_USE_BACKPRESSURE 1
#define FIFO_FROM_THOR_OUT_USE_IRQ 0
#define FIFO_FROM_THOR_OUT_USE_PACKET 0
#define FIFO_FROM_THOR_OUT_USE_READ_CONTROL 1
#define FIFO_FROM_THOR_OUT_USE_REGISTER 0
#define FIFO_FROM_THOR_OUT_USE_WRITE_CONTROL 0


/*
 * fifo_from_Thor_out_csr configuration
 *
 */

#define ALT_MODULE_CLASS_fifo_from_Thor_out_csr altera_avalon_fifo
#define FIFO_FROM_THOR_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FROM_THOR_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FROM_THOR_OUT_CSR_BASE 0x8500540
#define FIFO_FROM_THOR_OUT_CSR_BITS_PER_SYMBOL 18
#define FIFO_FROM_THOR_OUT_CSR_CHANNEL_WIDTH 0
#define FIFO_FROM_THOR_OUT_CSR_ERROR_WIDTH 0
#define FIFO_FROM_THOR_OUT_CSR_FIFO_DEPTH 512
#define FIFO_FROM_THOR_OUT_CSR_IRQ -1
#define FIFO_FROM_THOR_OUT_CSR_IRQ_INTERRUPT_CONTROLLER_ID -1
#define FIFO_FROM_THOR_OUT_CSR_NAME "/dev/fifo_from_Thor_out_csr"
#define FIFO_FROM_THOR_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FROM_THOR_OUT_CSR_SPAN 32
#define FIFO_FROM_THOR_OUT_CSR_SYMBOLS_PER_BEAT 1
#define FIFO_FROM_THOR_OUT_CSR_TYPE "altera_avalon_fifo"
#define FIFO_FROM_THOR_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FROM_THOR_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 0
#define FIFO_FROM_THOR_OUT_CSR_USE_AVALONST_SINK 1
#define FIFO_FROM_THOR_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FROM_THOR_OUT_CSR_USE_BACKPRESSURE 1
#define FIFO_FROM_THOR_OUT_CSR_USE_IRQ 0
#define FIFO_FROM_THOR_OUT_CSR_USE_PACKET 0
#define FIFO_FROM_THOR_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FROM_THOR_OUT_CSR_USE_REGISTER 0
#define FIFO_FROM_THOR_OUT_CSR_USE_WRITE_CONTROL 0


/*
 * hal configuration
 *
 */

#define ALT_INCLUDE_INSTRUCTION_RELATED_EXCEPTION_API
#define ALT_MAX_FD 32
#define ALT_SYS_CLK SYSTIMER
#define ALT_TIMESTAMP_CLK SYSTIMER


/*
 * jtag_uart configuration
 *
 */

#define ALT_MODULE_CLASS_jtag_uart altera_avalon_jtag_uart
#define JTAG_UART_BASE 0x8200100
#define JTAG_UART_IRQ 0
#define JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID 0
#define JTAG_UART_NAME "/dev/jtag_uart"
#define JTAG_UART_READ_DEPTH 512
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_SPAN 8
#define JTAG_UART_TYPE "altera_avalon_jtag_uart"
#define JTAG_UART_WRITE_DEPTH 512
#define JTAG_UART_WRITE_THRESHOLD 8


/*
 * sgdma_rx configuration
 *
 */

#define ALT_MODULE_CLASS_sgdma_rx altera_avalon_sgdma
#define SGDMA_RX_ADDRESS_WIDTH 32
#define SGDMA_RX_ALWAYS_DO_MAX_BURST 1
#define SGDMA_RX_ATLANTIC_CHANNEL_DATA_WIDTH 4
#define SGDMA_RX_AVALON_MM_BYTE_REORDER_MODE 0
#define SGDMA_RX_BASE 0x8200600
#define SGDMA_RX_BURST_DATA_WIDTH 8
#define SGDMA_RX_BURST_TRANSFER 0
#define SGDMA_RX_BYTES_TO_TRANSFER_DATA_WIDTH 16
#define SGDMA_RX_CHAIN_WRITEBACK_DATA_WIDTH 32
#define SGDMA_RX_COMMAND_FIFO_DATA_WIDTH 104
#define SGDMA_RX_CONTROL_DATA_WIDTH 8
#define SGDMA_RX_CONTROL_SLAVE_ADDRESS_WIDTH 0x4
#define SGDMA_RX_CONTROL_SLAVE_DATA_WIDTH 32
#define SGDMA_RX_DESCRIPTOR_READ_BURST 0
#define SGDMA_RX_DESC_DATA_WIDTH 32
#define SGDMA_RX_HAS_READ_BLOCK 0
#define SGDMA_RX_HAS_WRITE_BLOCK 1
#define SGDMA_RX_IN_ERROR_WIDTH 6
#define SGDMA_RX_IRQ 3
#define SGDMA_RX_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SGDMA_RX_NAME "/dev/sgdma_rx"
#define SGDMA_RX_OUT_ERROR_WIDTH 0
#define SGDMA_RX_READ_BLOCK_DATA_WIDTH 32
#define SGDMA_RX_READ_BURSTCOUNT_WIDTH 4
#define SGDMA_RX_SPAN 64
#define SGDMA_RX_STATUS_TOKEN_DATA_WIDTH 24
#define SGDMA_RX_STREAM_DATA_WIDTH 32
#define SGDMA_RX_SYMBOLS_PER_BEAT 4
#define SGDMA_RX_TYPE "altera_avalon_sgdma"
#define SGDMA_RX_UNALIGNED_TRANSFER 0
#define SGDMA_RX_WRITE_BLOCK_DATA_WIDTH 32
#define SGDMA_RX_WRITE_BURSTCOUNT_WIDTH 4


/*
 * sgdma_tx configuration
 *
 */

#define ALT_MODULE_CLASS_sgdma_tx altera_avalon_sgdma
#define SGDMA_TX_ADDRESS_WIDTH 32
#define SGDMA_TX_ALWAYS_DO_MAX_BURST 1
#define SGDMA_TX_ATLANTIC_CHANNEL_DATA_WIDTH 4
#define SGDMA_TX_AVALON_MM_BYTE_REORDER_MODE 0
#define SGDMA_TX_BASE 0x8200700
#define SGDMA_TX_BURST_DATA_WIDTH 8
#define SGDMA_TX_BURST_TRANSFER 0
#define SGDMA_TX_BYTES_TO_TRANSFER_DATA_WIDTH 16
#define SGDMA_TX_CHAIN_WRITEBACK_DATA_WIDTH 32
#define SGDMA_TX_COMMAND_FIFO_DATA_WIDTH 104
#define SGDMA_TX_CONTROL_DATA_WIDTH 8
#define SGDMA_TX_CONTROL_SLAVE_ADDRESS_WIDTH 0x4
#define SGDMA_TX_CONTROL_SLAVE_DATA_WIDTH 32
#define SGDMA_TX_DESCRIPTOR_READ_BURST 0
#define SGDMA_TX_DESC_DATA_WIDTH 32
#define SGDMA_TX_HAS_READ_BLOCK 1
#define SGDMA_TX_HAS_WRITE_BLOCK 0
#define SGDMA_TX_IN_ERROR_WIDTH 0
#define SGDMA_TX_IRQ 4
#define SGDMA_TX_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SGDMA_TX_NAME "/dev/sgdma_tx"
#define SGDMA_TX_OUT_ERROR_WIDTH 1
#define SGDMA_TX_READ_BLOCK_DATA_WIDTH 32
#define SGDMA_TX_READ_BURSTCOUNT_WIDTH 4
#define SGDMA_TX_SPAN 64
#define SGDMA_TX_STATUS_TOKEN_DATA_WIDTH 24
#define SGDMA_TX_STREAM_DATA_WIDTH 32
#define SGDMA_TX_SYMBOLS_PER_BEAT 4
#define SGDMA_TX_TYPE "altera_avalon_sgdma"
#define SGDMA_TX_UNALIGNED_TRANSFER 0
#define SGDMA_TX_WRITE_BLOCK_DATA_WIDTH 32
#define SGDMA_TX_WRITE_BURSTCOUNT_WIDTH 4


/*
 * spi configuration
 *
 */

#define ALT_MODULE_CLASS_spi altera_avalon_spi
#define SPI_BASE 0x8200420
#define SPI_CLOCKMULT 1
#define SPI_CLOCKPHASE 0
#define SPI_CLOCKPOLARITY 0
#define SPI_CLOCKUNITS "Hz"
#define SPI_DATABITS 32
#define SPI_DATAWIDTH 32
#define SPI_DELAYMULT "1.0E-9"
#define SPI_DELAYUNITS "ns"
#define SPI_EXTRADELAY 0
#define SPI_INSERT_SYNC 0
#define SPI_IRQ 6
#define SPI_IRQ_INTERRUPT_CONTROLLER_ID 0
#define SPI_ISMASTER 1
#define SPI_LSBFIRST 1
#define SPI_NAME "/dev/spi"
#define SPI_NUMSLAVES 3
#define SPI_PREFIX "spi_"
#define SPI_SPAN 32
#define SPI_SYNC_REG_DEPTH 2
#define SPI_TARGETCLOCK 1000000u
#define SPI_TARGETSSDELAY "0.0"
#define SPI_TYPE "altera_avalon_spi"


/*
 * sysid configuration
 *
 */

#define ALT_MODULE_CLASS_sysid altera_avalon_sysid_qsys
#define SYSID_BASE 0x8200200
#define SYSID_ID 1636
#define SYSID_IRQ -1
#define SYSID_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SYSID_NAME "/dev/sysid"
#define SYSID_SPAN 8
#define SYSID_TIMESTAMP 1476955337
#define SYSID_TYPE "altera_avalon_sysid_qsys"


/*
 * ucosii configuration
 *
 */

#define OS_ARG_CHK_EN 1
#define OS_CPU_HOOKS_EN 1
#define OS_DEBUG_EN 1
#define OS_EVENT_NAME_SIZE 32
#define OS_FLAGS_NBITS 16
#define OS_FLAG_ACCEPT_EN 1
#define OS_FLAG_DEL_EN 1
#define OS_FLAG_EN 1
#define OS_FLAG_NAME_SIZE 32
#define OS_FLAG_QUERY_EN 1
#define OS_FLAG_WAIT_CLR_EN 1
#define OS_LOWEST_PRIO 20
#define OS_MAX_EVENTS 60
#define OS_MAX_FLAGS 20
#define OS_MAX_MEM_PART 60
#define OS_MAX_QS 20
#define OS_MAX_TASKS 10
#define OS_MBOX_ACCEPT_EN 1
#define OS_MBOX_DEL_EN 1
#define OS_MBOX_EN 1
#define OS_MBOX_POST_EN 1
#define OS_MBOX_POST_OPT_EN 1
#define OS_MBOX_QUERY_EN 1
#define OS_MEM_EN 1
#define OS_MEM_NAME_SIZE 32
#define OS_MEM_QUERY_EN 1
#define OS_MUTEX_ACCEPT_EN 1
#define OS_MUTEX_DEL_EN 1
#define OS_MUTEX_EN 1
#define OS_MUTEX_QUERY_EN 1
#define OS_Q_ACCEPT_EN 1
#define OS_Q_DEL_EN 1
#define OS_Q_EN 1
#define OS_Q_FLUSH_EN 1
#define OS_Q_POST_EN 1
#define OS_Q_POST_FRONT_EN 1
#define OS_Q_POST_OPT_EN 1
#define OS_Q_QUERY_EN 1
#define OS_SCHED_LOCK_EN 1
#define OS_SEM_ACCEPT_EN 1
#define OS_SEM_DEL_EN 1
#define OS_SEM_EN 1
#define OS_SEM_QUERY_EN 1
#define OS_SEM_SET_EN 1
#define OS_TASK_CHANGE_PRIO_EN 1
#define OS_TASK_CREATE_EN 1
#define OS_TASK_CREATE_EXT_EN 1
#define OS_TASK_DEL_EN 1
#define OS_TASK_IDLE_STK_SIZE 512
#define OS_TASK_NAME_SIZE 32
#define OS_TASK_PROFILE_EN 1
#define OS_TASK_QUERY_EN 1
#define OS_TASK_STAT_EN 1
#define OS_TASK_STAT_STK_CHK_EN 1
#define OS_TASK_STAT_STK_SIZE 512
#define OS_TASK_SUSPEND_EN 1
#define OS_TASK_SW_HOOK_EN 1
#define OS_TASK_TMR_PRIO 0
#define OS_TASK_TMR_STK_SIZE 512
#define OS_THREAD_SAFE_NEWLIB 1
#define OS_TICKS_PER_SEC SYSTIMER_TICKS_PER_SEC
#define OS_TICK_STEP_EN 1
#define OS_TIME_DLY_HMSM_EN 1
#define OS_TIME_DLY_RESUME_EN 1
#define OS_TIME_GET_SET_EN 1
#define OS_TIME_TICK_HOOK_EN 1
#define OS_TMR_CFG_MAX 16
#define OS_TMR_CFG_NAME_SIZE 16
#define OS_TMR_CFG_TICKS_PER_SEC 10
#define OS_TMR_CFG_WHEEL_SIZE 2
#define OS_TMR_EN 0

#endif /* __SYSTEM_H_ */
