/******************************************************************************
*
* (c) Copyright 2014-15 Xilinx, Inc. All rights reserved.
*
* This file contains confidential and proprietary information of Xilinx, Inc.
* and is protected under U.S. and international copyright and other
* intellectual property laws.
*
* DISCLAIMER
* This disclaimer is not a license and does not grant any rights to the
* materials distributed herewith. Except as otherwise provided in a valid
* license issued to you by Xilinx, and to the maximum extent permitted by
* applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL
* FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS,
* IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
* MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE;
* and (2) Xilinx shall not be liable (whether in contract or tort, including
* negligence, or under any other theory of liability) for any loss or damage
* of any kind or nature related to, arising under or in connection with these
* materials, including for any direct, or any indirect, special, incidental,
* or consequential loss or damage (including loss of data, profits, goodwill,
* or any type of loss or damage suffered as a result of any action brought by
* a third party) even if such damage or loss was reasonably foreseeable or
* Xilinx had been advised of the possibility of the same.
*
* CRITICAL APPLICATIONS
* Xilinx products are not designed or intended to be fail-safe, or for use in
* any application requiring fail-safe performance, such as life-support or
* safety devices or systems, Class III medical devices, nuclear facilities,
* applications related to the deployment of airbags, or any other applications
* that could lead to death, personal injury, or severe property or
* environmental damage (individually and collectively, "Critical
* Applications"). Customer assumes the sole risk and liability of any use of
* Xilinx products in Critical Applications, subject only to applicable laws
* and regulations governing limitations on product liability.
*
* THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE
* AT ALL TIMES.
*
******************************************************************************/
/*****************************************************************************/
/**
*
* @file pmu_global.h
*
* This is PMU_GLOBAL header file. Containing all the register addresses.
*
* @note 	This is a script generated file.
*
*
* Date Created : 
*
******************************************************************************/

#ifndef __PMU_GLOBAL_H__
#define __PMU_GLOBAL_H__

#ifdef __cplusplus
	extern "C"
	#endif
		
		
#define PMU_GLOBAL_BASEADDRESS	0xFFD80000

/* GLOBAL_CNTRL REGISTER */ 
#define PMU_GLOBAL_GLOBAL_CNTRL	0xFFD80000
#define PMU_GLOBAL_GLOBAL_CNTRL_DEFVAL	0x8800
#define PMU_GLOBAL_GLOBAL_CNTRL_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_LSB_OFFSET	 16 
#define PMU_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_WIDTH	1
#define PMU_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_CNTRL_MB_SLEEP_MASK	 0x10000 

#define PMU_GLOBAL_GLOBAL_CNTRL_WRITE_QOS_LSB_OFFSET	 12 
#define PMU_GLOBAL_GLOBAL_CNTRL_WRITE_QOS_WIDTH	4
#define PMU_GLOBAL_GLOBAL_CNTRL_WRITE_QOS_DEFVAL	0x8
#define PMU_GLOBAL_GLOBAL_CNTRL_WRITE_QOS_MASK	 0xF000 

#define PMU_GLOBAL_GLOBAL_CNTRL_READ_QOS_LSB_OFFSET	 8 
#define PMU_GLOBAL_GLOBAL_CNTRL_READ_QOS_WIDTH	4
#define PMU_GLOBAL_GLOBAL_CNTRL_READ_QOS_DEFVAL	0x8
#define PMU_GLOBAL_GLOBAL_CNTRL_READ_QOS_MASK	 0xF00 

#define PMU_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_LSB_OFFSET	 4 
#define PMU_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_WIDTH	1
#define PMU_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_CNTRL_FW_IS_PRESENT_MASK	 0x10 

#define PMU_GLOBAL_GLOBAL_CNTRL_COHERENT_LSB_OFFSET	 2 
#define PMU_GLOBAL_GLOBAL_CNTRL_COHERENT_WIDTH	1
#define PMU_GLOBAL_GLOBAL_CNTRL_COHERENT_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_CNTRL_COHERENT_MASK	 0x4 

#define PMU_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_LSB_OFFSET	 1 
#define PMU_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_WIDTH	1
#define PMU_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_CNTRL_SLVERR_ENABLE_MASK	 0x2 

#define PMU_GLOBAL_GLOBAL_CNTRL_DONT_SLEEP_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_CNTRL_DONT_SLEEP_WIDTH	1
#define PMU_GLOBAL_GLOBAL_CNTRL_DONT_SLEEP_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_CNTRL_DONT_SLEEP_MASK	 0x1 


/* PS_CNTRL REGISTER */ 
#define PMU_GLOBAL_PS_CNTRL	0xFFD80004
#define PMU_GLOBAL_PS_CNTRL_DEFVAL	0x0
#define PMU_GLOBAL_PS_CNTRL_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_STATUS_LSB_OFFSET	 16 
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_STATUS_WIDTH	1
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_STATUS_MASK	 0x10000 

#define PMU_GLOBAL_PS_CNTRL_PROG_ENABLE_LSB_OFFSET	 1 
#define PMU_GLOBAL_PS_CNTRL_PROG_ENABLE_WIDTH	1
#define PMU_GLOBAL_PS_CNTRL_PROG_ENABLE_DEFVAL	0x0
#define PMU_GLOBAL_PS_CNTRL_PROG_ENABLE_MASK	 0x2 

#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_LSB_OFFSET	 0 
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_WIDTH	1
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_DEFVAL	0x0
#define PMU_GLOBAL_PS_CNTRL_PROG_GATE_MASK	 0x1 


/* APU_PWR_STATUS_INIT REGISTER */ 
#define PMU_GLOBAL_APU_PWR_STATUS_INIT	0xFFD80008
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_DEFVAL	0x0
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU3_WIDTH	1
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU2_WIDTH	1
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU1_WIDTH	1
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU0_WIDTH	1
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_APU_PWR_STATUS_INIT_ACPU0_MASK	 0x1 


/* MEM_CNTRL REGISTER */ 
#define PMU_GLOBAL_MEM_CNTRL	0xFFD8000C
#define PMU_GLOBAL_MEM_CNTRL_DEFVAL	0xBB02CB
#define PMU_GLOBAL_MEM_CNTRL_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MEM_CNTRL_ROM1_KEN_LSB_OFFSET	 23 
#define PMU_GLOBAL_MEM_CNTRL_ROM1_KEN_WIDTH	1
#define PMU_GLOBAL_MEM_CNTRL_ROM1_KEN_DEFVAL	0x1
#define PMU_GLOBAL_MEM_CNTRL_ROM1_KEN_MASK	 0x800000 

#define PMU_GLOBAL_MEM_CNTRL_ROM1_EMA_LSB_OFFSET	 20 
#define PMU_GLOBAL_MEM_CNTRL_ROM1_EMA_WIDTH	3
#define PMU_GLOBAL_MEM_CNTRL_ROM1_EMA_DEFVAL	0x3
#define PMU_GLOBAL_MEM_CNTRL_ROM1_EMA_MASK	 0x700000 

#define PMU_GLOBAL_MEM_CNTRL_ROM0_KEN_LSB_OFFSET	 19 
#define PMU_GLOBAL_MEM_CNTRL_ROM0_KEN_WIDTH	1
#define PMU_GLOBAL_MEM_CNTRL_ROM0_KEN_DEFVAL	0x1
#define PMU_GLOBAL_MEM_CNTRL_ROM0_KEN_MASK	 0x80000 

#define PMU_GLOBAL_MEM_CNTRL_ROM0_EMA_LSB_OFFSET	 16 
#define PMU_GLOBAL_MEM_CNTRL_ROM0_EMA_WIDTH	3
#define PMU_GLOBAL_MEM_CNTRL_ROM0_EMA_DEFVAL	0x3
#define PMU_GLOBAL_MEM_CNTRL_ROM0_EMA_MASK	 0x70000 

#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAS_LSB_OFFSET	 11 
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAS_WIDTH	1
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAS_DEFVAL	0x0
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAS_MASK	 0x800 

#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAW_LSB_OFFSET	 9 
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAW_WIDTH	2
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAW_DEFVAL	0x1
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMAW_MASK	 0x600 

#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMA_LSB_OFFSET	 6 
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMA_WIDTH	3
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMA_DEFVAL	0x3
#define PMU_GLOBAL_MEM_CNTRL_ECC_RAM_EMA_MASK	 0x1C0 

#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAS_LSB_OFFSET	 5 
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAS_WIDTH	1
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAS_DEFVAL	0x0
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAS_MASK	 0x20 

#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAW_LSB_OFFSET	 3 
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAW_WIDTH	2
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAW_DEFVAL	0x1
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMAW_MASK	 0x18 

#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMA_LSB_OFFSET	 0 
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMA_WIDTH	3
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMA_DEFVAL	0x3
#define PMU_GLOBAL_MEM_CNTRL_DATA_RAM_EMA_MASK	 0x7 


/* ADDR_ERROR_STATUS REGISTER */ 
#define PMU_GLOBAL_ADDR_ERROR_STATUS	0xFFD80010
#define PMU_GLOBAL_ADDR_ERROR_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ADDR_ERROR_STATUS_STATUS_LSB_OFFSET	 0 
#define PMU_GLOBAL_ADDR_ERROR_STATUS_STATUS_WIDTH	1
#define PMU_GLOBAL_ADDR_ERROR_STATUS_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_STATUS_STATUS_MASK	 0x1 


/* ADDR_ERROR_INT_MASK REGISTER */ 
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK	0xFFD80014
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_DEFVAL	0x1
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_MASK_LSB_OFFSET	 0 
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_MASK_WIDTH	1
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_MASK_DEFVAL	0x1
#define PMU_GLOBAL_ADDR_ERROR_INT_MASK_MASK_MASK	 0x1 


/* ADDR_ERROR_INT_EN REGISTER */ 
#define PMU_GLOBAL_ADDR_ERROR_INT_EN	0xFFD80018
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_CMP_MASK	0x1
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_ENABLE_LSB_OFFSET	 0 
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_ENABLE_WIDTH	1
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_ENABLE_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_INT_EN_ENABLE_MASK	 0x1 


/* ADDR_ERROR_INT_DIS REGISTER */ 
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS	0xFFD8001C
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_CMP_MASK	0x1
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_DISABLE_LSB_OFFSET	 0 
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_DISABLE_WIDTH	1
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_DISABLE_DEFVAL	0x0
#define PMU_GLOBAL_ADDR_ERROR_INT_DIS_DISABLE_MASK	 0x1 


/* GLOBAL_GEN_STORAGE0 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0	0xFFD80030
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE0_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE1 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1	0xFFD80034
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE1_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE2 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2	0xFFD80038
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE2_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE3 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3	0xFFD8003C
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE3_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE4 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4	0xFFD80040
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE4_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE5 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5	0xFFD80044
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE5_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE6 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6	0xFFD80048
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE6_REG_MASK	 0xFFFFFFFF 


/* GLOBAL_GEN_STORAGE7 REGISTER */ 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7	0xFFD8004C
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_REG_WIDTH	32
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_REG_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_GEN_STORAGE7_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE0 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0	0xFFD80050
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE0_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE1 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1	0xFFD80054
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE1_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE2 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2	0xFFD80058
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE2_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE3 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3	0xFFD8005C
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE3_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE4 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4	0xFFD80060
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE4_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE5 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5	0xFFD80064
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE5_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE6 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6	0xFFD80068
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE6_REG_MASK	 0xFFFFFFFF 


/* PERS_GLOB_GEN_STORAGE7 REGISTER */ 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7	0xFFD8006C
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_REG_WIDTH	32
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_REG_DEFVAL	0x0
#define PMU_GLOBAL_PERS_GLOB_GEN_STORAGE7_REG_MASK	 0xFFFFFFFF 


/* DDR_CNTRL REGISTER */ 
#define PMU_GLOBAL_DDR_CNTRL	0xFFD80070
#define PMU_GLOBAL_DDR_CNTRL_DEFVAL	0x0
#define PMU_GLOBAL_DDR_CNTRL_CMP_MASK	0x1
#define PMU_GLOBAL_DDR_CNTRL_RET_LSB_OFFSET	 0 
#define PMU_GLOBAL_DDR_CNTRL_RET_WIDTH	1
#define PMU_GLOBAL_DDR_CNTRL_RET_DEFVAL	0x0
#define PMU_GLOBAL_DDR_CNTRL_RET_MASK	 0x1 


/* PWR_STATE REGISTER */ 
#define PMU_GLOBAL_PWR_STATE	0xFFD80100
#define PMU_GLOBAL_PWR_STATE_DEFVAL	0xFFFCBF
#define PMU_GLOBAL_PWR_STATE_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_PWR_STATE_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_PWR_STATE_PL_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_PL_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_PL_MASK	 0x800000 

#define PMU_GLOBAL_PWR_STATE_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_PWR_STATE_FP_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_FP_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_FP_MASK	 0x400000 

#define PMU_GLOBAL_PWR_STATE_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_PWR_STATE_USB1_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_USB1_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_USB1_MASK	 0x200000 

#define PMU_GLOBAL_PWR_STATE_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_PWR_STATE_USB0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_USB0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_USB0_MASK	 0x100000 

#define PMU_GLOBAL_PWR_STATE_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_PWR_STATE_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK3_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_PWR_STATE_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_PWR_STATE_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK2_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_PWR_STATE_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_PWR_STATE_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK1_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_PWR_STATE_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_PWR_STATE_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_PWR_STATE_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_PWR_STATE_TCM1B_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_TCM1B_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_PWR_STATE_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_PWR_STATE_TCM1A_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_TCM1A_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_PWR_STATE_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_PWR_STATE_TCM0B_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_TCM0B_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_PWR_STATE_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_PWR_STATE_TCM0A_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_TCM0A_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_PWR_STATE_R5_1_LSB_OFFSET	 11 
#define PMU_GLOBAL_PWR_STATE_R5_1_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_R5_1_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_R5_1_MASK	 0x800 

#define PMU_GLOBAL_PWR_STATE_R5_0_LSB_OFFSET	 10 
#define PMU_GLOBAL_PWR_STATE_R5_0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_R5_0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_R5_0_MASK	 0x400 

#define PMU_GLOBAL_PWR_STATE_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_PWR_STATE_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_L2_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_PWR_STATE_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_PWR_STATE_PP1_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_PP1_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_PP1_MASK	 0x20 

#define PMU_GLOBAL_PWR_STATE_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_PWR_STATE_PP0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_PP0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_PP0_MASK	 0x10 

#define PMU_GLOBAL_PWR_STATE_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_PWR_STATE_ACPU3_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_ACPU3_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_PWR_STATE_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_PWR_STATE_ACPU2_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_ACPU2_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_PWR_STATE_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_PWR_STATE_ACPU1_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_ACPU1_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_PWR_STATE_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_PWR_STATE_ACPU0_WIDTH	1
#define PMU_GLOBAL_PWR_STATE_ACPU0_DEFVAL	0x1
#define PMU_GLOBAL_PWR_STATE_ACPU0_MASK	 0x1 


/* AUX_PWR_STATE REGISTER */ 
#define PMU_GLOBAL_AUX_PWR_STATE	0xFFD80104
#define PMU_GLOBAL_AUX_PWR_STATE_DEFVAL	0xFF080
#define PMU_GLOBAL_AUX_PWR_STATE_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU3_EMULATION_LSB_OFFSET	 31 
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU3_EMULATION_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU3_EMULATION_DEFVAL	0x0
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU3_EMULATION_MASK	 0x80000000 

#define PMU_GLOBAL_AUX_PWR_STATE_ACPU2_EMULATION_LSB_OFFSET	 30 
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU2_EMULATION_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU2_EMULATION_DEFVAL	0x0
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU2_EMULATION_MASK	 0x40000000 

#define PMU_GLOBAL_AUX_PWR_STATE_ACPU1_EMULATION_LSB_OFFSET	 29 
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU1_EMULATION_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU1_EMULATION_DEFVAL	0x0
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU1_EMULATION_MASK	 0x20000000 

#define PMU_GLOBAL_AUX_PWR_STATE_ACPU0_EMULATION_LSB_OFFSET	 28 
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU0_EMULATION_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU0_EMULATION_DEFVAL	0x0
#define PMU_GLOBAL_AUX_PWR_STATE_ACPU0_EMULATION_MASK	 0x10000000 

#define PMU_GLOBAL_AUX_PWR_STATE_RPU_EMULATION_LSB_OFFSET	 27 
#define PMU_GLOBAL_AUX_PWR_STATE_RPU_EMULATION_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_RPU_EMULATION_DEFVAL	0x0
#define PMU_GLOBAL_AUX_PWR_STATE_RPU_EMULATION_MASK	 0x8000000 

#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK3_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK2_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK1_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_AUX_PWR_STATE_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1B_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1B_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_AUX_PWR_STATE_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1A_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1A_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_AUX_PWR_STATE_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0B_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0B_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_AUX_PWR_STATE_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0A_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0A_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_AUX_PWR_STATE_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_AUX_PWR_STATE_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_AUX_PWR_STATE_L2_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_AUX_PWR_STATE_L2_BANK0_MASK	 0x80 


/* RAM_RET_CNTRL REGISTER */ 
#define PMU_GLOBAL_RAM_RET_CNTRL	0xFFD80108
#define PMU_GLOBAL_RAM_RET_CNTRL_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1B_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1A_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0B_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0A_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_RAM_RET_CNTRL_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_RAM_RET_CNTRL_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_RAM_RET_CNTRL_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_RAM_RET_CNTRL_L2_BANK0_MASK	 0x80 


/* PWR_SUPPLY_STATUS REGISTER */ 
#define PMU_GLOBAL_PWR_SUPPLY_STATUS	0xFFD8010C
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_DEFVAL	0x4
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_CMP_MASK	0xFFFFFFFC
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSAUX_LSB_OFFSET	 2 
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSAUX_WIDTH	1
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSAUX_DEFVAL	0x1
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSAUX_MASK	 0x4 

#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_INT_LSB_OFFSET	 1 
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_INT_WIDTH	1
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_INT_DEFVAL	0x0
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_INT_MASK	 0x2 

#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSINTFP_LSB_OFFSET	 0 
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSINTFP_WIDTH	1
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSINTFP_DEFVAL	0x0
#define PMU_GLOBAL_PWR_SUPPLY_STATUS_VCC_PSINTFP_MASK	 0x1 


/* REQ_PWRUP_STATUS REGISTER */ 
#define PMU_GLOBAL_REQ_PWRUP_STATUS	0xFFD80110
#define PMU_GLOBAL_REQ_PWRUP_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_STATUS_ACPU0_MASK	 0x1 


/* REQ_PWRUP_INT_MASK REGISTER */ 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK	0xFFD80114
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_DEFVAL	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PL_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_FP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1B_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1A_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0B_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0A_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_RPU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_L2_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRUP_INT_MASK_ACPU0_MASK	 0x1 


/* REQ_PWRUP_INT_EN REGISTER */ 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN	0xFFD80118
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_EN_ACPU0_MASK	 0x1 


/* REQ_PWRUP_INT_DIS REGISTER */ 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS	0xFFD8011C
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_INT_DIS_ACPU0_MASK	 0x1 


/* REQ_PWRUP_TRIG REGISTER */ 
#define PMU_GLOBAL_REQ_PWRUP_TRIG	0xFFD80120
#define PMU_GLOBAL_REQ_PWRUP_TRIG_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRUP_TRIG_ACPU0_MASK	 0x1 


/* REQ_PWRDWN_STATUS REGISTER */ 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS	0xFFD80210
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_STATUS_ACPU0_MASK	 0x1 


/* REQ_PWRDWN_INT_MASK REGISTER */ 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK	0xFFD80214
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_DEFVAL	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PL_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_FP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1B_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1A_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0B_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0A_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_RPU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_L2_BANK0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_PWRDWN_INT_MASK_ACPU0_MASK	 0x1 


/* REQ_PWRDWN_INT_EN REGISTER */ 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN	0xFFD80218
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_EN_ACPU0_MASK	 0x1 


/* REQ_PWRDWN_INT_DIS REGISTER */ 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS	0xFFD8021C
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_INT_DIS_ACPU0_MASK	 0x1 


/* REQ_PWRDWN_TRIG REGISTER */ 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG	0xFFD80220
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_CMP_MASK	0xFFF4BF
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PL_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PL_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PL_MASK	 0x800000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_FP_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_FP_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_FP_MASK	 0x400000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_USB0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK3_LSB_OFFSET	 19 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK3_MASK	 0x80000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK2_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK2_MASK	 0x40000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_OCM_BANK0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1B_LSB_OFFSET	 15 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1B_MASK	 0x8000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1A_LSB_OFFSET	 14 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM1A_MASK	 0x4000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0B_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0B_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0B_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0B_MASK	 0x2000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0A_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0A_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0A_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_TCM0A_MASK	 0x1000 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_L2_BANK0_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_L2_BANK0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_L2_BANK0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_L2_BANK0_MASK	 0x80 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP1_LSB_OFFSET	 5 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP1_MASK	 0x20 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP0_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_PP0_MASK	 0x10 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_PWRDWN_TRIG_ACPU0_MASK	 0x1 


/* REQ_ISO_STATUS REGISTER */ 
#define PMU_GLOBAL_REQ_ISO_STATUS	0xFFD80310
#define PMU_GLOBAL_REQ_ISO_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_LOCKED_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_LOCKED_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_LOCKED_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_LOCKED_MASK	 0x10 

#define PMU_GLOBAL_REQ_ISO_STATUS_PL_NONPCAP_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_NONPCAP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_NONPCAP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_NONPCAP_MASK	 0x4 

#define PMU_GLOBAL_REQ_ISO_STATUS_PL_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_STATUS_PL_MASK	 0x2 

#define PMU_GLOBAL_REQ_ISO_STATUS_FP_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_STATUS_FP_MASK	 0x1 


/* REQ_ISO_INT_MASK REGISTER */ 
#define PMU_GLOBAL_REQ_ISO_INT_MASK	0xFFD80314
#define PMU_GLOBAL_REQ_ISO_INT_MASK_DEFVAL	0x17
#define PMU_GLOBAL_REQ_ISO_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_LOCKED_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_LOCKED_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_LOCKED_DEFVAL	0x1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_LOCKED_MASK	 0x10 

#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_NONPCAP_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_NONPCAP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_NONPCAP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_NONPCAP_MASK	 0x4 

#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_DEFVAL	0x1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_PL_MASK	 0x2 

#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_ISO_INT_MASK_FP_MASK	 0x1 


/* REQ_ISO_INT_EN REGISTER */ 
#define PMU_GLOBAL_REQ_ISO_INT_EN	0xFFD80318
#define PMU_GLOBAL_REQ_ISO_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_EN_CMP_MASK	0x17
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_LOCKED_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_LOCKED_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_LOCKED_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_LOCKED_MASK	 0x10 

#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_NONPCAP_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_NONPCAP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_NONPCAP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_NONPCAP_MASK	 0x4 

#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_EN_PL_MASK	 0x2 

#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_EN_FP_MASK	 0x1 


/* REQ_ISO_INT_DIS REGISTER */ 
#define PMU_GLOBAL_REQ_ISO_INT_DIS	0xFFD8031C
#define PMU_GLOBAL_REQ_ISO_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_DIS_CMP_MASK	0x17
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_LOCKED_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_LOCKED_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_LOCKED_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_LOCKED_MASK	 0x10 

#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_NONPCAP_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_NONPCAP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_NONPCAP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_NONPCAP_MASK	 0x4 

#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_DIS_PL_MASK	 0x2 

#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_INT_DIS_FP_MASK	 0x1 


/* REQ_ISO_TRIG REGISTER */ 
#define PMU_GLOBAL_REQ_ISO_TRIG	0xFFD80320
#define PMU_GLOBAL_REQ_ISO_TRIG_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_TRIG_CMP_MASK	0x17
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_LOCKED_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_LOCKED_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_LOCKED_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_LOCKED_MASK	 0x10 

#define PMU_GLOBAL_REQ_ISO_TRIG_PL_NONPCAP_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_NONPCAP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_NONPCAP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_NONPCAP_MASK	 0x4 

#define PMU_GLOBAL_REQ_ISO_TRIG_PL_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_TRIG_PL_MASK	 0x2 

#define PMU_GLOBAL_REQ_ISO_TRIG_FP_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_WIDTH	1
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_ISO_TRIG_FP_MASK	 0x1 


/* REQ_SWRST_STATUS REGISTER */ 
#define PMU_GLOBAL_REQ_SWRST_STATUS	0xFFD80410
#define PMU_GLOBAL_REQ_SWRST_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_SWRST_STATUS_PL_LSB_OFFSET	 31 
#define PMU_GLOBAL_REQ_SWRST_STATUS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_PL_MASK	 0x80000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_FP_LSB_OFFSET	 30 
#define PMU_GLOBAL_REQ_SWRST_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_FP_MASK	 0x40000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_LP_LSB_OFFSET	 29 
#define PMU_GLOBAL_REQ_SWRST_STATUS_LP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_LP_MASK	 0x20000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_LSB_OFFSET	 28 
#define PMU_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_PS_ONLY_MASK	 0x10000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_IOU_LSB_OFFSET	 27 
#define PMU_GLOBAL_REQ_SWRST_STATUS_IOU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_IOU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_IOU_MASK	 0x8000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_USB1_LSB_OFFSET	 25 
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB1_MASK	 0x2000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_USB0_LSB_OFFSET	 24 
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_USB0_MASK	 0x1000000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM3_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM3_MASK	 0x800000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM2_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM2_MASK	 0x400000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_GEM0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_RPU_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_SWRST_STATUS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_RPU_MASK	 0x40000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_R5_0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_DISPLAY_PORT_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_SWRST_STATUS_DISPLAY_PORT_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_DISPLAY_PORT_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_DISPLAY_PORT_MASK	 0x1000 

#define PMU_GLOBAL_REQ_SWRST_STATUS_SATA_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_SWRST_STATUS_SATA_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_SATA_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_SATA_MASK	 0x400 

#define PMU_GLOBAL_REQ_SWRST_STATUS_PCIE_LSB_OFFSET	 9 
#define PMU_GLOBAL_REQ_SWRST_STATUS_PCIE_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_PCIE_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_PCIE_MASK	 0x200 

#define PMU_GLOBAL_REQ_SWRST_STATUS_GPU_LSB_OFFSET	 8 
#define PMU_GLOBAL_REQ_SWRST_STATUS_GPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_GPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_GPU_MASK	 0x100 

#define PMU_GLOBAL_REQ_SWRST_STATUS_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_SWRST_STATUS_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_SWRST_STATUS_APU_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_SWRST_STATUS_APU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_APU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_APU_MASK	 0x10 

#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_STATUS_ACPU0_MASK	 0x1 


/* REQ_SWRST_INT_MASK REGISTER */ 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK	0xFFD80414
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_DEFVAL	0xFBF717DF
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PL_LSB_OFFSET	 31 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PL_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PL_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PL_MASK	 0x80000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_FP_LSB_OFFSET	 30 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_FP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_FP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_FP_MASK	 0x40000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LP_LSB_OFFSET	 29 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LP_MASK	 0x20000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_LSB_OFFSET	 28 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PS_ONLY_MASK	 0x10000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_IOU_LSB_OFFSET	 27 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_IOU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_IOU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_IOU_MASK	 0x8000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB1_LSB_OFFSET	 25 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB1_MASK	 0x2000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB0_LSB_OFFSET	 24 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_USB0_MASK	 0x1000000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM3_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM3_MASK	 0x800000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM2_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM2_MASK	 0x400000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GEM0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LS_R5_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LS_R5_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LS_R5_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_LS_R5_MASK	 0x40000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_R5_0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_DISPLAY_PORT_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_DISPLAY_PORT_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_DISPLAY_PORT_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_DISPLAY_PORT_MASK	 0x1000 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_SATA_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_SATA_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_SATA_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_SATA_MASK	 0x400 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PCIE_LSB_OFFSET	 9 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PCIE_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PCIE_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PCIE_MASK	 0x200 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GPU_LSB_OFFSET	 8 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GPU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_GPU_MASK	 0x100 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_APU_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_APU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_APU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_APU_MASK	 0x10 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_SWRST_INT_MASK_ACPU0_MASK	 0x1 


/* REQ_SWRST_INT_EN REGISTER */ 
#define PMU_GLOBAL_REQ_SWRST_INT_EN	0xFFD80418
#define PMU_GLOBAL_REQ_SWRST_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_CMP_MASK	0xFBF717DF
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PL_LSB_OFFSET	 31 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PL_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PL_MASK	 0x80000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_FP_LSB_OFFSET	 30 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_FP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_FP_MASK	 0x40000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_LP_LSB_OFFSET	 29 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LP_MASK	 0x20000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_LSB_OFFSET	 28 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PS_ONLY_MASK	 0x10000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_IOU_LSB_OFFSET	 27 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_IOU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_IOU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_IOU_MASK	 0x8000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB1_LSB_OFFSET	 25 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB1_MASK	 0x2000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB0_LSB_OFFSET	 24 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_USB0_MASK	 0x1000000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM3_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM3_MASK	 0x800000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM2_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM2_MASK	 0x400000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GEM0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_LS_R5_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LS_R5_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LS_R5_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_LS_R5_MASK	 0x40000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_R5_0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_DISPLAY_PORT_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_DISPLAY_PORT_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_DISPLAY_PORT_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_DISPLAY_PORT_MASK	 0x1000 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_SATA_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_SATA_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_SATA_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_SATA_MASK	 0x400 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_PCIE_LSB_OFFSET	 9 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PCIE_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PCIE_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PCIE_MASK	 0x200 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_GPU_LSB_OFFSET	 8 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_GPU_MASK	 0x100 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_APU_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_APU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_APU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_APU_MASK	 0x10 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_EN_ACPU0_MASK	 0x1 


/* REQ_SWRST_INT_DIS REGISTER */ 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS	0xFFD8041C
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_CMP_MASK	0xFBF717DF
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PL_LSB_OFFSET	 31 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PL_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PL_MASK	 0x80000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_FP_LSB_OFFSET	 30 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_FP_MASK	 0x40000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LP_LSB_OFFSET	 29 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LP_MASK	 0x20000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_LSB_OFFSET	 28 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PS_ONLY_MASK	 0x10000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_IOU_LSB_OFFSET	 27 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_IOU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_IOU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_IOU_MASK	 0x8000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB1_LSB_OFFSET	 25 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB1_MASK	 0x2000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB0_LSB_OFFSET	 24 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_USB0_MASK	 0x1000000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM3_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM3_MASK	 0x800000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM2_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM2_MASK	 0x400000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GEM0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LS_R5_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LS_R5_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LS_R5_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_LS_R5_MASK	 0x40000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_R5_0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_DISPLAY_PORT_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_DISPLAY_PORT_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_DISPLAY_PORT_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_DISPLAY_PORT_MASK	 0x1000 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_SATA_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_SATA_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_SATA_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_SATA_MASK	 0x400 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PCIE_LSB_OFFSET	 9 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PCIE_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PCIE_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PCIE_MASK	 0x200 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GPU_LSB_OFFSET	 8 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_GPU_MASK	 0x100 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_APU_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_APU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_APU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_APU_MASK	 0x10 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_INT_DIS_ACPU0_MASK	 0x1 


/* REQ_SWRST_TRIG REGISTER */ 
#define PMU_GLOBAL_REQ_SWRST_TRIG	0xFFD80420
#define PMU_GLOBAL_REQ_SWRST_TRIG_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_CMP_MASK	0xFBF717DF
#define PMU_GLOBAL_REQ_SWRST_TRIG_PL_LSB_OFFSET	 31 
#define PMU_GLOBAL_REQ_SWRST_TRIG_PL_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_PL_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_PL_MASK	 0x80000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_FP_LSB_OFFSET	 30 
#define PMU_GLOBAL_REQ_SWRST_TRIG_FP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_FP_MASK	 0x40000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_LP_LSB_OFFSET	 29 
#define PMU_GLOBAL_REQ_SWRST_TRIG_LP_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_LP_MASK	 0x20000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_LSB_OFFSET	 28 
#define PMU_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_PS_ONLY_MASK	 0x10000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_IOU_LSB_OFFSET	 27 
#define PMU_GLOBAL_REQ_SWRST_TRIG_IOU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_IOU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_IOU_MASK	 0x8000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_USB1_LSB_OFFSET	 25 
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB1_MASK	 0x2000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_USB0_LSB_OFFSET	 24 
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_USB0_MASK	 0x1000000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM3_LSB_OFFSET	 23 
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM3_MASK	 0x800000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM2_LSB_OFFSET	 22 
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM2_MASK	 0x400000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM1_LSB_OFFSET	 21 
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM1_MASK	 0x200000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM0_LSB_OFFSET	 20 
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_GEM0_MASK	 0x100000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_LS_R5_LSB_OFFSET	 18 
#define PMU_GLOBAL_REQ_SWRST_TRIG_LS_R5_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_LS_R5_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_LS_R5_MASK	 0x40000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_1_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_1_MASK	 0x20000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_0_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_R5_0_MASK	 0x10000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_DISPLAY_PORT_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_SWRST_TRIG_DISPLAY_PORT_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_DISPLAY_PORT_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_DISPLAY_PORT_MASK	 0x1000 

#define PMU_GLOBAL_REQ_SWRST_TRIG_SATA_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_SWRST_TRIG_SATA_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_SATA_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_SATA_MASK	 0x400 

#define PMU_GLOBAL_REQ_SWRST_TRIG_PCIE_LSB_OFFSET	 9 
#define PMU_GLOBAL_REQ_SWRST_TRIG_PCIE_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_PCIE_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_PCIE_MASK	 0x200 

#define PMU_GLOBAL_REQ_SWRST_TRIG_GPU_LSB_OFFSET	 8 
#define PMU_GLOBAL_REQ_SWRST_TRIG_GPU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_GPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_GPU_MASK	 0x100 

#define PMU_GLOBAL_REQ_SWRST_TRIG_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_SWRST_TRIG_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_SWRST_TRIG_APU_LSB_OFFSET	 4 
#define PMU_GLOBAL_REQ_SWRST_TRIG_APU_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_APU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_APU_MASK	 0x10 

#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_SWRST_TRIG_ACPU0_MASK	 0x1 


/* REQ_LOGCLR_STATUS REGISTER */ 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS	0xFFD80510
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_FP_MASK	 0x20000 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_LP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_LP_MASK	 0x10000 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB1_MASK	 0x2000 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_USB0_MASK	 0x1000 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_STATUS_ACPU0_MASK	 0x1 


/* REQ_LOGCLR_INT_MASK REGISTER */ 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK	0xFFD80514
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_DEFVAL	0x334CF
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_FP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_FP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_FP_MASK	 0x20000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_LP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_LP_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_LP_MASK	 0x10000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB1_MASK	 0x2000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_USB0_MASK	 0x1000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_RPU_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU3_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU2_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU1_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU0_DEFVAL	0x1
#define PMU_GLOBAL_REQ_LOGCLR_INT_MASK_ACPU0_MASK	 0x1 


/* REQ_LOGCLR_INT_EN REGISTER */ 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN	0xFFD80518
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_CMP_MASK	0x334CF
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_FP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_FP_MASK	 0x20000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_LP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_LP_MASK	 0x10000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB1_MASK	 0x2000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_USB0_MASK	 0x1000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_EN_ACPU0_MASK	 0x1 


/* REQ_LOGCLR_INT_DIS REGISTER */ 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS	0xFFD8051C
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_CMP_MASK	0x334CF
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_FP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_FP_MASK	 0x20000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_LP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_LP_MASK	 0x10000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB1_MASK	 0x2000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_USB0_MASK	 0x1000 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_INT_DIS_ACPU0_MASK	 0x1 


/* REQ_LOGCLR_TRIG REGISTER */ 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG	0xFFD80520
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_CMP_MASK	0x334CF
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_FP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_FP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_FP_MASK	 0x20000 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_LP_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_LP_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_LP_MASK	 0x10000 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB1_MASK	 0x2000 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_USB0_MASK	 0x1000 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_RPU_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_RPU_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_RPU_MASK	 0x400 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP1_MASK	 0x80 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_PP0_MASK	 0x40 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU3_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU2_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU1_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU0_WIDTH	1
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_REQ_LOGCLR_TRIG_ACPU0_MASK	 0x1 


/* LOGCLR_STATUS REGISTER */ 
#define PMU_GLOBAL_LOGCLR_STATUS	0xFFD80524
#define PMU_GLOBAL_LOGCLR_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_LOGCLR_STATUS_FP_LSB_OFFSET	 17 
#define PMU_GLOBAL_LOGCLR_STATUS_FP_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_FP_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_FP_MASK	 0x20000 

#define PMU_GLOBAL_LOGCLR_STATUS_LP_LSB_OFFSET	 16 
#define PMU_GLOBAL_LOGCLR_STATUS_LP_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_LP_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_LP_MASK	 0x10000 

#define PMU_GLOBAL_LOGCLR_STATUS_USB1_LSB_OFFSET	 13 
#define PMU_GLOBAL_LOGCLR_STATUS_USB1_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_USB1_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_USB1_MASK	 0x2000 

#define PMU_GLOBAL_LOGCLR_STATUS_USB0_LSB_OFFSET	 12 
#define PMU_GLOBAL_LOGCLR_STATUS_USB0_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_USB0_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_USB0_MASK	 0x1000 

#define PMU_GLOBAL_LOGCLR_STATUS_RPU_LSB_OFFSET	 10 
#define PMU_GLOBAL_LOGCLR_STATUS_RPU_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_RPU_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_RPU_MASK	 0x400 

#define PMU_GLOBAL_LOGCLR_STATUS_PP1_LSB_OFFSET	 7 
#define PMU_GLOBAL_LOGCLR_STATUS_PP1_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_PP1_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_PP1_MASK	 0x80 

#define PMU_GLOBAL_LOGCLR_STATUS_PP0_LSB_OFFSET	 6 
#define PMU_GLOBAL_LOGCLR_STATUS_PP0_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_PP0_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_PP0_MASK	 0x40 

#define PMU_GLOBAL_LOGCLR_STATUS_ACPU3_LSB_OFFSET	 3 
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU3_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU3_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU3_MASK	 0x8 

#define PMU_GLOBAL_LOGCLR_STATUS_ACPU2_LSB_OFFSET	 2 
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU2_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU2_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU2_MASK	 0x4 

#define PMU_GLOBAL_LOGCLR_STATUS_ACPU1_LSB_OFFSET	 1 
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU1_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU1_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU1_MASK	 0x2 

#define PMU_GLOBAL_LOGCLR_STATUS_ACPU0_LSB_OFFSET	 0 
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU0_WIDTH	1
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU0_DEFVAL	0x0
#define PMU_GLOBAL_LOGCLR_STATUS_ACPU0_MASK	 0x1 


/* CSU_BR_ERROR REGISTER */ 
#define PMU_GLOBAL_CSU_BR_ERROR	0xFFD80528
#define PMU_GLOBAL_CSU_BR_ERROR_DEFVAL	0x0
#define PMU_GLOBAL_CSU_BR_ERROR_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_CSU_BR_ERROR_BR_ERROR_LSB_OFFSET	 31 
#define PMU_GLOBAL_CSU_BR_ERROR_BR_ERROR_WIDTH	1
#define PMU_GLOBAL_CSU_BR_ERROR_BR_ERROR_DEFVAL	0x0
#define PMU_GLOBAL_CSU_BR_ERROR_BR_ERROR_MASK	 0x80000000 

#define PMU_GLOBAL_CSU_BR_ERROR_ERR_TYPE_LSB_OFFSET	 0 
#define PMU_GLOBAL_CSU_BR_ERROR_ERR_TYPE_WIDTH	16
#define PMU_GLOBAL_CSU_BR_ERROR_ERR_TYPE_DEFVAL	0x0
#define PMU_GLOBAL_CSU_BR_ERROR_ERR_TYPE_MASK	 0xFFFF 


/* MB_FAULT_STATUS REGISTER */ 
#define PMU_GLOBAL_MB_FAULT_STATUS	0xFFD8052C
#define PMU_GLOBAL_MB_FAULT_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MB_FAULT_STATUS_R_FFAIL_LSB_OFFSET	 24 
#define PMU_GLOBAL_MB_FAULT_STATUS_R_FFAIL_WIDTH	8
#define PMU_GLOBAL_MB_FAULT_STATUS_R_FFAIL_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_R_FFAIL_MASK	 0xFF000000 

#define PMU_GLOBAL_MB_FAULT_STATUS_R_SLEEP_RST_LSB_OFFSET	 19 
#define PMU_GLOBAL_MB_FAULT_STATUS_R_SLEEP_RST_WIDTH	1
#define PMU_GLOBAL_MB_FAULT_STATUS_R_SLEEP_RST_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_R_SLEEP_RST_MASK	 0x80000 

#define PMU_GLOBAL_MB_FAULT_STATUS_R_LSFAIL_LSB_OFFSET	 16 
#define PMU_GLOBAL_MB_FAULT_STATUS_R_LSFAIL_WIDTH	3
#define PMU_GLOBAL_MB_FAULT_STATUS_R_LSFAIL_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_R_LSFAIL_MASK	 0x70000 

#define PMU_GLOBAL_MB_FAULT_STATUS_N_FFAIL_LSB_OFFSET	 8 
#define PMU_GLOBAL_MB_FAULT_STATUS_N_FFAIL_WIDTH	8
#define PMU_GLOBAL_MB_FAULT_STATUS_N_FFAIL_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_N_FFAIL_MASK	 0xFF00 

#define PMU_GLOBAL_MB_FAULT_STATUS_N_SLEEP_RST_LSB_OFFSET	 3 
#define PMU_GLOBAL_MB_FAULT_STATUS_N_SLEEP_RST_WIDTH	1
#define PMU_GLOBAL_MB_FAULT_STATUS_N_SLEEP_RST_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_N_SLEEP_RST_MASK	 0x8 

#define PMU_GLOBAL_MB_FAULT_STATUS_N_LSFAIL_LSB_OFFSET	 0 
#define PMU_GLOBAL_MB_FAULT_STATUS_N_LSFAIL_WIDTH	3
#define PMU_GLOBAL_MB_FAULT_STATUS_N_LSFAIL_DEFVAL	0x0
#define PMU_GLOBAL_MB_FAULT_STATUS_N_LSFAIL_MASK	 0x7 


/* ERROR_STATUS_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_STATUS_1	0xFFD80530
#define PMU_GLOBAL_ERROR_STATUS_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_STATUS_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_STATUS_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_STATUS_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_STATUS_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_STATUS_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_STATUS_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_STATUS_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_STATUS_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_STATUS_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_STATUS_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_STATUS_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_STATUS_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_STATUS_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_STATUS_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_STATUS_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_STATUS_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_STATUS_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_STATUS_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_STATUS_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_STATUS_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_STATUS_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_STATUS_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_STATUS_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_STATUS_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_STATUS_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_STATUS_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_STATUS_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_STATUS_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_STATUS_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_STATUS_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_STATUS_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_STATUS_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_1_DDR_ECC_MASK	 0x1 


/* ERROR_INT_MASK_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_MASK_1	0xFFD80534
#define PMU_GLOBAL_ERROR_INT_MASK_1_DEFVAL	0xFFFF32FF
#define PMU_GLOBAL_ERROR_INT_MASK_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX3_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX2_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_INT_MASK_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_DFT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_MASK_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_CLK_MON_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_MASK_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_MASK_1_XMPU_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_INT_MASK_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_MASK_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_INT_MASK_1_PWR_SUPPLY_DEFVAL	0xFF
#define PMU_GLOBAL_ERROR_INT_MASK_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_CCF_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_LS_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_INT_MASK_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_INT_MASK_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_OCM_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_INT_MASK_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_MASK_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_1_DDR_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_1_DDR_ECC_MASK	 0x1 


/* ERROR_INT_EN_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_EN_1	0xFFD80538
#define PMU_GLOBAL_ERROR_INT_EN_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_INT_EN_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_EN_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_EN_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_EN_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_INT_EN_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_EN_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_INT_EN_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_INT_EN_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_INT_EN_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_INT_EN_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_INT_EN_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_INT_EN_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_EN_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_1_DDR_ECC_MASK	 0x1 


/* ERROR_INT_DIS_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_DIS_1	0xFFD8053C
#define PMU_GLOBAL_ERROR_INT_DIS_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_INT_DIS_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_DIS_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_DIS_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_DIS_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_DIS_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_INT_DIS_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_INT_DIS_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_INT_DIS_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_INT_DIS_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_DIS_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_1_DDR_ECC_MASK	 0x1 


/* ERROR_STATUS_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_STATUS_2	0xFFD80540
#define PMU_GLOBAL_ERROR_STATUS_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_STATUS_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_STATUS_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_STATUS_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_STATUS_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_STATUS_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_STATUS_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_STATUS_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_STATUS_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_STATUS_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_STATUS_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_STATUS_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_STATUS_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_STATUS_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_STATUS_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_STATUS_2_TO_MASK	 0x3 


/* ERROR_INT_MASK_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_MASK_2	0xFFD80544
#define PMU_GLOBAL_ERROR_INT_MASK_2_DEFVAL	0x73F1F3F
#define PMU_GLOBAL_ERROR_INT_MASK_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_ROM_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_PB_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_SERVICE_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_FW_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_UC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_INT_MASK_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_INT_MASK_2_PLL_LOCK_DEFVAL	0x1F
#define PMU_GLOBAL_ERROR_INT_MASK_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_INT_MASK_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_MASK_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_MASK_2_PL_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_INT_MASK_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_INT_MASK_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_MASK_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_MASK_2_TO_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_INT_MASK_2_TO_MASK	 0x3 


/* ERROR_INT_EN_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_EN_2	0xFFD80548
#define PMU_GLOBAL_ERROR_INT_EN_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_INT_EN_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_INT_EN_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_INT_EN_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_INT_EN_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_EN_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_EN_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_INT_EN_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_EN_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_EN_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_EN_2_TO_MASK	 0x3 


/* ERROR_INT_DIS_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_INT_DIS_2	0xFFD8054C
#define PMU_GLOBAL_ERROR_INT_DIS_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_INT_DIS_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_INT_DIS_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_INT_DIS_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_INT_DIS_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_INT_DIS_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_INT_DIS_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_INT_DIS_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_INT_DIS_2_TO_MASK	 0x3 


/* ERROR_POR_MASK_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_MASK_1	0xFFD80550
#define PMU_GLOBAL_ERROR_POR_MASK_1_DEFVAL	0xFFFF32FF
#define PMU_GLOBAL_ERROR_POR_MASK_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX3_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX2_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_POR_MASK_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_DFT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_MASK_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_CLK_MON_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_MASK_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_MASK_1_XMPU_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_POR_MASK_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_MASK_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_POR_MASK_1_PWR_SUPPLY_DEFVAL	0xFF
#define PMU_GLOBAL_ERROR_POR_MASK_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_CCF_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_LS_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_POR_MASK_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_POR_MASK_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_OCM_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_POR_MASK_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_MASK_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_1_DDR_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_1_DDR_ECC_MASK	 0x1 


/* ERROR_POR_EN_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_EN_1	0xFFD80554
#define PMU_GLOBAL_ERROR_POR_EN_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_POR_EN_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_EN_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_EN_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_EN_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_POR_EN_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_EN_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_POR_EN_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_POR_EN_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_POR_EN_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_POR_EN_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_POR_EN_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_POR_EN_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_EN_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_1_DDR_ECC_MASK	 0x1 


/* ERROR_POR_DIS_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_DIS_1	0xFFD80558
#define PMU_GLOBAL_ERROR_POR_DIS_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_POR_DIS_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_DIS_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_DIS_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_DIS_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_DIS_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_POR_DIS_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_POR_DIS_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_POR_DIS_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_POR_DIS_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_DIS_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_1_DDR_ECC_MASK	 0x1 


/* ERROR_POR_MASK_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_MASK_2	0xFFD8055C
#define PMU_GLOBAL_ERROR_POR_MASK_2_DEFVAL	0x73F1F3F
#define PMU_GLOBAL_ERROR_POR_MASK_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_ROM_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_PB_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_SERVICE_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_FW_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_UC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_POR_MASK_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_POR_MASK_2_PLL_LOCK_DEFVAL	0x1F
#define PMU_GLOBAL_ERROR_POR_MASK_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_POR_MASK_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_MASK_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_MASK_2_PL_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_POR_MASK_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_POR_MASK_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_MASK_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_MASK_2_TO_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_POR_MASK_2_TO_MASK	 0x3 


/* ERROR_POR_EN_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_EN_2	0xFFD80560
#define PMU_GLOBAL_ERROR_POR_EN_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_POR_EN_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_POR_EN_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_POR_EN_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_POR_EN_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_EN_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_EN_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_POR_EN_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_EN_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_EN_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_EN_2_TO_MASK	 0x3 


/* ERROR_POR_DIS_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_POR_DIS_2	0xFFD80564
#define PMU_GLOBAL_ERROR_POR_DIS_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_POR_DIS_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_POR_DIS_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_POR_DIS_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_POR_DIS_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_POR_DIS_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_POR_DIS_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_POR_DIS_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_POR_DIS_2_TO_MASK	 0x3 


/* ERROR_SRST_MASK_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_MASK_1	0xFFD80568
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DEFVAL	0xFFFF32FF
#define PMU_GLOBAL_ERROR_SRST_MASK_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX3_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX2_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DFT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_CLK_MON_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_MASK_1_XMPU_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_SRST_MASK_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SRST_MASK_1_PWR_SUPPLY_DEFVAL	0xFF
#define PMU_GLOBAL_ERROR_SRST_MASK_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_SWDT_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_CCF_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_LS_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_TEMP_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU1_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU0_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_OCM_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SRST_MASK_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DDR_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_1_DDR_ECC_MASK	 0x1 


/* ERROR_SRST_EN_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_EN_1	0xFFD8056C
#define PMU_GLOBAL_ERROR_SRST_EN_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SRST_EN_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_EN_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_EN_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_EN_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_EN_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SRST_EN_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SRST_EN_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SRST_EN_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SRST_EN_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_EN_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_1_DDR_ECC_MASK	 0x1 


/* ERROR_SRST_DIS_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_DIS_1	0xFFD80570
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_DIS_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SRST_DIS_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SRST_DIS_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_1_DDR_ECC_MASK	 0x1 


/* ERROR_SRST_MASK_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_MASK_2	0xFFD80574
#define PMU_GLOBAL_ERROR_SRST_MASK_2_DEFVAL	0x73F1F3F
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_ROM_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_PB_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_SERVICE_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_FW_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_UC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SRST_MASK_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PLL_LOCK_DEFVAL	0x1F
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PL_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_SRST_MASK_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SRST_MASK_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_MASK_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_MASK_2_TO_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_SRST_MASK_2_TO_MASK	 0x3 


/* ERROR_SRST_EN_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_EN_2	0xFFD80578
#define PMU_GLOBAL_ERROR_SRST_EN_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SRST_EN_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SRST_EN_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_EN_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_EN_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SRST_EN_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_EN_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_EN_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_EN_2_TO_MASK	 0x3 


/* ERROR_SRST_DIS_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SRST_DIS_2	0xFFD8057C
#define PMU_GLOBAL_ERROR_SRST_DIS_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SRST_DIS_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SRST_DIS_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SRST_DIS_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SRST_DIS_2_TO_MASK	 0x3 


/* ERROR_SIG_MASK_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_MASK_1	0xFFD80580
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DEFVAL	0xC3
#define PMU_GLOBAL_ERROR_SIG_MASK_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_MASK_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SIG_MASK_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_LS_DEFVAL	0x3
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_OCM_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SIG_MASK_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DDR_ECC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_SIG_MASK_1_DDR_ECC_MASK	 0x1 


/* ERROR_SIG_EN_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_EN_1	0xFFD80584
#define PMU_GLOBAL_ERROR_SIG_EN_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SIG_EN_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_EN_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_EN_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_EN_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_EN_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SIG_EN_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SIG_EN_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SIG_EN_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SIG_EN_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_EN_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_1_DDR_ECC_MASK	 0x1 


/* ERROR_SIG_DIS_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_DIS_1	0xFFD80588
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_DIS_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_SIG_DIS_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_SIG_DIS_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_1_DDR_ECC_MASK	 0x1 


/* ERROR_SIG_MASK_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_MASK_2	0xFFD8058C
#define PMU_GLOBAL_ERROR_SIG_MASK_2_DEFVAL	0x1F00
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PLL_LOCK_DEFVAL	0x1F
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SIG_MASK_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_MASK_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_MASK_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_MASK_2_TO_MASK	 0x3 


/* ERROR_SIG_EN_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_EN_2	0xFFD80590
#define PMU_GLOBAL_ERROR_SIG_EN_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SIG_EN_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SIG_EN_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_EN_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_EN_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SIG_EN_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_EN_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_EN_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_EN_2_TO_MASK	 0x3 


/* ERROR_SIG_DIS_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_SIG_DIS_2	0xFFD80594
#define PMU_GLOBAL_ERROR_SIG_DIS_2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_ROM_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_PB_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_SERVICE_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_FW_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_UC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_SIG_DIS_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_SIG_DIS_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_SIG_DIS_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_SIG_DIS_2_TO_MASK	 0x3 


/* ERROR_EN_1 REGISTER */ 
#define PMU_GLOBAL_ERROR_EN_1	0xFFD805A0
#define PMU_GLOBAL_ERROR_EN_1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_EN_1_AUX3_LSB_OFFSET	 31 
#define PMU_GLOBAL_ERROR_EN_1_AUX3_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_AUX3_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_AUX3_MASK	 0x80000000 

#define PMU_GLOBAL_ERROR_EN_1_AUX2_LSB_OFFSET	 30 
#define PMU_GLOBAL_ERROR_EN_1_AUX2_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_AUX2_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_AUX2_MASK	 0x40000000 

#define PMU_GLOBAL_ERROR_EN_1_AUX1_LSB_OFFSET	 29 
#define PMU_GLOBAL_ERROR_EN_1_AUX1_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_AUX1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_AUX1_MASK	 0x20000000 

#define PMU_GLOBAL_ERROR_EN_1_AUX0_LSB_OFFSET	 28 
#define PMU_GLOBAL_ERROR_EN_1_AUX0_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_AUX0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_AUX0_MASK	 0x10000000 

#define PMU_GLOBAL_ERROR_EN_1_DFT_LSB_OFFSET	 27 
#define PMU_GLOBAL_ERROR_EN_1_DFT_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_DFT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_DFT_MASK	 0x8000000 

#define PMU_GLOBAL_ERROR_EN_1_CLK_MON_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_EN_1_CLK_MON_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_CLK_MON_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_CLK_MON_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_EN_1_XMPU_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_EN_1_XMPU_WIDTH	2
#define PMU_GLOBAL_ERROR_EN_1_XMPU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_XMPU_MASK	 0x3000000 

#define PMU_GLOBAL_ERROR_EN_1_PWR_SUPPLY_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_EN_1_PWR_SUPPLY_WIDTH	8
#define PMU_GLOBAL_ERROR_EN_1_PWR_SUPPLY_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_PWR_SUPPLY_MASK	 0xFF0000 

#define PMU_GLOBAL_ERROR_EN_1_FPD_SWDT_LSB_OFFSET	 13 
#define PMU_GLOBAL_ERROR_EN_1_FPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_FPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_FPD_SWDT_MASK	 0x2000 

#define PMU_GLOBAL_ERROR_EN_1_LPD_SWDT_LSB_OFFSET	 12 
#define PMU_GLOBAL_ERROR_EN_1_LPD_SWDT_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_LPD_SWDT_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_LPD_SWDT_MASK	 0x1000 

#define PMU_GLOBAL_ERROR_EN_1_RPU_CCF_LSB_OFFSET	 9 
#define PMU_GLOBAL_ERROR_EN_1_RPU_CCF_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_RPU_CCF_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_RPU_CCF_MASK	 0x200 

#define PMU_GLOBAL_ERROR_EN_1_RPU_LS_LSB_OFFSET	 6 
#define PMU_GLOBAL_ERROR_EN_1_RPU_LS_WIDTH	2
#define PMU_GLOBAL_ERROR_EN_1_RPU_LS_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_RPU_LS_MASK	 0xC0 

#define PMU_GLOBAL_ERROR_EN_1_FPD_TEMP_LSB_OFFSET	 5 
#define PMU_GLOBAL_ERROR_EN_1_FPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_FPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_FPD_TEMP_MASK	 0x20 

#define PMU_GLOBAL_ERROR_EN_1_LPD_TEMP_LSB_OFFSET	 4 
#define PMU_GLOBAL_ERROR_EN_1_LPD_TEMP_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_LPD_TEMP_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_LPD_TEMP_MASK	 0x10 

#define PMU_GLOBAL_ERROR_EN_1_RPU1_LSB_OFFSET	 3 
#define PMU_GLOBAL_ERROR_EN_1_RPU1_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_RPU1_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_RPU1_MASK	 0x8 

#define PMU_GLOBAL_ERROR_EN_1_RPU0_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_EN_1_RPU0_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_RPU0_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_RPU0_MASK	 0x4 

#define PMU_GLOBAL_ERROR_EN_1_OCM_ECC_LSB_OFFSET	 1 
#define PMU_GLOBAL_ERROR_EN_1_OCM_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_OCM_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_OCM_ECC_MASK	 0x2 

#define PMU_GLOBAL_ERROR_EN_1_DDR_ECC_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_EN_1_DDR_ECC_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_1_DDR_ECC_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_1_DDR_ECC_MASK	 0x1 


/* ERROR_EN_2 REGISTER */ 
#define PMU_GLOBAL_ERROR_EN_2	0xFFD805A4
#define PMU_GLOBAL_ERROR_EN_2_DEFVAL	0x73E0000
#define PMU_GLOBAL_ERROR_EN_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ERROR_EN_2_CSU_ROM_LSB_OFFSET	 26 
#define PMU_GLOBAL_ERROR_EN_2_CSU_ROM_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_2_CSU_ROM_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_EN_2_CSU_ROM_MASK	 0x4000000 

#define PMU_GLOBAL_ERROR_EN_2_PMU_PB_LSB_OFFSET	 25 
#define PMU_GLOBAL_ERROR_EN_2_PMU_PB_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_2_PMU_PB_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_EN_2_PMU_PB_MASK	 0x2000000 

#define PMU_GLOBAL_ERROR_EN_2_PMU_SERVICE_LSB_OFFSET	 24 
#define PMU_GLOBAL_ERROR_EN_2_PMU_SERVICE_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_2_PMU_SERVICE_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_EN_2_PMU_SERVICE_MASK	 0x1000000 

#define PMU_GLOBAL_ERROR_EN_2_PMU_FW_LSB_OFFSET	 18 
#define PMU_GLOBAL_ERROR_EN_2_PMU_FW_WIDTH	4
#define PMU_GLOBAL_ERROR_EN_2_PMU_FW_DEFVAL	0xF
#define PMU_GLOBAL_ERROR_EN_2_PMU_FW_MASK	 0x3C0000 

#define PMU_GLOBAL_ERROR_EN_2_PMU_UC_LSB_OFFSET	 17 
#define PMU_GLOBAL_ERROR_EN_2_PMU_UC_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_2_PMU_UC_DEFVAL	0x1
#define PMU_GLOBAL_ERROR_EN_2_PMU_UC_MASK	 0x20000 

#define PMU_GLOBAL_ERROR_EN_2_CSU_LSB_OFFSET	 16 
#define PMU_GLOBAL_ERROR_EN_2_CSU_WIDTH	1
#define PMU_GLOBAL_ERROR_EN_2_CSU_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_2_CSU_MASK	 0x10000 

#define PMU_GLOBAL_ERROR_EN_2_PLL_LOCK_LSB_OFFSET	 8 
#define PMU_GLOBAL_ERROR_EN_2_PLL_LOCK_WIDTH	5
#define PMU_GLOBAL_ERROR_EN_2_PLL_LOCK_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_2_PLL_LOCK_MASK	 0x1F00 

#define PMU_GLOBAL_ERROR_EN_2_PL_LSB_OFFSET	 2 
#define PMU_GLOBAL_ERROR_EN_2_PL_WIDTH	4
#define PMU_GLOBAL_ERROR_EN_2_PL_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_2_PL_MASK	 0x3C 

#define PMU_GLOBAL_ERROR_EN_2_TO_LSB_OFFSET	 0 
#define PMU_GLOBAL_ERROR_EN_2_TO_WIDTH	2
#define PMU_GLOBAL_ERROR_EN_2_TO_DEFVAL	0x0
#define PMU_GLOBAL_ERROR_EN_2_TO_MASK	 0x3 


/* AIB_CNTRL REGISTER */ 
#define PMU_GLOBAL_AIB_CNTRL	0xFFD80600
#define PMU_GLOBAL_AIB_CNTRL_DEFVAL	0x0
#define PMU_GLOBAL_AIB_CNTRL_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FS_LSB_OFFSET	 3 
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FS_WIDTH	1
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FS_DEFVAL	0x0
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FS_MASK	 0x8 

#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FM_LSB_OFFSET	 2 
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FM_WIDTH	1
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FM_DEFVAL	0x0
#define PMU_GLOBAL_AIB_CNTRL_FPD_AFI_FM_MASK	 0x4 

#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FS_LSB_OFFSET	 1 
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FS_WIDTH	1
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FS_DEFVAL	0x0
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FS_MASK	 0x2 

#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FM_LSB_OFFSET	 0 
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FM_WIDTH	1
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FM_DEFVAL	0x0
#define PMU_GLOBAL_AIB_CNTRL_LPD_AFI_FM_MASK	 0x1 


/* AIB_STATUS REGISTER */ 
#define PMU_GLOBAL_AIB_STATUS	0xFFD80604
#define PMU_GLOBAL_AIB_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_AIB_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FS_LSB_OFFSET	 3 
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FS_WIDTH	1
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FS_DEFVAL	0x0
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FS_MASK	 0x8 

#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FM_LSB_OFFSET	 2 
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FM_WIDTH	1
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FM_DEFVAL	0x0
#define PMU_GLOBAL_AIB_STATUS_FPD_AFI_FM_MASK	 0x4 

#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FS_LSB_OFFSET	 1 
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FS_WIDTH	1
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FS_DEFVAL	0x0
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FS_MASK	 0x2 

#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FM_LSB_OFFSET	 0 
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FM_WIDTH	1
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FM_DEFVAL	0x0
#define PMU_GLOBAL_AIB_STATUS_LPD_AFI_FM_MASK	 0x1 


/* GLOBAL_RESET REGISTER */ 
#define PMU_GLOBAL_GLOBAL_RESET	0xFFD80608
#define PMU_GLOBAL_GLOBAL_RESET_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_RESET_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_GLOBAL_RESET_PS_ONLY_RST_LSB_OFFSET	 10 
#define PMU_GLOBAL_GLOBAL_RESET_PS_ONLY_RST_WIDTH	1
#define PMU_GLOBAL_GLOBAL_RESET_PS_ONLY_RST_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_RESET_PS_ONLY_RST_MASK	 0x400 

#define PMU_GLOBAL_GLOBAL_RESET_FPD_RST_LSB_OFFSET	 9 
#define PMU_GLOBAL_GLOBAL_RESET_FPD_RST_WIDTH	1
#define PMU_GLOBAL_GLOBAL_RESET_FPD_RST_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_RESET_FPD_RST_MASK	 0x200 

#define PMU_GLOBAL_GLOBAL_RESET_RPU_LS_RST_LSB_OFFSET	 8 
#define PMU_GLOBAL_GLOBAL_RESET_RPU_LS_RST_WIDTH	1
#define PMU_GLOBAL_GLOBAL_RESET_RPU_LS_RST_DEFVAL	0x0
#define PMU_GLOBAL_GLOBAL_RESET_RPU_LS_RST_MASK	 0x100 


/* ROM_VALIDATION_STATUS REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_STATUS	0xFFD80610
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_DEFVAL	0x0
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_PASS_LSB_OFFSET	 1 
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_PASS_WIDTH	1
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_PASS_DEFVAL	0x0
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_PASS_MASK	 0x2 

#define PMU_GLOBAL_ROM_VALIDATION_STATUS_DONE_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_DONE_WIDTH	1
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_DONE_DEFVAL	0x0
#define PMU_GLOBAL_ROM_VALIDATION_STATUS_DONE_MASK	 0x1 


/* ROM_VALIDATION_DIGEST_0 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0	0xFFD80614
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_0_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_1 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1	0xFFD80618
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_1_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_2 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2	0xFFD8061C
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_2_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_3 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3	0xFFD80620
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_3_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_4 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4	0xFFD80624
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_4_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_5 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5	0xFFD80628
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_5_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_6 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6	0xFFD8062C
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_6_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_7 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7	0xFFD80630
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_7_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_8 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8	0xFFD80634
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_8_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_9 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9	0xFFD80638
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_9_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_10 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10	0xFFD8063C
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_10_WORD_MASK	 0xFFFFFFFF 


/* ROM_VALIDATION_DIGEST_11 REGISTER */ 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11	0xFFD80640
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_WIDTH	32
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_DEFVAL	0xFFFFFFFF
#define PMU_GLOBAL_ROM_VALIDATION_DIGEST_11_WORD_MASK	 0xFFFFFFFF 


/* SAFETY_GATE REGISTER */ 
#define PMU_GLOBAL_SAFETY_GATE	0xFFD80650
#define PMU_GLOBAL_SAFETY_GATE_DEFVAL	0x7
#define PMU_GLOBAL_SAFETY_GATE_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_SAFETY_GATE_PMU_LOGCLR_ENABLE_LSB_OFFSET	 2 
#define PMU_GLOBAL_SAFETY_GATE_PMU_LOGCLR_ENABLE_WIDTH	1
#define PMU_GLOBAL_SAFETY_GATE_PMU_LOGCLR_ENABLE_DEFVAL	0x1
#define PMU_GLOBAL_SAFETY_GATE_PMU_LOGCLR_ENABLE_MASK	 0x4 

#define PMU_GLOBAL_SAFETY_GATE_LBIST_ENABLE_LSB_OFFSET	 1 
#define PMU_GLOBAL_SAFETY_GATE_LBIST_ENABLE_WIDTH	1
#define PMU_GLOBAL_SAFETY_GATE_LBIST_ENABLE_DEFVAL	0x1
#define PMU_GLOBAL_SAFETY_GATE_LBIST_ENABLE_MASK	 0x2 

#define PMU_GLOBAL_SAFETY_GATE_SCAN_ENABLE_LSB_OFFSET	 0 
#define PMU_GLOBAL_SAFETY_GATE_SCAN_ENABLE_WIDTH	1
#define PMU_GLOBAL_SAFETY_GATE_SCAN_ENABLE_DEFVAL	0x1
#define PMU_GLOBAL_SAFETY_GATE_SCAN_ENABLE_MASK	 0x1 


/* MBIST_RST REGISTER */ 
#define PMU_GLOBAL_MBIST_RST	0xFFD80700
#define PMU_GLOBAL_MBIST_RST_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_RST_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MBIST_RST_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_MBIST_RST_REG_WIDTH	32
#define PMU_GLOBAL_MBIST_RST_REG_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_RST_REG_MASK	 0xFFFFFFFF 


/* MBIST_PG_EN REGISTER */ 
#define PMU_GLOBAL_MBIST_PG_EN	0xFFD80704
#define PMU_GLOBAL_MBIST_PG_EN_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_PG_EN_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MBIST_PG_EN_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_MBIST_PG_EN_REG_WIDTH	32
#define PMU_GLOBAL_MBIST_PG_EN_REG_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_PG_EN_REG_MASK	 0xFFFFFFFF 


/* MBIST_SETUP REGISTER */ 
#define PMU_GLOBAL_MBIST_SETUP	0xFFD80708
#define PMU_GLOBAL_MBIST_SETUP_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_SETUP_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MBIST_SETUP_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_MBIST_SETUP_REG_WIDTH	32
#define PMU_GLOBAL_MBIST_SETUP_REG_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_SETUP_REG_MASK	 0xFFFFFFFF 


/* MBIST_DONE REGISTER */ 
#define PMU_GLOBAL_MBIST_DONE	0xFFD80710
#define PMU_GLOBAL_MBIST_DONE_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_DONE_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MBIST_DONE_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_MBIST_DONE_WORD_WIDTH	32
#define PMU_GLOBAL_MBIST_DONE_WORD_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_DONE_WORD_MASK	 0xFFFFFFFF 


/* MBIST_GOOD REGISTER */ 
#define PMU_GLOBAL_MBIST_GOOD	0xFFD80714
#define PMU_GLOBAL_MBIST_GOOD_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_GOOD_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_MBIST_GOOD_WORD_LSB_OFFSET	 0 
#define PMU_GLOBAL_MBIST_GOOD_WORD_WIDTH	32
#define PMU_GLOBAL_MBIST_GOOD_WORD_DEFVAL	0x0
#define PMU_GLOBAL_MBIST_GOOD_WORD_MASK	 0xFFFFFFFF 


/* SAFETY_CHK REGISTER */ 
#define PMU_GLOBAL_SAFETY_CHK	0xFFD80800
#define PMU_GLOBAL_SAFETY_CHK_DEFVAL	0x0
#define PMU_GLOBAL_SAFETY_CHK_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_SAFETY_CHK_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_SAFETY_CHK_REG_WIDTH	32
#define PMU_GLOBAL_SAFETY_CHK_REG_DEFVAL	0x0
#define PMU_GLOBAL_SAFETY_CHK_REG_MASK	 0xFFFFFFFF 


/* ECO_1 REGISTER */ 
#define PMU_GLOBAL_ECO_1	0xFFD80804
#define PMU_GLOBAL_ECO_1_DEFVAL	0x0
#define PMU_GLOBAL_ECO_1_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ECO_1_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_ECO_1_REG_WIDTH	32
#define PMU_GLOBAL_ECO_1_REG_DEFVAL	0x0
#define PMU_GLOBAL_ECO_1_REG_MASK	 0xFFFFFFFF 


/* ECO_2 REGISTER */ 
#define PMU_GLOBAL_ECO_2	0xFFD80808
#define PMU_GLOBAL_ECO_2_DEFVAL	0x0
#define PMU_GLOBAL_ECO_2_CMP_MASK	0xFFFFFFFF
#define PMU_GLOBAL_ECO_2_REG_LSB_OFFSET	 0 
#define PMU_GLOBAL_ECO_2_REG_WIDTH	32
#define PMU_GLOBAL_ECO_2_REG_DEFVAL	0x0
#define PMU_GLOBAL_ECO_2_REG_MASK	 0xFFFFFFFF 

#endif
