// Seed: 155851594
module module_0;
  wire id_2;
  wire id_3;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2[1] = 1;
  supply1 id_3;
  assign id_3 = 1;
  wire id_4;
  module_0();
  and (id_2, id_3, id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
  assign id_2[1] = 1;
endmodule
