

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_158_19'
================================================================
* Date:           Sun Feb  5 16:55:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  4.115 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  3.120 us|  3.120 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_158_19  |       50|       50|        11|          8|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     8|        -|       -|    -|
|Expression           |        -|     -|        0|   16323|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     204|    -|
|Register             |        -|     -|       74|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     8|       74|   16527|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U1224  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1225  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1227  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1228  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1229  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1230  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_13ns_14ns_27_4_1_U1231  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U1226   |mul_mul_9ns_10ns_19_4_1   |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln158_fu_211_p2     |         +|   0|  0|    10|           3|           1|
    |add_ln160_1_fu_237_p2   |         +|   0|  0|    16|           9|           9|
    |add_ln160_2_fu_273_p2   |         +|   0|  0|    18|          11|          11|
    |add_ln160_3_fu_293_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln160_4_fu_361_p2   |         +|   0|  0|    17|          11|          11|
    |add_ln160_5_fu_408_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln160_6_fu_484_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln160_7_fu_472_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln160_8_fu_478_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln160_fu_247_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln161_1_fu_602_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln161_2_fu_608_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln161_3_fu_367_p2   |         +|   0|  0|    18|          11|          11|
    |add_ln161_4_fu_639_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln161_5_fu_702_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln161_6_fu_708_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln161_7_fu_714_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln161_fu_546_p2     |         +|   0|  0|    13|           6|           6|
    |add_ln162_3_fu_829_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln162_4_fu_565_p2   |         +|   0|  0|    18|          11|          11|
    |add_ln162_5_fu_834_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln162_6_fu_865_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln162_7_fu_940_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln162_8_fu_928_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln162_9_fu_934_p2   |         +|   0|  0|    18|           9|           9|
    |add_ln162_fu_524_p2     |         +|   0|  0|    20|          13|          13|
    |add_ln163_1_fu_979_p2   |         +|   0|  0|    18|          10|          10|
    |add_ln163_2_fu_816_p2   |         +|   0|  0|    18|          11|          11|
    |add_ln163_3_fu_1038_p2  |         +|   0|  0|    18|          10|          10|
    |add_ln163_4_fu_1069_p2  |         +|   0|  0|    18|           9|           9|
    |add_ln163_5_fu_1144_p2  |         +|   0|  0|    18|           9|           9|
    |add_ln163_6_fu_1132_p2  |         +|   0|  0|    18|           9|           9|
    |add_ln163_7_fu_1138_p2  |         +|   0|  0|    18|           9|           9|
    |add_ln163_fu_753_p2     |         +|   0|  0|    20|          13|          13|
    |sub_ln160_1_fu_466_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln160_fu_355_p2     |         -|   0|  0|    17|          11|          11|
    |sub_ln161_1_fu_696_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln161_fu_596_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln162_1_fu_922_p2   |         -|   0|  0|    16|           9|           9|
    |sub_ln162_fu_810_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln163_1_fu_1126_p2  |         -|   0|  0|    16|           9|           9|
    |sub_ln163_fu_1032_p2    |         -|   0|  0|    17|          10|          10|
    |icmp_ln158_fu_205_p2    |      icmp|   0|  0|     8|           3|           3|
    |lshr_ln160_fu_395_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln161_fu_629_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln162_fu_855_p2    |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln163_fu_1059_p2   |      lshr|   0|  0|  1865|         448|         448|
    |shl_ln160_2_fu_517_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln160_fu_494_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln161_2_fu_746_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln161_fu_723_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln162_2_fu_972_p2   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln162_fu_949_p2     |       shl|   0|  0|   165|           8|          56|
    |shl_ln163_1_fu_1176_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln163_fu_1153_p2    |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 16323|        4023|        4214|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_174       |   9|          2|    3|          6|
    |epnp_address0                |  49|          9|    8|         72|
    |epnp_d0                      |  26|          5|  448|       2240|
    |epnp_we0                     |  26|          5|   56|        280|
    |i_fu_128                     |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 204|         40|  523|       2621|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |add_ln160_1_reg_1269         |  5|   0|    9|          4|
    |add_ln160_4_reg_1320         |  8|   0|   11|          3|
    |add_ln161_reg_1345           |  6|   0|    6|          0|
    |add_ln163_3_reg_1390         |  7|   0|   10|          3|
    |ap_CS_fsm                    |  8|   0|    8|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_174_reg_1260               |  3|   0|    3|          0|
    |i_fu_128                     |  3|   0|    3|          0|
    |icmp_ln158_reg_1265          |  1|   0|    1|          0|
    |shl_ln160_8_reg_1286         |  3|   0|    8|          5|
    |sub_ln162_reg_1375           |  7|   0|   10|          3|
    |trunc_ln161_reg_1355         |  4|   0|    4|          0|
    |zext_ln160_2_reg_1308        |  5|   0|   10|          5|
    |zext_ln160_3_reg_1275        |  5|   0|   13|          8|
    |zext_ln160_8_reg_1291        |  3|   0|   11|          8|
    |zext_ln160_9_reg_1330        |  3|   0|    9|          6|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 74|   0|  119|         45|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_158_19|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                  epnp|         array|
+---------------+-----+-----+------------+--------------------------------------+--------------+

