<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>
defines: 
time_elapsed: 1.188s
ram usage: 37132 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7y8o1pes/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:1</a>: No timescale set for &#34;bug05_integerRem&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:1</a>: Compile module &#34;work@bug05_integerRem&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v:1</a>: Top level module &#34;work@bug05_integerRem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7y8o1pes/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bug05_integerRem
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7y8o1pes/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7y8o1pes/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bug05_integerRem)
 |vpiName:work@bug05_integerRem
 |uhdmallPackages:
 \_package: builtin, parent:work@bug05_integerRem
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bug05_integerRem, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>, line:1, parent:work@bug05_integerRem
   |vpiDefName:work@bug05_integerRem
   |vpiFullName:work@bug05_integerRem
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@bug05_integerRem
       |vpiStmt:
       \_assignment: , line:15
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (passed), line:15
           |vpiName:passed
           |vpiFullName:work@bug05_integerRem.passed
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiStmt:
       \_assignment: , line:16
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reg0), line:16
           |vpiName:reg0
           |vpiFullName:work@bug05_integerRem.reg0
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:5
           |vpiDecompile:32&#39;hffffffff
           |vpiSize:32
           |HEX:32&#39;hffffffff
       |vpiStmt:
       \_assignment: , line:17
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reg1), line:17
           |vpiName:reg1
           |vpiFullName:work@bug05_integerRem.reg1
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:5
           |vpiDecompile:32&#39;h0d1f0796
           |vpiSize:32
           |HEX:32&#39;h0d1f0796
       |vpiStmt:
       \_delay_control: , line:19
         |#1
         |vpiStmt:
         \_if_stmt: , line:19
           |vpiCondition:
           \_operation: , line:19
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (remainder), line:19
               |vpiName:remainder
               |vpiFullName:work@bug05_integerRem.remainder
             |vpiOperand:
             \_constant: , line:19
               |vpiConstType:5
               |vpiDecompile:32&#39;hffffffff
               |vpiSize:32
               |HEX:32&#39;hffffffff
           |vpiStmt:
           \_begin: , line:19
             |vpiFullName:work@bug05_integerRem
             |vpiStmt:
             \_sys_func_call: ($display), line:20
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:20
                 |vpiConstType:6
                 |vpiDecompile:&#34;Failed: CA remainder, expected 32&#39;hffffffff, got %h&#34;
                 |vpiSize:53
                 |STRING:&#34;Failed: CA remainder, expected 32&#39;hffffffff, got %h&#34;
               |vpiArgument:
               \_ref_obj: (remainder), line:21
                 |vpiName:remainder
             |vpiStmt:
             \_assignment: , line:22
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (passed), line:22
                 |vpiName:passed
                 |vpiFullName:work@bug05_integerRem.passed
               |vpiRhs:
               \_constant: , line:22
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
       |vpiStmt:
       \_assignment: , line:25
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rrem), line:25
           |vpiName:rrem
           |vpiFullName:work@bug05_integerRem.rrem
         |vpiRhs:
         \_operation: , line:25
           |vpiOpType:13
           |vpiOperand:
           \_ref_obj: (reg0), line:25
             |vpiName:reg0
             |vpiFullName:work@bug05_integerRem.reg0
           |vpiOperand:
           \_ref_obj: (reg1), line:25
             |vpiName:reg1
             |vpiFullName:work@bug05_integerRem.reg1
       |vpiStmt:
       \_delay_control: , line:26
         |#1
         |vpiStmt:
         \_if_stmt: , line:26
           |vpiCondition:
           \_operation: , line:26
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (rrem), line:26
               |vpiName:rrem
               |vpiFullName:work@bug05_integerRem.rrem
             |vpiOperand:
             \_constant: , line:26
               |vpiConstType:5
               |vpiDecompile:32&#39;hffffffff
               |vpiSize:32
               |HEX:32&#39;hffffffff
           |vpiStmt:
           \_begin: , line:26
             |vpiFullName:work@bug05_integerRem
             |vpiStmt:
             \_sys_func_call: ($display), line:27
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:27
                 |vpiConstType:6
                 |vpiDecompile:&#34;Failed: remainder, expected 32&#39;hffffffff, got %h&#34;
                 |vpiSize:50
                 |STRING:&#34;Failed: remainder, expected 32&#39;hffffffff, got %h&#34;
               |vpiArgument:
               \_ref_obj: (rrem), line:28
                 |vpiName:rrem
             |vpiStmt:
             \_assignment: , line:29
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (passed), line:29
                 |vpiName:passed
                 |vpiFullName:work@bug05_integerRem.passed
               |vpiRhs:
               \_constant: , line:29
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
       |vpiStmt:
       \_if_stmt: , line:32
         |vpiCondition:
         \_ref_obj: (passed), line:32
           |vpiName:passed
           |vpiFullName:work@bug05_integerRem.passed
         |vpiStmt:
         \_sys_func_call: ($display), line:32
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:32
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiContAssign:
   \_cont_assign: , line:12
     |vpiRhs:
     \_operation: , line:12
       |vpiOpType:13
       |vpiOperand:
       \_ref_obj: (dividend), line:12
         |vpiName:dividend
         |vpiFullName:work@bug05_integerRem.dividend
       |vpiOperand:
       \_ref_obj: (divisor), line:12
         |vpiName:divisor
         |vpiFullName:work@bug05_integerRem.divisor
     |vpiLhs:
     \_ref_obj: (remainder), line:12
       |vpiName:remainder
       |vpiFullName:work@bug05_integerRem.remainder
       |vpiActual:
       \_logic_net: (remainder), line:10
         |vpiName:remainder
         |vpiFullName:work@bug05_integerRem.remainder
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (passed), line:3
     |vpiName:passed
     |vpiFullName:work@bug05_integerRem.passed
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reg0), line:5
     |vpiName:reg0
     |vpiFullName:work@bug05_integerRem.reg0
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reg1), line:6
     |vpiName:reg1
     |vpiFullName:work@bug05_integerRem.reg1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rrem), line:7
     |vpiName:rrem
     |vpiFullName:work@bug05_integerRem.rrem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dividend), line:8
     |vpiName:dividend
     |vpiFullName:work@bug05_integerRem.dividend
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (divisor), line:9
     |vpiName:divisor
     |vpiFullName:work@bug05_integerRem.divisor
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (remainder), line:10
 |uhdmtopModules:
 \_module: work@bug05_integerRem (work@bug05_integerRem), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2233192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2233192.v</a>, line:1
   |vpiDefName:work@bug05_integerRem
   |vpiName:work@bug05_integerRem
   |vpiNet:
   \_logic_net: (passed), line:3, parent:work@bug05_integerRem
     |vpiName:passed
     |vpiFullName:work@bug05_integerRem.passed
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reg0), line:5, parent:work@bug05_integerRem
     |vpiName:reg0
     |vpiFullName:work@bug05_integerRem.reg0
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reg1), line:6, parent:work@bug05_integerRem
     |vpiName:reg1
     |vpiFullName:work@bug05_integerRem.reg1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rrem), line:7, parent:work@bug05_integerRem
     |vpiName:rrem
     |vpiFullName:work@bug05_integerRem.rrem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dividend), line:8, parent:work@bug05_integerRem
     |vpiName:dividend
     |vpiFullName:work@bug05_integerRem.dividend
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (divisor), line:9, parent:work@bug05_integerRem
     |vpiName:divisor
     |vpiFullName:work@bug05_integerRem.divisor
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (remainder), line:10, parent:work@bug05_integerRem
     |vpiName:remainder
     |vpiFullName:work@bug05_integerRem.remainder
     |vpiNetType:1
Object: \work_bug05_integerRem of type 3000
Object: \work_bug05_integerRem of type 32
Object: \passed of type 36
Object: \reg0 of type 36
Object: \reg1 of type 36
Object: \rrem of type 36
Object: \dividend of type 36
Object: \divisor of type 36
Object: \remainder of type 36
Object: \work_bug05_integerRem of type 32
Object:  of type 8
Object: \remainder of type 608
Object: \remainder of type 36
Object:  of type 39
Object: \dividend of type 608
Object: \divisor of type 608
ERROR: Encountered unhandled operation: 13

</pre>
</body>