$date
	Thu Oct 10 04:15:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cyclic_flag_tb $end
$var wire 12 ! shift_reg [11:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var reg 12 $ shift_reg [0:11] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#10000
b0 !
b0 $
1"
#20000
0"
#25000
0#
#30000
b1 !
b1 $
1"
#40000
0"
#50000
b11 !
b11 $
1"
#60000
0"
#70000
b111 !
b111 $
1"
#80000
0"
#90000
b1111 !
b1111 $
1"
#100000
0"
#110000
b11111 !
b11111 $
1"
#120000
0"
#130000
b111111 !
b111111 $
1"
#140000
0"
#150000
b1111111 !
b1111111 $
1"
#160000
0"
#170000
b11111111 !
b11111111 $
1"
#180000
0"
#190000
b111111111 !
b111111111 $
1"
#200000
0"
#210000
b1111111111 !
b1111111111 $
1"
#220000
0"
#230000
b11111111111 !
b11111111111 $
1"
#240000
0"
#250000
b111111111111 !
b111111111111 $
1"
#260000
0"
#270000
1"
#280000
0"
#290000
1"
#300000
0"
#310000
1"
#320000
0"
#330000
1"
#340000
0"
#350000
1"
#360000
0"
#370000
1"
#380000
0"
#390000
1"
#400000
0"
#410000
1"
#420000
0"
#430000
1"
#440000
0"
#450000
1"
#460000
0"
#470000
1"
#480000
0"
#490000
1"
#500000
0"
#510000
1"
#520000
0"
#525000
