#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
# Start of session at: Mon Jul 18 13:21:52 2016
# Process ID: 5300
# Log file: C:/Users/bowenliu/prng_ise13/planAhead_run_1/planAhead.log
# Journal file: C:/Users/bowenliu/prng_ise13/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1325 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/bowenliu/prng_ise13/pa.fromHdl.tcl
# create_project -name prng_ise13 -dir "C:/Users/bowenliu/prng_ise13/planAhead_run_2" -part xc3s1200efg320-5
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "prng_toplevel.ucf" [current_fileset -constrset]
Adding file 'C:\Users\bowenliu\prng_ise13\prng_toplevel.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/prng_package.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/debouncer_fsm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/debouncer_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/PRNG_CONST.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/word_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/slow_clk.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/debouncer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/byte_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/bit_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/multiplication_stage.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/divide_2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/UA_TX/UA_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/control_fsm.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Desktop/UvicSummer2016Ceng441-master/PRNG_VHDL/PRNG/prng_toplevel.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top prng_toplevel $srcset
# add_files [list {prng_toplevel.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1200efg320-5
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\prng_package.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer_fsm.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer_counter.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\PRNG_CONST.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\word_TX.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\slow_clk.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\byte_TX.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\bit_TX.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\multiplication_stage.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\divide_2.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\UA_TX.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\control_fsm.vhd" into library work
Parsing VHDL file "C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\prng_toplevel.vhd" into library work
WARNING: [Netlist-42] User property 'WIDTH' is incompatible with previously defined property 'width'. Two user defined properties differing just in case are discouraged. [C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\slow_clk.vhd:48]
WARNING: [Netlist-42] User property 'WIDTH' is incompatible with previously defined property 'width'. Two user defined properties differing just in case are discouraged. [C:\Users\bowenliu\Desktop\UvicSummer2016Ceng441-master\PRNG_VHDL\PRNG\UA_TX\debouncer_fsm.vhd:37]
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:\Users\bowenliu\prng_ise13\prng_toplevel.ucf]
Finished Parsing UCF File [C:\Users\bowenliu\prng_ise13\prng_toplevel.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 9.545w.  Memory (MB): 672.570p 127.734g
startgroup
set_property IOSTANDARD {} [get_ports [list clk]]
endgroup
startgroup
startgroup
set_property loc IPAD39 [get_ports clk]
set_property loc IPAD39 [get_ports clk]
endgroup
endgroup
set_property loc "" [get_ports [list  reset]]
set_property loc "" [get_ports [list  reset]]
startgroup
startgroup
set_property loc IPAD79 [get_ports reset]
set_property loc IPAD79 [get_ports reset]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD86 [get_ports start]
set_property loc IPAD86 [get_ports start]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD101 [get_ports test_byte_TX]
set_property loc IPAD101 [get_ports test_byte_TX]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD96 [get_ports test_word_TX]
set_property loc IPAD96 [get_ports test_word_TX]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD126 [get_ports {baud_sel[0]}]
set_property loc IPAD126 [get_ports {baud_sel[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD136 [get_ports {baud_sel[1]}]
set_property loc IPAD136 [get_ports {baud_sel[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD148 [get_ports {baud_sel[2]}]
set_property loc IPAD148 [get_ports {baud_sel[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD106 [get_ports {seed_sel[0]}]
set_property loc IPAD106 [get_ports {seed_sel[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc IPAD111 [get_ports {seed_sel[1]}]
set_property loc IPAD111 [get_ports {seed_sel[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD201 [get_ports bit_out]
set_property loc PAD201 [get_ports bit_out]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD113 [get_ports UA_TX_ready]
set_property loc PAD113 [get_ports UA_TX_ready]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD112 [get_ports PRNG_busy]
set_property loc PAD112 [get_ports PRNG_busy]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD201 [get_ports bit_out]
set_property loc PAD201 [get_ports bit_out]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
