;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-1
	SUB 1, <-1
	JMN @-270, 60
	DAT #-270, #60
	JMP @12, #200
	ADD 210, 60
	ADD 210, 60
	CMP @0, @2
	JMP @12, #200
	ADD 210, 60
	JMP @12, #200
	JMP @12, #200
	SUB @0, @2
	SUB @121, 103
	SUB @0, @2
	SUB -107, <-126
	SUB -107, <-126
	SUB @0, @2
	ADD 210, 60
	JMP 12, #15
	JMP @12, #200
	JMP 0, <2
	DAT #210, #60
	SUB @127, 106
	DAT #210, #60
	SUB 210, 60
	MOV @-127, -100
	ADD #270, <1
	SUB 12, @15
	SUB -107, <-126
	SUB -107, <-126
	ADD 210, 60
	SPL 0, <332
	SLT <300, 90
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-26
	JMP 0, #2
	SUB 12, @15
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	CMP -207, <-120
	CMP 210, 0
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	SUB 12, @15
