"\u_csr.branch_q == 0",
"\u_csr.branch_target_q == 5'b32'b0",
"\u_csr.csr_wdata_e1_q == 5'b32'b0",
"\u_csr.exception_e1_q == 4'b6'b0",
"\u_csr.ifence_q == 0",
"\u_csr.rd_result_e1_q == 5'b32'b0",
"\u_csr.rd_valid_e1_q == 0",
"\u_csr.reset_q == 0",
"\u_csr.take_interrupt_q == 0",
"\u_csr.u_csrfile.csr_mcause_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mcycle_q == 9'b32'b11110",
"\u_csr.u_csrfile.csr_mepc_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mideleg_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mie_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_next_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mip_upd_q == 0",
"\u_csr.u_csrfile.csr_mpriv_q == 5'b2'b11",
"\u_csr.u_csrfile.csr_mscratch_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mtime_ie_q == 0",
"\u_csr.u_csrfile.csr_mtimecmp_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mtval_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_mtvec_q == 5'b32'b0",
"\u_csr.u_csrfile.csr_sr_q == 5'b32'b0",
"\u_csr.u_csrfile.irq_priv_q == 5'b2'b11",
"\u_div.div_busy_q == 0",
"\u_div.div_inst_q == 0",
"\u_div.dividend_q == 5'b32'b0",
"\u_div.divisor_q == 5'b63'b0",
"\u_div.invert_res_q == 0",
"\u_div.q_mask_q == 5'b32'b0",
"\u_div.quotient_q == 5'b32'b0",
"\u_div.valid_q == 0",
"\u_div.wb_result_q == 5'b32'b0",
"\u_exec.result_q == 5'b32'b0",
"\u_fetch.active_q == 1'b1",
"\u_fetch.branch_d_q == 0",
"\u_fetch.branch_pc_q == 5'b32'b0",
"\u_fetch.branch_q == 0",
"\u_fetch.icache_fetch_q == 1'b1",
"\u_fetch.icache_invalidate_q == 0",
"\u_fetch.pc_d_q == 36'b32'b10000000000000000000000001100100",
"\u_fetch.pc_f_q == 36'b32'b10000000000000000000000001101000",
"\u_fetch.skid_buffer_q == 5'b66'b0",
"\u_fetch.skid_valid_q == 0",
"\u_issue.csr_pending_q == 0",
"\u_issue.div_pending_q == 0",
"\u_issue.u_pipe_ctrl.csr_wdata_e2_q == 5'b32'b0",
"\u_issue.u_pipe_ctrl.csr_wdata_wb_q == 5'b32'b0",
"\u_issue.u_pipe_ctrl.csr_wr_e2_q == 0",
"\u_issue.u_pipe_ctrl.csr_wr_wb_q == 0",
"\u_issue.u_pipe_ctrl.ctrl_e1_q == 14'b10'b1010000001",
"\u_issue.u_pipe_ctrl.ctrl_e2_q == 14'b10'b1010000001",
"\u_issue.u_pipe_ctrl.ctrl_wb_q == 14'b10'b1010000001",
"\u_issue.u_pipe_ctrl.exception_e1_q == 4'b6'b0",
"\u_issue.u_pipe_ctrl.exception_e2_q == 4'b6'b0",
"\u_issue.u_pipe_ctrl.exception_wb_q == 4'b6'b0",
"\u_issue.u_pipe_ctrl.opcode_e1_q == 9'b32'b10011",
"\u_issue.u_pipe_ctrl.opcode_e2_q == 9'b32'b10011",
"\u_issue.u_pipe_ctrl.opcode_wb_q == 9'b32'b10011",
"\u_issue.u_pipe_ctrl.pc_e1_q == 36'b32'b10000000000000000000000001100000",
"\u_issue.u_pipe_ctrl.pc_e2_q == 36'b32'b10000000000000000000000001011100",
"\u_issue.u_pipe_ctrl.pc_wb_q == 36'b32'b10000000000000000000000001011000",
"\u_issue.u_pipe_ctrl.result_e2_q == 5'b32'b0",
"\u_issue.u_pipe_ctrl.result_wb_q == 5'b32'b0",
"\u_issue.u_pipe_ctrl.squash_e1_e2_q == 0",
"\u_issue.u_pipe_ctrl.valid_e1_q == 1'b1",
"\u_issue.u_pipe_ctrl.valid_e2_q == 1'b1",
"\u_issue.u_pipe_ctrl.valid_wb_q == 1'b1",
"\u_issue.u_regfile.REGFILE.reg_r10_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r11_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r12_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r13_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r14_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r15_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r16_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r17_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r18_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r19_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r1_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r20_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r21_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r22_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r23_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r24_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r25_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r26_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r27_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r28_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r29_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r2_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r30_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r31_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r3_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r4_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r5_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r6_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r7_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r8_q == 5'b32'b0",
"\u_issue.u_regfile.REGFILE.reg_r9_q == 5'b32'b0",
"\u_lsu.mem_addr_q == 5'b32'b0",
"\u_lsu.mem_cacheable_q == 0",
"\u_lsu.mem_data_wr_q == 5'b32'b0",
"\u_lsu.mem_flush_q == 0",
"\u_lsu.mem_invalidate_q == 0",
"\u_lsu.mem_load_q == 0",
"\u_lsu.mem_ls_q == 0",
"\u_lsu.mem_rd_q == 0",
"\u_lsu.mem_unaligned_e1_q == 0",
"\u_lsu.mem_unaligned_e2_q == 0",
"\u_lsu.mem_wr_q == 4'b4'b0",
"\u_lsu.mem_writeback_q == 0",
"\u_lsu.mem_xb_q == 0",
"\u_lsu.mem_xh_q == 0",
"\u_lsu.pending_lsu_e2_q == 0",
"\u_lsu.u_lsu_request.count_q == 4'b2'b0",
