--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 4949167597112 paths analyzed, 8121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  44.428ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_25 (SLICE_X23Y71.CE), 13465902276 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.344ns (Levels of Logic = 71)
  Clock Path Skew:      -0.084ns (0.433 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X24Y68.F1      net (fanout=12)       2.370   cpu0_ialu_div_N51
    SLICE_X24Y68.X       Tilo                  0.692   cpu0_ialu_div_tquotient_25_not0001
                                                       cpu0_ialu_div_tquotient_25_not00011
    SLICE_X23Y71.CE      net (fanout=1)        1.307   cpu0_ialu_div_tquotient_25_not0001
    SLICE_X23Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<25>
                                                       cpu0_ialu_div_tquotient_25
    -------------------------------------------------  ---------------------------
    Total                                     44.344ns (19.761ns logic, 24.583ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.340ns (Levels of Logic = 71)
  Clock Path Skew:      -0.084ns (0.433 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.G1      net (fanout=61)       1.370   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X24Y68.F1      net (fanout=12)       2.370   cpu0_ialu_div_N51
    SLICE_X24Y68.X       Tilo                  0.692   cpu0_ialu_div_tquotient_25_not0001
                                                       cpu0_ialu_div_tquotient_25_not00011
    SLICE_X23Y71.CE      net (fanout=1)        1.307   cpu0_ialu_div_tquotient_25_not0001
    SLICE_X23Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<25>
                                                       cpu0_ialu_div_tquotient_25
    -------------------------------------------------  ---------------------------
    Total                                     44.340ns (19.744ns logic, 24.596ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_25 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.220ns (Levels of Logic = 72)
  Clock Path Skew:      -0.084ns (0.433 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y63.F1      net (fanout=135)      2.752   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X45Y62.BY      net (fanout=5)        0.604   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X45Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X24Y68.F1      net (fanout=12)       2.370   cpu0_ialu_div_N51
    SLICE_X24Y68.X       Tilo                  0.692   cpu0_ialu_div_tquotient_25_not0001
                                                       cpu0_ialu_div_tquotient_25_not00011
    SLICE_X23Y71.CE      net (fanout=1)        1.307   cpu0_ialu_div_tquotient_25_not0001
    SLICE_X23Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<25>
                                                       cpu0_ialu_div_tquotient_25
    -------------------------------------------------  ---------------------------
    Total                                     44.220ns (19.891ns logic, 24.329ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_1 (SLICE_X21Y65.CE), 13465902276 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.208ns (Levels of Logic = 71)
  Clock Path Skew:      -0.065ns (0.452 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X35Y73.G2      net (fanout=10)       0.689   cpu0_ialu_div_N171
    SLICE_X35Y73.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X21Y69.G2      net (fanout=12)       2.208   cpu0_ialu_div_N5
    SLICE_X21Y69.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_1_not00011
    SLICE_X21Y65.CE      net (fanout=1)        1.232   cpu0_ialu_div_tquotient_1_not0001
    SLICE_X21Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<1>
                                                       cpu0_ialu_div_tquotient_1
    -------------------------------------------------  ---------------------------
    Total                                     44.208ns (19.658ns logic, 24.550ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.204ns (Levels of Logic = 71)
  Clock Path Skew:      -0.065ns (0.452 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.G1      net (fanout=61)       1.370   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X35Y73.G2      net (fanout=10)       0.689   cpu0_ialu_div_N171
    SLICE_X35Y73.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X21Y69.G2      net (fanout=12)       2.208   cpu0_ialu_div_N5
    SLICE_X21Y69.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_1_not00011
    SLICE_X21Y65.CE      net (fanout=1)        1.232   cpu0_ialu_div_tquotient_1_not0001
    SLICE_X21Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<1>
                                                       cpu0_ialu_div_tquotient_1
    -------------------------------------------------  ---------------------------
    Total                                     44.204ns (19.641ns logic, 24.563ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_1 (FF)
  Requirement:          62.500ns
  Data Path Delay:      44.084ns (Levels of Logic = 72)
  Clock Path Skew:      -0.065ns (0.452 - 0.517)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y63.F1      net (fanout=135)      2.752   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X45Y62.BY      net (fanout=5)        0.604   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X45Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X35Y73.G2      net (fanout=10)       0.689   cpu0_ialu_div_N171
    SLICE_X35Y73.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X21Y69.G2      net (fanout=12)       2.208   cpu0_ialu_div_N5
    SLICE_X21Y69.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_1_not00011
    SLICE_X21Y65.CE      net (fanout=1)        1.232   cpu0_ialu_div_tquotient_1_not0001
    SLICE_X21Y65.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<1>
                                                       cpu0_ialu_div_tquotient_1
    -------------------------------------------------  ---------------------------
    Total                                     44.084ns (19.788ns logic, 24.296ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_6 (SLICE_X25Y71.CE), 13391891652 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      43.999ns (Levels of Logic = 71)
  Clock Path Skew:      -0.113ns (0.568 - 0.681)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X33Y70.G3      net (fanout=12)       0.972   cpu0_ialu_div_N51
    SLICE_X33Y70.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_30_not0001
                                                       cpu0_ialu_div_tquotient_6_not00011
    SLICE_X25Y71.CE      net (fanout=1)        2.404   cpu0_ialu_div_tquotient_6_not0001
    SLICE_X25Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<6>
                                                       cpu0_ialu_div_tquotient_6
    -------------------------------------------------  ---------------------------
    Total                                     43.999ns (19.717ns logic, 24.282ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      43.995ns (Levels of Logic = 71)
  Clock Path Skew:      -0.113ns (0.568 - 0.681)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.G1      net (fanout=61)       1.370   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X38Y63.F4      net (fanout=135)      2.369   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X38Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_2_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00011
    SLICE_X45Y63.BY      net (fanout=5)        1.241   cpu0_ialu_div_tremainder_2_mux0001
    SLICE_X45Y63.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X33Y70.G3      net (fanout=12)       0.972   cpu0_ialu_div_N51
    SLICE_X33Y70.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_30_not0001
                                                       cpu0_ialu_div_tquotient_6_not00011
    SLICE_X25Y71.CE      net (fanout=1)        2.404   cpu0_ialu_div_tquotient_6_not0001
    SLICE_X25Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<6>
                                                       cpu0_ialu_div_tquotient_6
    -------------------------------------------------  ---------------------------
    Total                                     43.995ns (19.700ns logic, 24.295ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP2_10 (FF)
  Destination:          cpu0_ialu_div_tquotient_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      43.875ns (Levels of Logic = 72)
  Clock Path Skew:      -0.113ns (0.568 - 0.681)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP2_10 to cpu0_ialu_div_tquotient_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y49.XQ       Tcko                  0.591   cpu0_idecode_AluOP2<10>
                                                       cpu0_idecode_AluOP2_10
    SLICE_X33Y64.G3      net (fanout=18)       4.010   cpu0_idecode_AluOP2<10>
    SLICE_X33Y64.COUT    Topcyg                1.178   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<5>
    SLICE_X33Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<7>
    SLICE_X33Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<9>
    SLICE_X33Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<11>
    SLICE_X33Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<13>
    SLICE_X33Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.F2      net (fanout=34)       1.598   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0001_cy<15>
    SLICE_X35Y61.X       Tilo                  0.643   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X39Y60.F1      net (fanout=61)       1.357   cpu0_ialu_div_tremainder_mux0000<0>_mand
    SLICE_X39Y60.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X39Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X39Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X39Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X39Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X39Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X39Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X39Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X39Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X39Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X39Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X39Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X39Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X39Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X39Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X44Y67.G3      net (fanout=105)      2.851   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X44Y67.Y       Tilo                  0.707   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00001
    SLICE_X40Y65.BY      net (fanout=5)        1.450   cpu0_ialu_div_tremainder_6_mux0000
    SLICE_X40Y65.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X40Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X40Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X40Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X40Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X40Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X40Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X40Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X40Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X40Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X40Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X40Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X40Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X44Y63.F1      net (fanout=135)      2.752   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X44Y63.X       Tilo                  0.692   cpu0_ialu_div_tremainder_0_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00011
    SLICE_X45Y62.BY      net (fanout=5)        0.604   cpu0_ialu_div_tremainder_0_mux0001
    SLICE_X45Y62.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<1>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<3>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X38Y62.G4      net (fanout=155)      2.682   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X38Y62.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<5>
                                                       cpu0_ialu_div_tremainder_4_mux00021
    SLICE_X37Y64.BY      net (fanout=4)        0.877   cpu0_ialu_div_tremainder_4_mux0002
    SLICE_X37Y64.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X37Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X37Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X37Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X37Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X37Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X37Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X37Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X37Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X37Y73.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X37Y74.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X37Y75.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X37Y76.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X37Y77.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X34Y77.G3      net (fanout=117)      1.244   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X34Y77.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012314
    SLICE_X34Y77.F1      net (fanout=1)        0.742   cpu0_ialu_div_tquotient_0_not00012314/O
    SLICE_X34Y77.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012341
    SLICE_X34Y74.G1      net (fanout=10)       0.485   cpu0_ialu_div_N171
    SLICE_X34Y74.Y       Tilo                  0.707   cpu0_ialu_div_tquotient_9_not0001
                                                       cpu0_ialu_div_N51_1
    SLICE_X33Y70.G3      net (fanout=12)       0.972   cpu0_ialu_div_N51
    SLICE_X33Y70.Y       Tilo                  0.648   cpu0_ialu_div_tquotient_30_not0001
                                                       cpu0_ialu_div_tquotient_6_not00011
    SLICE_X25Y71.CE      net (fanout=1)        2.404   cpu0_ialu_div_tquotient_6_not0001
    SLICE_X25Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<6>
                                                       cpu0_ialu_div_tquotient_6
    -------------------------------------------------  ---------------------------
    Total                                     43.875ns (19.847ns logic, 24.028ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X32Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.266 - 0.242)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X32Y21.BX      net (fanout=2)        0.376   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I
    SLICE_X32Y21.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.318ns logic, 0.376ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X32Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.266 - 0.254)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X32Y20.BY      net (fanout=2)        0.381   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
    SLICE_X32Y20.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.338ns logic, 0.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (SLICE_X46Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_10 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.277 - 0.235)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_10 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<10>
                                                       mcs0/U0/iomodule_0/write_data_10
    SLICE_X46Y9.BY       net (fanout=3)        0.483   mcs0/U0/iomodule_0/write_data<10>
    SLICE_X46Y9.CLK      Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<8>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.347ns logic, 0.483ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   44.428|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4949167597112 paths, 0 nets, and 24590 connections

Design statistics:
   Minimum period:  44.428ns{1}   (Maximum frequency:  22.508MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 00:14:36 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



