name: 'Tiny Tapeout FPGA bitstream'
description: 'This action will generate an ice40up5k FPGA bitstream from your Tiny Tapeout project'
branding:
  color: purple
  icon: check

inputs:
  tools-repo:
    description: 'Override tt-support-tools repository'
    default: 'TinyTapeout/tt-support-tools'
    required: false
    type: string
  tools-ref:
    description: 'Override tt-support-tools branch/tag/commit'
    default: 'main'
    required: false
    type: string
  VERILOG_DEFINES:
    description: 'Additional Verilog preprocessor (global) defines for synthesis phase'
    default: ''
    required: false
    type: string
  YOSYS_ARGS:
    description: 'Additional arguments to Yosys synthesis phase'
    default: ''
    required: false
    type: string

runs:
  using: 'composite'
  steps:
    - name: Checkout tt-support-tools repo
      uses: actions/checkout@v4
      with:
        repository: "${{ inputs.tools-repo }}"
        path: tt
        ref: "${{ inputs.tools-ref }}"

    - name: Setup python
      uses: actions/setup-python@v5
      with:
        python-version: '3.11'
        cache: 'pip' # caching pip dependencies

    - name: Install tt-support-tools dependencies
      shell: bash
      run: pip install -r tt/requirements.txt

    - name: Install Python packages
      if: ${{ hashFiles('test/requirements.txt') != '' }}
      shell: bash
      run: pip install -r test/requirements.txt

    - name: Fetch verilog and build config
      shell: bash
      env:
        VERILOG_DEFINES: ${{ input.VERILOG_DEFINES }}
        YOSYS_ARGS: ${{ input.YOSYS_ARGS }}
      run: |
        python tt/tt_tool.py --create-user-config $FLOW_ARG

    - name: install oss-cad-suite
      uses: YosysHQ/setup-oss-cad-suite@v3
      with:
        python-override: true

    - name: Create the bitstream
      shell: bash
      env:
        VERILOG_DEFINES: ${{ input.VERILOG_DEFINES }}
        YOSYS_ARGS: ${{ input.YOSYS_ARGS }}
      run: |
        python tt/tt_tool.py --create-fpga-bitstream

    - name: Upload the bitstream
      if: always()
      uses: actions/upload-artifact@v4
      with:
        name: fpga_bitstream
        path: |
          build/*
          docs/*
          src/*
          info.yaml
          LICENSE
