# LAB-2: Introduction iverilog gtkwave
## *Part-1:*
Step 1: Navigate to the verilog_files directory.
#### Step 2: Load the design by executing the following command:

     iverilog good_mux.v tb_good_mux.v
     
![WhatsApp Image 2024-10-31 at 11 59 31 PM (4)](https://github.com/user-attachments/assets/840c8973-973a-4cca-b957-2baf359d13fb)

A file called a.out is created

![WhatsApp Image 2024-10-31 at 11 59 31 PM (6)](https://github.com/user-attachments/assets/6364cdf6-f235-4746-9a40-f9f73e8fe27b)

Step 3: Execute using ./a.out, it will dump the vcd file
![WhatsApp Image 2024-10-31 at 11 59 31 PM (7)](https://github.com/user-attachments/assets/222beb82-3c84-4e9f-8113-48651a19360b)
Step 4: load vcd file in simulator gtkwave tb_good_mux.vcd
![WhatsApp Image 2024-10-31 at 11 59 31 PM (8)](https://github.com/user-attachments/assets/1e56f4e6-8276-462f-b47e-e6071db48c62)
Click on tb good mux, inputs and outputs signal will appear drag and drop them and click on Zoom fit.

![WhatsApp Image 2024-10-31 at 11 59 31 PM (9)](https://github.com/user-attachments/assets/5cc97a7b-e6fb-43a2-ba8b-002b21c9f541)

To see the transitions of particular input
![WhatsApp Image 2024-10-31 at 11 59 31 PM (10)](https://github.com/user-attachments/assets/f720b025-c709-435e-b16e-7c206511d527)

## Lab 2: Introduction to iverilog gtkwave part2

![WhatsApp Image 2024-10-31 at 11 59 31 PM (12)](https://github.com/user-attachments/assets/cf625cc2-c8b1-44c9-ac5a-013a508a7cf1)
![WhatsApp Image 2024-10-31 at 11 59 31 PM (11)](https://github.com/user-attachments/assets/cbc67ed6-d2ae-4a1f-8079-322028893af9)

