
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS Linux release 7.9.2009 (Core)' is not supported on 
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
        Version L-2016.06-1_Full64 -- Mon May  5 16:11:25 2025
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../PE_mesh/src/SystemVerilogCSP.sv'
Parsing design file './top_tb.sv'
Parsing design file './top.sv'
Parsing design file '../PE_mesh/src/PE.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/PE.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/depacketizer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/depacketizer.sv, 8
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/split.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/split.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/special_split.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/special_split.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/priority_mux.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/priority_mux.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/copy.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/copy.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/copy4.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/copy4.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/conditional_copy.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/conditional_copy.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/mac.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/mac.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/spike_residue.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/spike_residue.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/two_input_adder.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/two_input_adder.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/merge.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/merge.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/packetizer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/packetizer.sv, 9
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../PE_mesh/src/buffer.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../PE_mesh/src/buffer.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../router_mesh/design/arbiter.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../router_mesh/design/arbiter_merge.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter_merge.sv, 4
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../router_mesh/design/arbiter_merge_4in.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/arbiter_merge_4in.sv, 4
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../router_mesh/design/mesh.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/mesh.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '../router_mesh/design/router.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../router_mesh/design/router.sv, 3
$unit
  Package 'SystemVerilogCSP' already wildcard imported. 
  Ignoring SystemVerilogCSP::*
  See the System Verilog LRM(1800-2005), section 18.1.

Top Level Modules:
       top_tb
TimeScale is 1 ns / 1 fs
Starting vcs inline pass...
11 unique modules to generate
recompiling package SystemVerilogCSP
recompiling module Channel
recompiling module Channel
recompiling module Channel
recompiling module Channel
recompiling module Channel
recompiling module Channel
recompiling module Channel
recompiling module top_tb
recompiling module PE
recompiling module priority_mux
recompiling module copy
recompiling module arbiter_merge
recompiling module arbiter_merge
recompiling module arbiter_merge_4in
recompiling module dummy_dg
recompiling module dummy_db
recompiling module router
18 of 11 modules done
make[1]: Entering directory `/home/viterbi/06/ychiu078/552/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
make[1]: Leaving directory `/home/viterbi/06/ychiu078/552/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
make[1]: Entering directory `/home/viterbi/06/ychiu078/552/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _8888_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libvirsim.so /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/liberrorinf.so /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libsnpsmalloc.so    /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libvcsnew.so /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libsimprofile.so /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys//VCS_2016/L-2016.06-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/viterbi/06/ychiu078/552/EE552_Final_Project/baseline_design/mesh_noc/top_mesh/csrc'
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06-1_Full64; Runtime version L-2016.06-1_Full64;  May  5 16:11 2025
Start simulation!!!
DG top_tb.dg sends data = 000000000000010100000100011001011 @                    0
node           3 receives packet 1a620a000 from PE input at       2.00 ns
DG top_tb.dg sends data = 000000000000010100000100011001111 @    3.00 ns
node           3 sends packet 1a620a000 from PE to East at    4.00 ns
node           3 receives packet 1e620a000 from PE input at       5.00 ns
DG top_tb.dg sends data = 000000000000010100000100011010011 @    6.00 ns
node           3 sends packet 1e620a000 from PE to East at    9.00 ns
node           3 receives packet 19620a000 from PE input at      10.00 ns
node           4 receives packet 18620a000 from West input at    10.00 ns
DG top_tb.dg sends data = 000000000000010100000100011011011 @   11.00 ns
node           3 sends packet 19620a000 from PE to South at   12.00 ns
node           4 sends packet 0005046 from West to PE at   12.00 ns
node           3 receives packet 1b620a000 from PE input at      13.00 ns
DG top_tb.dg sends data = 000001000000010000000000101001011 @   14.00 ns
node           3 sends packet 1b620a000 from PE to East at   15.00 ns
node           4 receives packet 1a620a000 from West input at    15.00 ns
node           3 receives packet 1a5002020 from PE input at      16.00 ns
DG top_tb.dg sends data = 000001000000010000000000101001111 @   17.00 ns
node           4 sends packet 1a620a000 from West to East at   17.00 ns
node           3 sends packet 1a5002020 from PE to East at   20.00 ns
node           3 receives packet 1e5002020 from PE input at      21.00 ns
node           4 receives packet 19620a000 from West input at    21.00 ns
DG top_tb.dg sends data = 000001000000010000000000101010011 @   22.00 ns
node           4 sends packet 19620a000 from West to South at    23.00 ns
node           5 receives packet 18620a000 from West input at    23.00 ns
node           0 receives packet 18620a000 from North input at   24.00 ns
node           3 sends packet 1e5002020 from PE to East at   25.00 ns
node           5 sends packet 0005046 from West to PE at   25.00 ns
node           0 sends packet 0005046 from North to PE at   26.00 ns
node           3 receives packet 195002020 from PE input at      26.00 ns
node           4 receives packet 185002020 from West input at    26.00 ns
DG top_tb.dg sends data = 000001000000010000000000101011011 @   27.00 ns
node           3 sends packet 195002020 from PE to South at   28.00 ns
node           4 sends packet 040400a from West to PE at   28.00 ns
node           3 receives packet 1b5002020 from PE input at      29.00 ns
DG top_tb.dg sends data = 000001010000001100000100111001011 @   30.00 ns
node           3 sends packet 1b5002020 from PE to East at   31.00 ns
node           4 receives packet 1a5002020 from West input at    31.00 ns
node           3 receives packet 1a720c0a0 from PE input at      32.00 ns
DG top_tb.dg sends data = 000001010000001100000100111001111 @   33.00 ns
node           4 sends packet 1a5002020 from West to East at   33.00 ns
node           1 receives packet 18620a000 from North input at   35.00 ns
node           3 sends packet 1a720c0a0 from PE to East at   36.00 ns
node           1 sends packet 0005046 from North to PE at   37.00 ns
node           3 receives packet 1e720c0a0 from PE input at      37.00 ns
node           4 receives packet 195002020 from West input at    37.00 ns
DG top_tb.dg sends data = 000001010000001100000100111010011 @   38.00 ns
node           4 sends packet 195002020 from West to South at    39.00 ns
node           5 receives packet 185002020 from West input at    39.00 ns
node           0 receives packet 185002020 from North input at   40.00 ns
node           3 sends packet 1e720c0a0 from PE to East at   41.00 ns
node           5 sends packet 040400a from West to PE at   41.00 ns
node           0 sends packet 040400a from North to PE at   42.00 ns
node           3 receives packet 19720c0a0 from PE input at      42.00 ns
node           4 receives packet 18720c0a0 from West input at    42.00 ns
DG top_tb.dg sends data = 000001010000001100000100111011011 @   43.00 ns
node           3 sends packet 19720c0a0 from PE to South at   44.00 ns
node           4 sends packet 050304e from West to PE at   44.00 ns
node           3 receives packet 1b720c0a0 from PE input at      45.00 ns
DG top_tb.dg sends data = 000000000000000101000000000001011 @   46.00 ns
node           3 sends packet 1b720c0a0 from PE to East at   47.00 ns
node           4 receives packet 1a720c0a0 from West input at    47.00 ns
node           3 receives packet 1a0028000 from PE input at      48.00 ns
DG top_tb.dg sends data = 000000000000000010001000000001111 @   49.00 ns
node           4 sends packet 1a720c0a0 from West to East at   49.00 ns
node           1 receives packet 185002020 from North input at   51.00 ns
node           3 sends packet 1a0028000 from PE to East at   52.00 ns
node           1 sends packet 040400a from North to PE at   53.00 ns
node           3 receives packet 1e0110000 from PE input at      53.00 ns
node           4 receives packet 19720c0a0 from West input at    53.00 ns
DG top_tb.dg sends data = 000000000000000000000110000010011 @   54.00 ns
node           4 sends packet 19720c0a0 from West to South at    55.00 ns
node           5 receives packet 18720c0a0 from West input at    55.00 ns
node           0 receives packet 18720c0a0 from North input at   56.00 ns
node           3 sends packet 1e0110000 from PE to East at   57.00 ns
node           5 sends packet 050304e from West to PE at   57.00 ns
node           0 sends packet 050304e from North to PE at   58.00 ns
node           3 receives packet 190600000 from PE input at      58.00 ns
node           4 receives packet 180028000 from West input at    58.00 ns
DG top_tb.dg sends data = 000000000000000001000100000011011 @   59.00 ns
node           3 sends packet 190600000 from PE to South at   60.00 ns
node           4 sends packet 0001400 from West to PE at   60.00 ns
node           3 receives packet 1b0220000 from PE input at      61.00 ns
DG top_tb.dg sends data = 000000000000000010100110000101011 @   62.00 ns
node           3 sends packet 1b0220000 from PE to East at   63.00 ns
node           4 receives packet 1a0110000 from West input at    63.00 ns
node           3 receives packet 1a8650000 from PE input at      64.00 ns
DG top_tb.dg sends data = 000000000000000101000101000101111 @   65.00 ns
node           4 sends packet 1a0110000 from West to East at   65.00 ns
node           1 receives packet 18720c0a0 from North input at   67.00 ns
node           3 sends packet 1a8650000 from PE to East at   68.00 ns
node           1 sends packet 050304e from North to PE at   69.00 ns
node           3 receives packet 1e8a28000 from PE input at      69.00 ns
node           4 receives packet 190220000 from West input at    69.00 ns
DG top_tb.dg sends data = 000000000000000100110010000110011 @   70.00 ns
node           4 sends packet 190220000 from West to South at    71.00 ns
node           5 receives packet 180110000 from West input at    71.00 ns
node           0 receives packet 180600000 from North input at   72.00 ns
node           3 sends packet 1e8a28000 from PE to East at   73.00 ns
node           5 sends packet 0000880 from West to PE at   73.00 ns
node           0 sends packet 0000060 from North to PE at   74.00 ns
node           3 receives packet 1984c8000 from PE input at      74.00 ns
node           4 receives packet 188650000 from West input at    74.00 ns
DG top_tb.dg sends data = 000000000000000000101101000111011 @   75.00 ns
node           3 sends packet 1984c8000 from PE to South at   76.00 ns
node           4 sends packet 0000a61 from West to PE at   76.00 ns
node           3 receives packet 1b8b40000 from PE input at      77.00 ns
node           3 sends packet 1b8b40000 from PE to East at   79.00 ns
node           4 receives packet 1a8a28000 from West input at    79.00 ns
node           4 sends packet 1a8a28000 from West to East at   81.00 ns
node           1 receives packet 180220000 from North input at   83.00 ns
node           1 sends packet 0000440 from North to PE at   85.00 ns
node           4 receives packet 198b40000 from West input at    85.00 ns
node           4 sends packet 198b40000 from West to South at    87.00 ns
node           5 receives packet 188a28000 from West input at    87.00 ns
node           0 receives packet 1884c8000 from North input at   88.00 ns
node           5 sends packet 0001451 from West to PE at   89.00 ns
node           4 receives packet 1b0000200 from PE input at      89.00 ns
node           0 sends packet 0001321 from North to PE at   90.00 ns
node           4 sends packet 1b0000200 from PE to East at   91.00 ns
node           5 receives packet 190000200 from West input at    97.00 ns
node           5 sends packet 190000200 from West to South at    99.00 ns
node           1 receives packet 188b40000 from North input at   99.00 ns
node           1 sends packet 00002d1 from North to PE at  101.00 ns
node           5 receives packet 190400a00 from PE input at     102.00 ns
node           0 receives packet 1e0200100 from PE input at     103.00 ns
node           5 sends packet 190400a00 from PE to South at  104.00 ns
node           0 sends packet 1e0200100 from PE to East at  105.00 ns
node           4 receives packet 1b8800a00 from PE input at     107.00 ns
node           4 sends packet 1b8800a00 from PE to East at  109.00 ns
node           1 receives packet 1a0200100 from West input at   111.00 ns
node           2 receives packet 180000200 from North input at  111.00 ns
node           1 sends packet 1a0200100 from West to East at  113.00 ns
node           2 sends packet 0040000 from North to PE at  113.00 ns
node           1 receives packet 1a0600900 from PE input at     114.00 ns
node           5 receives packet 198800a00 from West input at   115.00 ns
node           1 sends packet 1a0600900 from PE to East at  116.00 ns
node           2 receives packet 180400a00 from North input at  116.00 ns
node           5 sends packet 198800a00 from West to South at   117.00 ns
node           2 sends packet 0050020 from North to PE at  118.00 ns
node           2 receives packet 180200100 from West input at   119.00 ns
node           5 receives packet 198c00400 from PE input at     120.00 ns
node           2 sends packet 0080040 from West to PE at  121.00 ns
node           0 receives packet 1e8a00c00 from PE input at     121.00 ns
node           5 sends packet 198c00400 from PE to South at  122.00 ns
node           2 receives packet 180600900 from West input at   122.00 ns
node           0 sends packet 1e8a00c00 from PE to East at  123.00 ns
node           2 sends packet 0090060 from West to PE at  126.00 ns
DB top_tb.db_content receives output data = 000000000000001000000000000000000 @ 127.00 ns
Timestep = 0, OutSpike = 0, PE Node = 0, Residue =      4
node           1 receives packet 1a8a00c00 from West input at   129.00 ns
node           2 receives packet 188800a00 from North input at  129.00 ns
node           1 sends packet 1a8a00c00 from West to East at  131.00 ns
node           2 sends packet 0050011 from North to PE at  131.00 ns
node           1 receives packet 1a8e00600 from PE input at     132.00 ns
DB top_tb.db_content receives output data = 000000000000001010000000000100000 @ 132.00 ns
Timestep = 0, OutSpike = 0, PE Node = 1, Residue =      5
node           1 sends packet 1a8e00600 from PE to East at  134.00 ns
node           2 receives packet 188c00400 from North input at  134.00 ns
DB top_tb.db_content receives output data = 000000000000010000000000001000000 @ 135.00 ns
Timestep = 0, OutSpike = 0, PE Node = 2, Residue =      8
node           2 sends packet 0020031 from North to PE at  136.00 ns
node           2 receives packet 188a00c00 from West input at   137.00 ns
node           2 sends packet 0030051 from West to PE at  139.00 ns
node           2 receives packet 188e00600 from West input at   140.00 ns
DB top_tb.db_content receives output data = 000000000000010010000000001100000 @ 140.00 ns
Timestep = 0, OutSpike = 0, PE Node = 3, Residue =      9
node           2 sends packet 0060071 from West to PE at  144.00 ns
DB top_tb.db_content receives output data = 000000000000001010000000000010001 @ 145.00 ns
Timestep = 1, OutSpike = 1, PE Node = 0, Residue =      5
DB top_tb.db_content receives output data = 000000000000000100000000000110001 @ 150.00 ns
Timestep = 1, OutSpike = 1, PE Node = 1, Residue =      2
DB top_tb.db_content receives output data = 000000000000000110000000001010001 @ 153.00 ns
Timestep = 1, OutSpike = 1, PE Node = 2, Residue =      3
DB top_tb.db_content receives output data = 000000000000001100000000001110001 @ 158.00 ns
Timestep = 1, OutSpike = 1, PE Node = 3, Residue =      6
###Deadlock Detected on top_tb.top.mesh.N2S[8] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.N2S[7] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.N2S[6] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[5] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[4] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[3] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[2] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[1] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.S2N[0] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[7] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[6] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[5] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[3] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[2] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.E2W[1] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.W2E[4] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.W2E[0] @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[0].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[1].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.Eo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[0].gen_col[2].router_node.So_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.W2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.So_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.So_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[0].router_node.PEo_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PE2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.So_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.So_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[1].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.W2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.W2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.E2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.N2S @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.N2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.S2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.S2PE @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2E @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2W @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PE2N @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.Wo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.Eo_arb.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb0_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb0.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.No_arb.arb2.winner @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PEo_arb.arb1_out @    0.00 ns
###Deadlock Detected on top_tb.top.mesh.gen_row[1].gen_col[2].router_node.PEo_arb.arb1.winner @    0.00 ns
###Deadlock Detected on top_tb.top.PEi[2] @    0.00 ns
$finish called from file "./top_tb.sv", line 117.
$finish at simulation time  250.00 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 250000000 fs
CPU Time:      0.330 seconds;       Data structure size:   1.3Mb
Mon May  5 16:11:27 2025
CPU time: .850 seconds to compile + .557 seconds to elab + .400 seconds to link + .592 seconds in simulation
