$date
	Mon Nov 16 18:01:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! FF_out [3:0] $end
$var wire 4 " accu [3:0] $end
$var wire 1 # c_flag $end
$var wire 4 $ data_bus [3:0] $end
$var wire 4 % oprnd [3:0] $end
$var wire 1 & z_flag $end
$var wire 8 ' program_byte [7:0] $end
$var wire 1 ( phase $end
$var wire 4 ) instr [3:0] $end
$var wire 12 * address_RAM [11:0] $end
$var wire 12 + PC [11:0] $end
$var reg 1 , clock $end
$var reg 4 - pushbuttons [3:0] $end
$var reg 1 . reset $end
$var integer 32 / nota [31:0] $end
$scope module uPmodule $end
$var wire 4 0 FF_out [3:0] $end
$var wire 4 1 accu [3:0] $end
$var wire 1 # c_flag $end
$var wire 1 , clock $end
$var wire 4 2 data_bus [3:0] $end
$var wire 4 3 oprnd [3:0] $end
$var wire 4 4 pushbuttons [3:0] $end
$var wire 1 . reset $end
$var wire 1 & z_flag $end
$var wire 8 5 program_byte [7:0] $end
$var wire 1 ( phase $end
$var wire 1 6 opernd $end
$var wire 4 7 instr [3:0] $end
$var wire 7 8 inDecode [6:0] $end
$var wire 13 9 controlSignals [12:0] $end
$var wire 12 : address_RAM [11:0] $end
$var wire 12 ; PC [11:0] $end
$scope module control $end
$var wire 1 , clk $end
$var wire 1 < enableCounter $end
$var wire 1 = enableFetch $end
$var wire 1 > load $end
$var wire 1 . reset $end
$var wire 12 ? valueLoad [11:0] $end
$var wire 12 @ valueCounter [11:0] $end
$var wire 8 A programByte [7:0] $end
$var wire 4 B operand [3:0] $end
$var wire 4 C instr [3:0] $end
$scope module fetch $end
$var wire 1 , clk $end
$var wire 1 = enabled $end
$var wire 1 . reset $end
$var wire 8 D D [7:0] $end
$var reg 4 E instr [3:0] $end
$var reg 4 F operand [3:0] $end
$upscope $end
$scope module programCounter $end
$var wire 1 , clk $end
$var wire 1 < enable $end
$var wire 1 > load $end
$var wire 1 . reset $end
$var wire 12 G valueLoad [11:0] $end
$var reg 12 H out [11:0] $end
$upscope $end
$scope module rom $end
$var wire 12 I address [11:0] $end
$var wire 8 J data [7:0] $end
$upscope $end
$upscope $end
$scope module decode $end
$var wire 7 K address [6:0] $end
$var reg 13 L value [12:0] $end
$upscope $end
$scope module fase $end
$var wire 1 , clk $end
$var wire 1 M enable $end
$var wire 1 . reset $end
$var wire 1 ( q $end
$scope module FF $end
$var wire 1 , clk $end
$var wire 1 N d $end
$var wire 1 M enable $end
$var wire 1 . reset $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xN
1M
bx L
bxzzx K
bx J
bx I
bx H
b0xxxxxxxxx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
b0xxxxxxxxx ?
x>
x=
x<
bx ;
b0xxxxxxxxx :
bx 9
bxzzx 8
bx 7
x6
bx 5
b110 4
bz 3
bz 2
bz 1
bz 0
b0 /
0.
b110 -
0,
bx +
b0xxxxxxxxx *
bx )
x(
bx '
z&
bz %
bz $
z#
bz "
bz !
$end
#2
1<
0>
b0xxxxxxxx *
b0xxxxxxxx :
b0xxxxxxxx ?
b0xxxxxxxx G
06
b1000000001000 9
b1000000001000 L
b0 B
b0 F
b0 )
b0 7
b0 C
b0 E
b0 +
b0 ;
b0 @
b0 H
b0 I
1N
1=
b0zz0 8
b0zz0 K
0(
1.
#3
0.
#5
0<
0>
b0xxxxxxxxx *
b0xxxxxxxxx :
b0xxxxxxxxx ?
b0xxxxxxxxx G
x6
b0 9
b0 L
bx B
bx F
bx )
bx 7
bx C
bx E
b0xxxxxxxxx +
b0xxxxxxxxx ;
b0xxxxxxxxx @
b0xxxxxxxxx H
b0xxxxxxxxx I
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#10
0,
#15
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#20
0,
#25
0<
b0 9
b0 L
bx +
bx ;
bx @
bx H
bx I
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#30
0,
#35
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#40
0,
#45
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#50
0,
#55
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#60
0,
#65
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#70
0,
#75
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#80
0,
#85
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#90
0,
#95
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#100
0,
#105
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#110
0,
#115
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#120
0,
#125
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#130
0,
#135
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#140
0,
#145
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#150
0,
#155
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#160
0,
#165
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#170
0,
#175
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#180
0,
#185
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#190
0,
#195
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#200
0,
#205
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#210
0,
#215
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#220
0,
#225
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#230
0,
#235
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#240
0,
#245
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#250
0,
#255
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#260
0,
#265
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#270
0,
#275
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#280
0,
#285
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#290
0,
#295
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#300
0,
#305
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#310
0,
#315
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#320
0,
#325
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#330
0,
#335
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#340
0,
#345
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#350
0,
#355
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#360
0,
#365
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#370
0,
#375
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#380
0,
#385
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#390
0,
#395
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#400
0,
#405
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#410
0,
#415
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#420
0,
#425
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#430
0,
#435
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#440
0,
#445
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#450
0,
#455
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#460
0,
#465
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#470
0,
#475
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#480
0,
#485
0<
b0 9
b0 L
0N
0=
bxzz1 8
bxzz1 K
1(
1,
#490
0,
#495
1<
b1000000001000 9
b1000000001000 L
1N
1=
bxzz0 8
bxzz0 K
0(
1,
#500
0,
