# UART_Verification_using_UVM
â€¢	Performed verification with multiple test scenarios such as write/read operations, fill full FIFO, bad parity injection, baud rate configuration in directed and random tests on QuestaSim.
## ðŸš€ Features

- **Testbench Environment**: Built using UVM to verify UART functionality, including edge cases.
- **Coverage**: Functional coverage to ensure all possible UART states and transitions are exercised.
- **Simulation**: Run on QuestaSim with detailed logs and waveform analysis.

---

## ðŸ“¡ UART Frame Structure (8N1 with Optional Parity)

A UART frame consists of:

- **Start Bit** â€“ Always `0` (low), indicating the beginning of a frame  
- **8 Data Bits** â€“ Transmitted LSB (least significant bit) first  
- **Optional Parity Bit** â€“ May be included for error checking  
- **Stop Bit** â€“ Always `1` (high), indicating the end of a frame  

---

## ðŸ§© UART Frame Illustration

```text
Clock Signal -->
clk:   _/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_/â€¾\_

Bit Periods -->
+---+----+----+----+----+----+----+----+----+--------+---+
| 0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Parity | 1 |
+---+----+----+----+----+----+----+----+----+--------+---+
  ^    ^    ^    ^    ^    ^    ^    ^    ^      ^      ^
 Start  D0   D1   D2   D3   D4   D5   D6   D7   Parity  Stop
 Bit                                                Bit
