100-days-RTL-Design-Challenge
100 RTL Challenge ğŸš€ğŸ›ï¸ Designing and verifying RTL modules daily for 100 days! ğŸ¯ ğŸ“‚ Includes: Verilog,testbenches, and synthesis results. âš™ï¸ Tools: Cadence,Xilinx Vivado. ğŸ’¡ Goal: Master RTL design! ğŸ†
