<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2076.305 ; gain = 56.027 ; free physical = 986 ; free virtual = 2979&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             matrix_mul3&#xA;Solution:            solution1&#xA;Device target:       xc7z010clg400-1&#xA;Report date:         Tue Oct 02 17:30:52 CEST 2018&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           11&#xA;LUT:             34&#xA;FF:              28&#xA;DSP:              1&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    8.000&#xA;CP achieved post-synthesis:    2.994&#xA;CP achieved post-implementation:    3.884&#xA;Timing met" projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:52.337+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:46.211+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 113be9f40&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.012 ; gain = 0.973 ; free physical = 120 ; free virtual = 2162&#xA;Post Restoration Checksum: NetGraph: b1df9612 NumContArr: 61df092e Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 113be9f40&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.012 ; gain = 0.973 ; free physical = 120 ; free virtual = 2162&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 113be9f40&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2033.012 ; gain = 15.973 ; free physical = 129 ; free virtual = 2147&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 113be9f40&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2033.012 ; gain = 15.973 ; free physical = 129 ; free virtual = 2147&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: dc9116e7&#xA;&#xA;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.012 ; gain = 18.973 ; free physical = 127 ; free virtual = 2146" projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:41.430+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.642+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.625+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.616+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.602+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.593+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.580+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.575+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.570+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.564+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.546+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.540+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.507+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.492+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.483+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.444+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.437+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.429+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:30:31.424+0200" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:29:00.564+0200" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:28:11.063+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_260_reg' and it is trimmed from '5' to '4' bits. [/home/olafur/Documents/Embedded_systems/Assignment_1/-EmbeddedRealTimeSystems-/matrix_mul3/solution1/impl/vhdl/matrixmul.vhd:247]&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1624.188 ; gain = 444.117 ; free physical = 259 ; free virtual = 3284&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;|matrixmul_mac_mulbkb_DSP48_0 | C+A*B       | 8      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xA;&#xA;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xA;---------------------------------------------------------------------------------&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1631.188 ; gain = 451.117 ; free physical = 121 ; free virtual = 3120&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1642.203 ; gain = 462.133 ; free physical = 134 ; free virtual = 3117&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------+------+&#xA;|      |Cell      |Count |&#xA;+------+----------+------+&#xA;|1     |DSP48E1_1 |     1|&#xA;|2     |LUT2      |     7|&#xA;|3     |LUT3      |    10|&#xA;|4     |LUT4      |    10|&#xA;|5     |LUT5      |     6|&#xA;|6     |LUT6      |     7|&#xA;|7     |FDRE      |    27|&#xA;|8     |FDSE      |     1|&#xA;+------+----------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+-----------------------------------+-----------------------------+------+&#xA;|      |Instance                           |Module                       |Cells |&#xA;+------+-----------------------------------+-----------------------------+------+&#xA;|1     |top                                |                             |    69|&#xA;|2     |  matrixmul_mac_mulbkb_U1          |matrixmul_mac_mulbkb         |     3|&#xA;|3     |    matrixmul_mac_mulbkb_DSP48_0_U |matrixmul_mac_mulbkb_DSP48_0 |     3|&#xA;+------+-----------------------------------+-----------------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.219 ; gain = 471.148 ; free physical = 132 ; free virtual = 3114&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1651.219 ; gain = 153.531 ; free physical = 200 ; free virtual = 3182&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1651.227 ; gain = 471.148 ; free physical = 204 ; free virtual = 3186" projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:28:11.056+0200" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;DSP Report: Generating DSP p, operation Mode is: C+A*B.&#xA;DSP Report: operator p is absorbed into DSP p.&#xA;DSP Report: operator m is absorbed into DSP p." projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:27:58.248+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="matrix_mul3" solutionName="solution1" date="2018-10-02T17:27:28.238+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
