// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_process_ibh_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_udp2ibFifo_V_data_dout,
        rx_udp2ibFifo_V_data_empty_n,
        rx_udp2ibFifo_V_data_read,
        rx_udp2ibFifo_V_keep_dout,
        rx_udp2ibFifo_V_keep_empty_n,
        rx_udp2ibFifo_V_keep_read,
        rx_udp2ibFifo_V_last_dout,
        rx_udp2ibFifo_V_last_empty_n,
        rx_udp2ibFifo_V_last_read,
        rx_ibh2shiftFifo_V_d_din,
        rx_ibh2shiftFifo_V_d_full_n,
        rx_ibh2shiftFifo_V_d_write,
        rx_ibh2shiftFifo_V_k_din,
        rx_ibh2shiftFifo_V_k_full_n,
        rx_ibh2shiftFifo_V_k_write,
        rx_ibh2shiftFifo_V_l_din,
        rx_ibh2shiftFifo_V_l_full_n,
        rx_ibh2shiftFifo_V_l_write,
        rx_ibh2fsm_MetaFifo_s_9_din,
        rx_ibh2fsm_MetaFifo_s_9_full_n,
        rx_ibh2fsm_MetaFifo_s_9_write,
        rx_ibh2exh_MetaFifo_s_10_din,
        rx_ibh2exh_MetaFifo_s_10_full_n,
        rx_ibh2exh_MetaFifo_s_10_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] rx_udp2ibFifo_V_data_dout;
input   rx_udp2ibFifo_V_data_empty_n;
output   rx_udp2ibFifo_V_data_read;
input  [63:0] rx_udp2ibFifo_V_keep_dout;
input   rx_udp2ibFifo_V_keep_empty_n;
output   rx_udp2ibFifo_V_keep_read;
input  [0:0] rx_udp2ibFifo_V_last_dout;
input   rx_udp2ibFifo_V_last_empty_n;
output   rx_udp2ibFifo_V_last_read;
output  [511:0] rx_ibh2shiftFifo_V_d_din;
input   rx_ibh2shiftFifo_V_d_full_n;
output   rx_ibh2shiftFifo_V_d_write;
output  [63:0] rx_ibh2shiftFifo_V_k_din;
input   rx_ibh2shiftFifo_V_k_full_n;
output   rx_ibh2shiftFifo_V_k_write;
output  [0:0] rx_ibh2shiftFifo_V_l_din;
input   rx_ibh2shiftFifo_V_l_full_n;
output   rx_ibh2shiftFifo_V_l_write;
output  [91:0] rx_ibh2fsm_MetaFifo_s_9_din;
input   rx_ibh2fsm_MetaFifo_s_9_full_n;
output   rx_ibh2fsm_MetaFifo_s_9_write;
output  [4:0] rx_ibh2exh_MetaFifo_s_10_din;
input   rx_ibh2exh_MetaFifo_s_10_full_n;
output   rx_ibh2exh_MetaFifo_s_10_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_udp2ibFifo_V_data_read;
reg rx_udp2ibFifo_V_keep_read;
reg rx_udp2ibFifo_V_last_read;
reg rx_ibh2shiftFifo_V_d_write;
reg rx_ibh2shiftFifo_V_k_write;
reg rx_ibh2shiftFifo_V_l_write;
reg rx_ibh2fsm_MetaFifo_s_9_write;
reg rx_ibh2exh_MetaFifo_s_10_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op5;
wire   [0:0] tmp_nbreadreq_fu_112_p5;
reg    ap_block_state1_pp0_stage0_iter0;
wire    io_acc_block_signal_op56;
reg   [0:0] tmp_reg_491;
reg   [0:0] or_ln75_reg_513;
reg    ap_predicate_op56_write_state2;
reg   [0:0] metaWritten_load_reg_517;
reg    ap_predicate_op67_write_state2;
reg    ap_predicate_op68_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] bth_ready;
reg   [15:0] bth_idx;
reg   [95:0] bth_header_V;
reg   [0:0] metaWritten;
reg    rx_udp2ibFifo_V_data_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_udp2ibFifo_V_keep_blk_n;
reg    rx_udp2ibFifo_V_last_blk_n;
reg    rx_ibh2shiftFifo_V_d_blk_n;
reg    rx_ibh2shiftFifo_V_k_blk_n;
reg    rx_ibh2shiftFifo_V_l_blk_n;
reg    rx_ibh2fsm_MetaFifo_s_9_blk_n;
reg    rx_ibh2exh_MetaFifo_s_10_blk_n;
reg   [511:0] tmp_data_V_reg_495;
reg   [63:0] tmp_keep_V_reg_500;
reg   [0:0] tmp_last_V_reg_505;
wire   [0:0] or_ln75_fu_335_p2;
wire   [0:0] metaWritten_load_load_fu_341_p1;
wire   [0:0] or_ln90_fu_365_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_phi_mux_phi_ln75_phi_fu_164_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_phi_ln75_reg_161;
wire   [0:0] bth_ready_load_load_fu_207_p1;
wire   [15:0] add_ln69_fu_328_p2;
reg   [0:0] ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170;
reg   [0:0] ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_181;
wire   [0:0] and_ln90_fu_351_p2;
wire   [15:0] select_ln90_fu_357_p3;
wire   [95:0] p_Result_s_fu_316_p2;
wire   [0:0] xor_ln90_fu_345_p2;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] tmp_17_fu_393_p1;
wire   [24:0] Lo_assign_fu_216_p3;
wire   [0:0] trunc_ln414_fu_238_p1;
wire   [0:0] icmp_ln414_fu_232_p2;
wire   [95:0] st3_fu_242_p3;
wire   [95:0] tmp_V_fu_224_p1;
wire   [95:0] select_ln414_fu_250_p3;
reg   [95:0] tmp_16_fu_258_p4;
wire   [95:0] select_ln414_2_fu_276_p3;
wire   [95:0] select_ln414_3_fu_284_p3;
wire   [95:0] and_ln414_fu_292_p2;
wire   [95:0] xor_ln414_fu_298_p2;
wire   [95:0] select_ln414_1_fu_268_p3;
wire   [95:0] and_ln414_1_fu_304_p2;
wire   [95:0] and_ln414_2_fu_310_p2;
wire   [7:0] p_Result_126_2_i_i_1_fu_458_p4;
wire   [7:0] p_Result_126_1_i_i_1_fu_448_p4;
wire   [7:0] p_Result_126_i_i_fu_438_p4;
wire   [7:0] p_Result_126_2_i_i_fu_428_p4;
wire   [7:0] p_Result_126_1_i_i_fu_418_p4;
wire   [7:0] p_Result_126_i_i_i_fu_408_p4;
wire   [15:0] tmp_partition_key_V_fu_398_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_124;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 bth_ready = 1'd0;
#0 bth_idx = 16'd0;
#0 bth_header_V = 96'd0;
#0 metaWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((bth_ready_load_load_fu_207_p1 == 1'd0) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bth_header_V <= p_Result_s_fu_316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bth_idx <= select_ln90_fu_357_p3;
        bth_ready <= and_ln90_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln90_fu_365_p2 == 1'd1) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten <= xor_ln90_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_112_p5 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_load_reg_517 <= metaWritten;
        or_ln75_reg_513 <= or_ln75_fu_335_p2;
        tmp_data_V_reg_495 <= rx_udp2ibFifo_V_data_dout;
        tmp_keep_V_reg_500 <= rx_udp2ibFifo_V_keep_dout;
        tmp_last_V_reg_505 <= rx_udp2ibFifo_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_491 <= tmp_nbreadreq_fu_112_p5;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((metaWritten_load_load_fu_341_p1 == 1'd0) & (or_ln75_fu_335_p2 == 1'd1) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6 = 1'd1;
    end else if ((((metaWritten_load_load_fu_341_p1 == 1'd1) & (or_ln75_fu_335_p2 == 1'd1) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((or_ln75_fu_335_p2 == 1'd0) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6 = ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_181;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((bth_ready_load_load_fu_207_p1 == 1'd0)) begin
            ap_phi_mux_phi_ln75_phi_fu_164_p4 = add_ln69_fu_328_p2;
        end else if ((bth_ready_load_load_fu_207_p1 == 1'd1)) begin
            ap_phi_mux_phi_ln75_phi_fu_164_p4 = bth_idx;
        end else begin
            ap_phi_mux_phi_ln75_phi_fu_164_p4 = ap_phi_reg_pp0_iter0_phi_ln75_reg_161;
        end
    end else begin
        ap_phi_mux_phi_ln75_phi_fu_164_p4 = ap_phi_reg_pp0_iter0_phi_ln75_reg_161;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_124)) begin
        if ((bth_ready_load_load_fu_207_p1 == 1'd0)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4 = 1'd1;
        end else if ((bth_ready_load_load_fu_207_p1 == 1'd1)) begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4 = 1'd0;
        end else begin
            ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170;
        end
    end else begin
        ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4 = ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_s_10_blk_n = rx_ibh2exh_MetaFifo_s_10_full_n;
    end else begin
        rx_ibh2exh_MetaFifo_s_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op68_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2exh_MetaFifo_s_10_write = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_s_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2fsm_MetaFifo_s_9_blk_n = rx_ibh2fsm_MetaFifo_s_9_full_n;
    end else begin
        rx_ibh2fsm_MetaFifo_s_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op67_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2fsm_MetaFifo_s_9_write = 1'b1;
    end else begin
        rx_ibh2fsm_MetaFifo_s_9_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2shiftFifo_V_d_blk_n = rx_ibh2shiftFifo_V_d_full_n;
    end else begin
        rx_ibh2shiftFifo_V_d_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2shiftFifo_V_d_write = 1'b1;
    end else begin
        rx_ibh2shiftFifo_V_d_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2shiftFifo_V_k_blk_n = rx_ibh2shiftFifo_V_k_full_n;
    end else begin
        rx_ibh2shiftFifo_V_k_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2shiftFifo_V_k_write = 1'b1;
    end else begin
        rx_ibh2shiftFifo_V_k_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2shiftFifo_V_l_blk_n = rx_ibh2shiftFifo_V_l_full_n;
    end else begin
        rx_ibh2shiftFifo_V_l_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2shiftFifo_V_l_write = 1'b1;
    end else begin
        rx_ibh2shiftFifo_V_l_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2ibFifo_V_data_blk_n = rx_udp2ibFifo_V_data_empty_n;
    end else begin
        rx_udp2ibFifo_V_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2ibFifo_V_data_read = 1'b1;
    end else begin
        rx_udp2ibFifo_V_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2ibFifo_V_keep_blk_n = rx_udp2ibFifo_V_keep_empty_n;
    end else begin
        rx_udp2ibFifo_V_keep_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2ibFifo_V_keep_read = 1'b1;
    end else begin
        rx_udp2ibFifo_V_keep_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2ibFifo_V_last_blk_n = rx_udp2ibFifo_V_last_empty_n;
    end else begin
        rx_udp2ibFifo_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2ibFifo_V_last_read = 1'b1;
    end else begin
        rx_udp2ibFifo_V_last_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_216_p3 = {{bth_idx}, {9'd0}};

assign add_ln69_fu_328_p2 = (16'd1 + bth_idx);

assign and_ln414_1_fu_304_p2 = (xor_ln414_fu_298_p2 & bth_header_V);

assign and_ln414_2_fu_310_p2 = (select_ln414_1_fu_268_p3 & and_ln414_fu_292_p2);

assign and_ln414_fu_292_p2 = (select_ln414_3_fu_284_p3 & select_ln414_2_fu_276_p3);

assign and_ln90_fu_351_p2 = (xor_ln90_fu_345_p2 & or_ln75_fu_335_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_112_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_ibh2exh_MetaFifo_s_10_full_n == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((rx_ibh2fsm_MetaFifo_s_9_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((io_acc_block_signal_op56 == 1'b0) & (ap_predicate_op56_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_112_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_ibh2exh_MetaFifo_s_10_full_n == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((rx_ibh2fsm_MetaFifo_s_9_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((io_acc_block_signal_op56 == 1'b0) & (ap_predicate_op56_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_112_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_ibh2exh_MetaFifo_s_10_full_n == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((rx_ibh2fsm_MetaFifo_s_9_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((io_acc_block_signal_op56 == 1'b0) & (ap_predicate_op56_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_112_p5 == 1'd1) & (io_acc_block_signal_op5 == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rx_ibh2exh_MetaFifo_s_10_full_n == 1'b0) & (ap_predicate_op68_write_state2 == 1'b1)) | ((rx_ibh2fsm_MetaFifo_s_9_full_n == 1'b0) & (ap_predicate_op67_write_state2 == 1'b1)) | ((io_acc_block_signal_op56 == 1'b0) & (ap_predicate_op56_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_124 = ((tmp_nbreadreq_fu_112_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_181 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln75_reg_161 = 'bx;

assign ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170 = 'bx;

always @ (*) begin
    ap_predicate_op56_write_state2 = ((or_ln75_reg_513 == 1'd1) & (tmp_reg_491 == 1'd1));
end

always @ (*) begin
    ap_predicate_op67_write_state2 = ((metaWritten_load_reg_517 == 1'd0) & (or_ln75_reg_513 == 1'd1) & (tmp_reg_491 == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_write_state2 = ((metaWritten_load_reg_517 == 1'd0) & (or_ln75_reg_513 == 1'd1) & (tmp_reg_491 == 1'd1));
end

assign bth_ready_load_load_fu_207_p1 = bth_ready;

assign icmp_ln414_fu_232_p2 = ((Lo_assign_fu_216_p3 > 25'd95) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op5 = (rx_udp2ibFifo_V_last_empty_n & rx_udp2ibFifo_V_keep_empty_n & rx_udp2ibFifo_V_data_empty_n);

assign io_acc_block_signal_op56 = (rx_ibh2shiftFifo_V_l_full_n & rx_ibh2shiftFifo_V_k_full_n & rx_ibh2shiftFifo_V_d_full_n);

assign metaWritten_load_load_fu_341_p1 = metaWritten;

assign or_ln75_fu_335_p2 = (bth_ready | ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4);

assign or_ln90_fu_365_p2 = (rx_udp2ibFifo_V_last_dout | ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6);

assign p_Result_126_1_i_i_1_fu_448_p4 = {{bth_header_V[87:80]}};

assign p_Result_126_1_i_i_fu_418_p4 = {{bth_header_V[55:48]}};

assign p_Result_126_2_i_i_1_fu_458_p4 = {{bth_header_V[79:72]}};

assign p_Result_126_2_i_i_fu_428_p4 = {{bth_header_V[47:40]}};

assign p_Result_126_i_i_fu_438_p4 = {{bth_header_V[95:88]}};

assign p_Result_126_i_i_i_fu_408_p4 = {{bth_header_V[63:56]}};

assign p_Result_s_fu_316_p2 = (and_ln414_2_fu_310_p2 | and_ln414_1_fu_304_p2);

assign rx_ibh2exh_MetaFifo_s_10_din = tmp_17_fu_393_p1;

assign rx_ibh2fsm_MetaFifo_s_9_din = {{{{{{{{{{{{{{{{23'd3}, {p_Result_126_2_i_i_1_fu_458_p4}}}, {p_Result_126_1_i_i_1_fu_448_p4}}}, {p_Result_126_i_i_fu_438_p4}}}, {p_Result_126_2_i_i_fu_428_p4}}}, {p_Result_126_1_i_i_fu_418_p4}}}, {p_Result_126_i_i_i_fu_408_p4}}}, {tmp_partition_key_V_fu_398_p4}}}, {tmp_17_fu_393_p1}};

assign rx_ibh2shiftFifo_V_d_din = tmp_data_V_reg_495;

assign rx_ibh2shiftFifo_V_k_din = tmp_keep_V_reg_500;

assign rx_ibh2shiftFifo_V_l_din = tmp_last_V_reg_505;

assign select_ln414_1_fu_268_p3 = ((icmp_ln414_fu_232_p2[0:0] === 1'b1) ? tmp_16_fu_258_p4 : tmp_V_fu_224_p1);

assign select_ln414_2_fu_276_p3 = ((icmp_ln414_fu_232_p2[0:0] === 1'b1) ? 96'd39614081257132168796771975168 : 96'd79228162514264337593543950335);

assign select_ln414_3_fu_284_p3 = ((icmp_ln414_fu_232_p2[0:0] === 1'b1) ? 96'd1 : 96'd79228162514264337593543950335);

assign select_ln414_fu_250_p3 = ((icmp_ln414_fu_232_p2[0:0] === 1'b1) ? st3_fu_242_p3 : tmp_V_fu_224_p1);

assign select_ln90_fu_357_p3 = ((rx_udp2ibFifo_V_last_dout[0:0] === 1'b1) ? 16'd0 : ap_phi_mux_phi_ln75_phi_fu_164_p4);

assign st3_fu_242_p3 = {{trunc_ln414_fu_238_p1}, {95'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_250_p3) begin
    for (ap_tvar_int_0 = 96 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 95 - 0) begin
            tmp_16_fu_258_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_16_fu_258_p4[ap_tvar_int_0] = select_ln414_fu_250_p3[95 - ap_tvar_int_0];
        end
    end
end

assign tmp_17_fu_393_p1 = bth_header_V[4:0];

assign tmp_V_fu_224_p1 = rx_udp2ibFifo_V_data_dout[95:0];

assign tmp_nbreadreq_fu_112_p5 = (rx_udp2ibFifo_V_last_empty_n & rx_udp2ibFifo_V_keep_empty_n & rx_udp2ibFifo_V_data_empty_n);

assign tmp_partition_key_V_fu_398_p4 = {{bth_header_V[31:16]}};

assign trunc_ln414_fu_238_p1 = rx_udp2ibFifo_V_data_dout[0:0];

assign xor_ln414_fu_298_p2 = (96'd79228162514264337593543950335 ^ and_ln414_fu_292_p2);

assign xor_ln90_fu_345_p2 = (rx_udp2ibFifo_V_last_dout ^ 1'd1);

endmodule //rx_process_ibh_512_s
