timestamp=1749607659136

[~A]
LastVerilogToplevel=MUX_2x1_4bits_TB
ModifyID=1
Version=74
design.sv_testbench.sv=0*585*1287

[~MFT]
0=5|0work.mgf|1287|0
1=3|1work.mgf|1433|0
3=6|3work.mgf|2179|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92164f5a7ed697c3441af839ef9252c4a2cd

[MUX_2x1_4bits]
A/MUX_2x1_4bits=22|../design.sv|2|1*390
BinL64/MUX_2x1_4bits=3*174
R=../design.sv|2
SLP=3*607
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|e6071116135b33264a58953d43b31910311679ccc24cd778ad82463e7bea148609cb10adda3e004adaae1fca0998aad5

[MUX_2x1_4bits_TB]
A/MUX_2x1_4bits_TB=22|../testbench.sv|2|1*1433
BinL64/MUX_2x1_4bits_TB=3*805
R=../testbench.sv|2
SLP=3*2179
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|e6071116135b33264a58953d43b319107c7740e9550fa3eb032a7bc67b1ba8aa6efe3d895844916f615c2bd5a6282143

[~U]
$root=12|0*0|
MUX_2x1_4bits=12|0*182|
MUX_2x1_4bits_TB=12|0*404||0x10
