[info] welcome to sbt 1.9.7 (Oracle Corporation Java 1.8.0_301)
[info] loading global plugins from C:\Users\SWQ2003\.sbt\1.0\plugins
[info] loading settings for project chisel-chip-build-build-build from metals.sbt ...
[info] loading project definition from C:\Users\SWQ2003\Desktop\CPU-code\Chisel-Chip\project\project\project
[info] loading settings for project chisel-chip-build-build from metals.sbt ...
[info] loading project definition from C:\Users\SWQ2003\Desktop\CPU-code\Chisel-Chip\project\project
[success] Generated .bloop\chisel-chip-build-build.json
[success] Total time: 3 s, completed 2025-3-27 20:42:46
[info] loading settings for project chisel-chip-build from metals.sbt,plugins.sbt ...
[info] loading project definition from C:\Users\SWQ2003\Desktop\CPU-code\Chisel-Chip\project
[success] Total time: 1 s, completed 2025-3-27 20:42:47
[info] loading settings for project root from build.sbt ...
[info] set current project to %NAME% (in build file:/C:/Users/SWQ2003/Desktop/CPU-code/Chisel-Chip/)
[info] compiling 1 Scala source to C:\Users\SWQ2003\Desktop\CPU-code\Chisel-Chip\target\scala-2.12\classes ...
[info] done compiling
Elaborating design...
Done elaborating.
-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000000
inst: 0x0500006f
-------------ID------------
rs1_addr:   0
rs2_addr:  16
op1_data: 0x00000000
op2_data: 0x00000050
-------------EX------------
alu_out: 0x00000050
branch_flg:  0
branch_target: 0x00000040
jump_flg:  1
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000004
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000050
inst: 0x00000093
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000850
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   1
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000054
inst: 0x00000113
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000056
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   2
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000058
inst: 0x00000193
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000085a
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   3
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000005c
inst: 0x00000213
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000060
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   4
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000060
inst: 0x00000293
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000864
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000064
inst: 0x00000313
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000006a
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   6
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000068
inst: 0x00000393
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000086e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   7
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000006c
inst: 0x00000413
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000074
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   8
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000070
inst: 0x00000493
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000878
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   9
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000074
inst: 0x00000513
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000007e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000078
inst: 0x00000593
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000882
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  11
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000007c
inst: 0x00000613
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000088
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  12
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000080
inst: 0x00000693
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000088c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  13
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000084
inst: 0x00000713
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000092
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  14
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000088
inst: 0x00000793
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000896
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  15
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000008c
inst: 0x00000813
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000009c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  16
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000090
inst: 0x00000893
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008a0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  17
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000094
inst: 0x00000913
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000a6
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  18
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000098
inst: 0x00000993
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008aa
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  19
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000009c
inst: 0x00000a13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000b0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  20
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000a0
inst: 0x00000a93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008b4
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  21
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000a4
inst: 0x00000b13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000ba
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  22
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000a8
inst: 0x00000b93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008be
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  23
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000ac
inst: 0x00000c13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000c4
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  24
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000b0
inst: 0x00000c93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008c8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  25
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000b4
inst: 0x00000d13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000ce
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  26
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000b8
inst: 0x00000d93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008d2
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  27
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000bc
inst: 0x00000e13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000d8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  28
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000c0
inst: 0x00000e93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008dc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  29
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000c4
inst: 0x00000f13
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000e2
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  30
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000c8
inst: 0x00000f93
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000008e6
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  31
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000cc
inst: 0xf1402573
-------------ID------------
rs1_addr:   0
rs2_addr:  20
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0xfffff7d6
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000d0
inst: 0x00051063
-------------ID------------
rs1_addr:  10
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000000d0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000d4
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x000000d4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000000d4
branch_flg:  0
branch_target: 0x000008d8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x000000d4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000d8
inst: 0x01028293
-------------ID------------
rs1_addr:   5
rs2_addr:  16
op1_data: 0x000000d4
op2_data: 0x00000010
-------------EX------------
alu_out: 0x000000e4
branch_flg:  0
branch_target: 0x000008dc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x000000e4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000dc
inst: 0x30529073
-------------ID------------
rs1_addr:   5
rs2_addr:   5
op1_data: 0x000000e4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000000e4
branch_flg:  0
branch_target: 0x000003dc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x000000e4
csr_wdata: 0x000000e4
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000e0
inst: 0x74445073
-------------ID------------
rs1_addr:   8
rs2_addr:   4
op1_data: 0x00000008
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000008
branch_flg:  0
branch_target: 0x00000820
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000008
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000e4
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x000000e4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000000e4
branch_flg:  0
branch_target: 0x000008e8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x000000e4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000e8
inst: 0x01028293
-------------ID------------
rs1_addr:   5
rs2_addr:  16
op1_data: 0x000000e4
op2_data: 0x00000010
-------------EX------------
alu_out: 0x000000f4
branch_flg:  0
branch_target: 0x000008ec
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x000000f4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000ec
inst: 0x30529073
-------------ID------------
rs1_addr:   5
rs2_addr:   5
op1_data: 0x000000f4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000000f4
branch_flg:  0
branch_target: 0x000003ec
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x000000f4
csr_wdata: 0x000000f4
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x000000e4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000f0
inst: 0x18005073
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000270
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000f4
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x000000f4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000000f4
branch_flg:  0
branch_target: 0x000008f8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x000000f4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000f8
inst: 0x02028293
-------------ID------------
rs1_addr:   5
rs2_addr:   0
op1_data: 0x000000f4
op2_data: 0x00000020
-------------EX------------
alu_out: 0x00000114
branch_flg:  0
branch_target: 0x0000091c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000114
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000000fc
inst: 0x30529073
-------------ID------------
rs1_addr:   5
rs2_addr:   5
op1_data: 0x00000114
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000114
branch_flg:  0
branch_target: 0x000003fc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000114
csr_wdata: 0x00000114
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x000000f4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000100
inst: 0x800002b7
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x80000000
-------------EX------------
alu_out: 0x80000000
branch_flg:  0
branch_target: 0xfffff904
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x80000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000104
inst: 0xfff28293
-------------ID------------
rs1_addr:   5
rs2_addr:  31
op1_data: 0x80000000
op2_data: 0xffffffff
-------------EX------------
alu_out: 0x7fffffff
branch_flg:  0
branch_target: 0x000000e8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x7fffffff
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000108
inst: 0x3b029073
-------------ID------------
rs1_addr:   5
rs2_addr:  16
op1_data: 0x7fffffff
op2_data: 0x00000000
-------------EX------------
alu_out: 0x7fffffff
branch_flg:  0
branch_target: 0x000004a8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x7fffffff
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000010c
inst: 0x01f00293
-------------ID------------
rs1_addr:   0
rs2_addr:  31
op1_data: 0x00000000
op2_data: 0x0000001f
-------------EX------------
alu_out: 0x0000001f
branch_flg:  0
branch_target: 0x00000910
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x0000001f
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000110
inst: 0x3a029073
-------------ID------------
rs1_addr:   5
rs2_addr:   0
op1_data: 0x0000001f
op2_data: 0x00000000
-------------EX------------
alu_out: 0x0000001f
branch_flg:  0
branch_target: 0x000004b0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x0000001f
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000114
inst: 0x30405073
-------------ID------------
rs1_addr:   0
rs2_addr:   4
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000414
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000118
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000118
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000118
branch_flg:  0
branch_target: 0x0000091c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000118
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000011c
inst: 0x01428293
-------------ID------------
rs1_addr:   5
rs2_addr:  20
op1_data: 0x00000118
op2_data: 0x00000014
-------------EX------------
alu_out: 0x0000012c
branch_flg:  0
branch_target: 0x00000920
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x0000012c
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000120
inst: 0x30529073
-------------ID------------
rs1_addr:   5
rs2_addr:   5
op1_data: 0x0000012c
op2_data: 0x00000000
-------------EX------------
alu_out: 0x0000012c
branch_flg:  0
branch_target: 0x00000420
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x0000012c
csr_wdata: 0x0000012c
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000114
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000124
inst: 0x30205073
-------------ID------------
rs1_addr:   0
rs2_addr:   2
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000424
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000128
inst: 0x30305073
-------------ID------------
rs1_addr:   0
rs2_addr:   3
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000428
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000012c
inst: 0x00000193
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000092e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   3
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000130
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000130
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000130
branch_flg:  0
branch_target: 0x00000934
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000130
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000134
inst: 0xed428293
-------------ID------------
rs1_addr:   5
rs2_addr:  20
op1_data: 0x00000130
op2_data: 0xfffffed4
-------------EX------------
alu_out: 0x00000004
branch_flg:  0
branch_target: 0xfffffff8
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000004
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000138
inst: 0x30529073
-------------ID------------
rs1_addr:   5
rs2_addr:   5
op1_data: 0x00000004
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000004
branch_flg:  0
branch_target: 0x00000438
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000004
csr_wdata: 0x00000004
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x0000012c
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000013c
inst: 0x00100513
-------------ID------------
rs1_addr:   0
rs2_addr:   1
op1_data: 0x00000000
op2_data: 0x00000001
-------------EX------------
alu_out: 0x00000001
branch_flg:  0
branch_target: 0x00000146
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x00000001
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000140
inst: 0x01f51513
-------------ID------------
rs1_addr:  10
rs2_addr:  31
op1_data: 0x00000001
op2_data: 0x0000001f
-------------EX------------
alu_out: 0x80000000
branch_flg:  0
branch_target: 0x0000014a
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x80000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000144
inst: 0x00054c63
-------------ID------------
rs1_addr:  10
rs2_addr:   0
op1_data: 0x80000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  1
branch_target: 0x0000015c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:  24
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000015c
inst: 0x00000293
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000960
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000160
inst: 0x00028a63
-------------ID------------
rs1_addr:   5
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  1
branch_target: 0x00000174
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:  20
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000174
inst: 0x30005073
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000474
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000178
inst: 0x00000297
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000178
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000178
branch_flg:  0
branch_target: 0x0000097c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x00000178
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000017c
inst: 0x01428293
-------------ID------------
rs1_addr:   5
rs2_addr:  20
op1_data: 0x00000178
op2_data: 0x00000014
-------------EX------------
alu_out: 0x0000018c
branch_flg:  0
branch_target: 0x00000980
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   5
rd_data: 0x0000018c
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000180
inst: 0x34129073
-------------ID------------
rs1_addr:   5
rs2_addr:   1
op1_data: 0x0000018c
op2_data: 0x00000000
-------------EX------------
alu_out: 0x0000018c
branch_flg:  0
branch_target: 0x000004c0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x0000018c
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000184
inst: 0xf1402573
-------------ID------------
rs1_addr:   0
rs2_addr:  20
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0xfffff88e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000188
inst: 0x30200073
-------------ID------------
rs1_addr:   0
rs2_addr:   2
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000488
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000018c
inst: 0x00200193
-------------ID------------
rs1_addr:   0
rs2_addr:   2
op1_data: 0x00000000
op2_data: 0x00000002
-------------EX------------
alu_out: 0x00000002
branch_flg:  0
branch_target: 0x0000098e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   3
rd_data: 0x00000002
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000190
inst: 0x00000093
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000990
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   1
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000194
inst: 0x0100026f
-------------ID------------
rs1_addr:   0
rs2_addr:  16
op1_data: 0x00000194
op2_data: 0x00000010
-------------EX------------
alu_out: 0x000001a4
branch_flg:  0
branch_target: 0x00000198
jump_flg:  1
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   4
rd_data: 0x00000198
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001a4
inst: 0x00000117
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x000001a4
op2_data: 0x00000000
-------------EX------------
alu_out: 0x000001a4
branch_flg:  0
branch_target: 0x000001a6
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   2
rd_data: 0x000001a4
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001a8
inst: 0xff410113
-------------ID------------
rs1_addr:   2
rs2_addr:  20
op1_data: 0x000001a4
op2_data: 0xfffffff4
-------------EX------------
alu_out: 0x00000198
branch_flg:  0
branch_target: 0xfffff98a
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   2
rd_data: 0x00000198
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001ac
inst: 0x02411a63
-------------ID------------
rs1_addr:   2
rs2_addr:   4
op1_data: 0x00000198
op2_data: 0x00000198
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000001e0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000198
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:  20
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001b0
inst: 0x00300193
-------------ID------------
rs1_addr:   0
rs2_addr:   3
op1_data: 0x00000000
op2_data: 0x00000003
-------------EX------------
alu_out: 0x00000003
branch_flg:  0
branch_target: 0x000009b2
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000002
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   3
rd_data: 0x00000003
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001b4
inst: 0x00100093
-------------ID------------
rs1_addr:   0
rs2_addr:   1
op1_data: 0x00000000
op2_data: 0x00000001
-------------EX------------
alu_out: 0x00000001
branch_flg:  0
branch_target: 0x000009b4
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   1
rd_data: 0x00000001
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001b8
inst: 0x0140006f
-------------ID------------
rs1_addr:   0
rs2_addr:  20
op1_data: 0x000001b8
op2_data: 0x00000014
-------------EX------------
alu_out: 0x000001cc
branch_flg:  0
branch_target: 0x000001b8
jump_flg:  1
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   0
rd_data: 0x000001bc
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001cc
inst: 0x00108093
-------------ID------------
rs1_addr:   1
rs2_addr:   1
op1_data: 0x00000001
op2_data: 0x00000001
-------------EX------------
alu_out: 0x00000002
branch_flg:  0
branch_target: 0x000009cc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000001
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   1
rd_data: 0x00000002
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001d0
inst: 0x00108093
-------------ID------------
rs1_addr:   1
rs2_addr:   1
op1_data: 0x00000002
op2_data: 0x00000001
-------------EX------------
alu_out: 0x00000003
branch_flg:  0
branch_target: 0x000009d0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000002
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   1
rd_data: 0x00000003
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001d4
inst: 0x00300393
-------------ID------------
rs1_addr:   0
rs2_addr:   3
op1_data: 0x00000000
op2_data: 0x00000003
-------------EX------------
alu_out: 0x00000003
branch_flg:  0
branch_target: 0x000009da
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000003
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   7
rd_data: 0x00000003
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001d8
inst: 0x00709463
-------------ID------------
rs1_addr:   1
rs2_addr:   7
op1_data: 0x00000003
op2_data: 0x00000003
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000001e0
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000003
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   8
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001dc
inst: 0x02301063
-------------ID------------
rs1_addr:   0
rs2_addr:   3
op1_data: 0x00000000
op2_data: 0x00000003
-------------EX------------
alu_out: 0x00000000
branch_flg:  1
branch_target: 0x000001fc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000003
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x000001fc
inst: 0x0ff0000f
-------------ID------------
rs1_addr:   0
rs2_addr:  31
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x000002dc
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000200
inst: 0x00100193
-------------ID------------
rs1_addr:   0
rs2_addr:   1
op1_data: 0x00000000
op2_data: 0x00000001
-------------EX------------
alu_out: 0x00000001
branch_flg:  0
branch_target: 0x00000a02
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000003
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:   3
rd_data: 0x00000001
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000204
inst: 0x05d00893
-------------ID------------
rs1_addr:   0
rs2_addr:  29
op1_data: 0x00000000
op2_data: 0x0000005d
-------------EX------------
alu_out: 0x0000005d
branch_flg:  0
branch_target: 0x00000a54
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  17
rd_data: 0x0000005d
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000208
inst: 0x00000513
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000212
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  10
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000020c
inst: 0x00000073
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000020c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x0000000b
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000004
inst: 0x34202f73
-------------ID------------
rs1_addr:   0
rs2_addr:   2
op1_data: 0x00000000
op2_data: 0x00000000
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x00000362
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000198
csr_wdata: 0x0000000b
-------------WB------------
rd_wen:  1
rd_addr:  30
rd_data: 0x0000000b
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000008
inst: 0x00800f93
-------------ID------------
rs1_addr:   0
rs2_addr:   8
op1_data: 0x00000000
op2_data: 0x00000008
-------------EX------------
alu_out: 0x00000008
branch_flg:  0
branch_target: 0x00000826
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  31
rd_data: 0x00000008
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000000c
inst: 0x03ff0863
-------------ID------------
rs1_addr:  30
rs2_addr:  31
op1_data: 0x0000000b
op2_data: 0x00000008
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000003c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000008
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:  16
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000010
inst: 0x00900f93
-------------ID------------
rs1_addr:   0
rs2_addr:   9
op1_data: 0x00000000
op2_data: 0x00000009
-------------EX------------
alu_out: 0x00000009
branch_flg:  0
branch_target: 0x0000082e
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  31
rd_data: 0x00000009
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000014
inst: 0x03ff0463
-------------ID------------
rs1_addr:  30
rs2_addr:  31
op1_data: 0x0000000b
op2_data: 0x00000009
-------------EX------------
alu_out: 0x00000000
branch_flg:  0
branch_target: 0x0000003c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000009
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   8
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000018
inst: 0x00b00f93
-------------ID------------
rs1_addr:   0
rs2_addr:  11
op1_data: 0x00000000
op2_data: 0x0000000b
-------------EX------------
alu_out: 0x0000000b
branch_flg:  0
branch_target: 0x00000836
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  31
rd_data: 0x0000000b
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000001c
inst: 0x03ff0063
-------------ID------------
rs1_addr:  30
rs2_addr:  31
op1_data: 0x0000000b
op2_data: 0x0000000b
-------------EX------------
alu_out: 0x00000000
branch_flg:  1
branch_target: 0x0000003c
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x0000000b
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   0
rd_data: 0x00000000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x0000003c
inst: 0x00001f17
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x0000003c
op2_data: 0x00001000
-------------EX------------
alu_out: 0x0000103c
branch_flg:  0
branch_target: 0x0000005a
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  30
rd_data: 0x0000103c
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000040
inst: 0xfc3f2223
-------------ID------------
rs1_addr:  30
rs2_addr:   3
op1_data: 0x0000103c
op2_data: 0xffffffc4
-------------EX------------
alu_out: 0x00001000
branch_flg:  0
branch_target: 0xfffff804
jump_flg:  0
-------------MEM-----------
datamem.wen:  1
datamem.wdata: 0x00000001
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  0
rd_addr:   4
rd_data: 0x00001000
------------------------END-----------------------
exit:  0

-----------------------START----------------------
-------------IF------------
reg_pc: 0x00000044
inst: 0x00001f17
-------------ID------------
rs1_addr:   0
rs2_addr:   0
op1_data: 0x00000044
op2_data: 0x00001000
-------------EX------------
alu_out: 0x00001044
branch_flg:  0
branch_target: 0x00000062
jump_flg:  0
-------------MEM-----------
datamem.wen:  0
datamem.wdata: 0x00000000
csr_wdata: 0x00000000
-------------WB------------
rd_wen:  1
rd_addr:  30
rd_data: 0x00001044
------------------------END-----------------------
exit:  1

test Top Success: 0 tests passed in 101 cycles in 0.232458 seconds 434.49 Hz
[info] RiscvTest:
[info] cpu_riscv_tests_riscv_tests
[info] - should work
[info] Run completed in 5 seconds, 98 milliseconds.
[info] Total number of tests run: 1
[info] Suites: completed 1, aborted 0
[info] Tests: succeeded 1, failed 0, canceled 0, ignored 0, pending 0
[info] All tests passed.
[success] Total time: 12 s, completed 2025-3-27 20:43:00
