{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535465372184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535465372188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 28 10:09:32 2018 " "Processing started: Tue Aug 28 10:09:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535465372188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1535465372188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc computer -c computer " "Command: quartus_drc computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1535465372188 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "instructionDecoder.qip " "Tcl Script File instructionDecoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE instructionDecoder.qip " "set_global_assignment -name QIP_FILE instructionDecoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1535465372373 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Assistant" 0 -1 1535465372373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1535465374662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fkl1 " "Entity dcfifo_fkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1535465374731 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1535465374731 ""}
{ "Info" "ISTA_SDC_FOUND" "computer.sdc " "Reading SDC File: 'computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1535465374821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at computer.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1535465374822 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1535465374822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at computer.sdc(17): Option -period: Invalid clock period" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1535465374823 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Design Assistant" 0 -1 1535465374823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1535465374824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "computer.sdc 93 VGA_BLANK port " "Ignored filter at computer.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1535465374826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1535465374826 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1535465374826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1535465374826 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1535465374826 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|VGA:display\|Y\[7\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|VGA:display\|Y\[7\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535465374888 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1535465374888 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh84:auto_generated\|ram_block1a0~porta_address_reg6 auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_qh84:auto_generated\|ram_block1a0~porta_address_reg6 is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535465374889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1535465374889 "|computer|auto_stp_external_clock_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535465374889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1535465374889 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[7\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[7\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1535465374889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1535465374889 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1535465380019 ""}
{ "Critical Warning" "WDRC_REG_LOOP" "Rule A102: Register output should not drive its own control signal directly or through combinational logic 1 " "(Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 1 combinational loops related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CU_clk " "Node  \"CU_clk\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385887 ""}  } {  } 1 308033 "(Critical) %1!s!. Found %2!d! combinational loops related to this rule." 0 0 "Design Assistant" 0 -1 1535465385887 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CU_clk " "Node  \"CU_clk\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385891 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385891 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 4 " "(High) Rule A108: Design should not contain latches. Found 4 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[1\] " "Node  \"ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[1\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1145 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385891 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[3\] " "Node  \"ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[3\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1145 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385891 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[0\] " "Node  \"ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[0\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1145 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385891 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[2\] " "Node  \"ControlUnit:CU\|nextIrq:getNextIRQ\|nextIrq\[2\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1145 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385891 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385891 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1535465385892 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 21475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385892 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385892 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 8 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 8 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[7\] " "Node  \"keyboard_input:PORT_KEY\|data\[7\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[3\] " "Node  \"keyboard_input:PORT_KEY\|data\[3\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[4\] " "Node  \"keyboard_input:PORT_KEY\|data\[4\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[2\] " "Node  \"keyboard_input:PORT_KEY\|data\[2\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[5\] " "Node  \"keyboard_input:PORT_KEY\|data\[5\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[0\] " "Node  \"keyboard_input:PORT_KEY\|data\[0\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[1\] " "Node  \"keyboard_input:PORT_KEY\|data\[1\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " keyboard_input:PORT_KEY\|data\[6\] " "Node  \"keyboard_input:PORT_KEY\|data\[6\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385893 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385893 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 16 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 16 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|edgeDetect:comb_144\|pastValue\[0\] " "Node  \"ps2Keyboard:PORT_KYB\|edgeDetect:comb_144\|pastValue\[0\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|state.STOP " "Node  \"ps2Keyboard:PORT_KYB\|state.STOP\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|state.DATA " "Node  \"ps2Keyboard:PORT_KYB\|state.DATA\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|state.IDLE_START " "Node  \"ps2Keyboard:PORT_KYB\|state.IDLE_START\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|state.PARITY " "Node  \"ps2Keyboard:PORT_KYB\|state.PARITY\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|edgeDetect:comb_144\|pastValue\[1\] " "Node  \"ps2Keyboard:PORT_KYB\|edgeDetect:comb_144\|pastValue\[1\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|bufferEmptyDelay\[7\] " "Node  \"ps2Keyboard:PORT_KYB\|bufferEmptyDelay\[7\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ports:primaryPorts\|port:port_creation\[3\].port_i\|service " "Node  \"ports:primaryPorts\|port:port_creation\[3\].port_i\|service\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 3287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[1\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[1\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[2\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[2\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[3\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[3\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[4\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[4\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[5\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[5\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[6\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[6\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[7\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[7\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ps2Keyboard:PORT_KYB\|data\[0\] " "Node  \"ps2Keyboard:PORT_KYB\|data\[0\]\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385899 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385899 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 4 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385922 ""} { "Warning" "WDRC_NODES_WARNING" " VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node  \"VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]\"" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385922 ""} { "Warning" "WDRC_NODES_WARNING" " PS2_CLK " "Node  \"PS2_CLK\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385922 ""} { "Warning" "WDRC_NODES_WARNING" " keyboard_input:PORT_KEY\|edges\[0\] " "Node  \"keyboard_input:PORT_KEY\|edges\[0\]\"" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385922 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1535465385922 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ps2Keyboard:PORT_KYB\|data (Bus) " "Node  \"ps2Keyboard:PORT_KYB\|data (Bus)\"" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385923 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1535465385923 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 203 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 203 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w1_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " CU_clk " "Node  \"CU_clk\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 26073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[13\]~201 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[13\]~201\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[12\]~8 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[12\]~8\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[0\]~14 " "Node  \"DM_address\[0\]~14\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|RF_dst\[0\]~8 " "Node  \"ControlUnit:CU\|RF_dst\[0\]~8\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|state.000 " "Node  \"ControlUnit:CU\|state.000\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w2_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 51 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[0\]~20 " "Node  \"ControlUnit:CU\|PM_addr\[0\]~20\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[0\]~24 " "Node  \"ALU:comb_534\|z_out\[0\]~24\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|DM_oe~0 " "Node  \"ControlUnit:CU\|DM_oe~0\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w3_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 54 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[6\]~32 " "Node  \"ControlUnit:CU\|PM_addr\[6\]~32\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[6\]~177 " "Node  \"ALU:comb_534\|z_out\[6\]~177\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " VGA_memoryMap:display\|MemoryMapped:thing\|altsyncram:altsyncram_component\|altsyncram_3op2:auto_generated\|q_b\[6\] " "Node  \"VGA_memoryMap:display\|MemoryMapped:thing\|altsyncram:altsyncram_component\|altsyncram_3op2:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_3op2.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_3op2.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[9\]~2 " "Node  \"DM_address\[9\]~2\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w0_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 29 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[11\]~42 " "Node  \"ControlUnit:CU\|PM_addr\[11\]~42\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w5_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[3\]~26 " "Node  \"ControlUnit:CU\|PM_addr\[3\]~26\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[8\]~36 " "Node  \"ControlUnit:CU\|PM_addr\[8\]~36\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[8\]~69 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[8\]~69\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|RF_dst\[3\]~7 " "Node  \"ControlUnit:CU\|RF_dst\[3\]~7\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0 " "Node  \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_68h1:auto_generated\|mux_2hb:mux2\|l1_w4_n0_mux_dataout~0\"" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " ControlUnit:CU\|PM_addr\[2\]~24 " "Node  \"ControlUnit:CU\|PM_addr\[2\]~24\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 6347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[15\]~257 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[15\]~257\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[12\]~2 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[12\]~2\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " lfsr_memoryMap:mcp4\|Equal0~2 " "Node  \"lfsr_memoryMap:mcp4\|Equal0~2\"" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[12\]~7 " "Node  \"DM_address\[12\]~7\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385927 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1535465385927 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1535465385927 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 26073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " auto_stp_external_clock_0~inputCLKENA0 " "Node  \"auto_stp_external_clock_0~inputCLKENA0\"" {  } { { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 26074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " CU_clk " "Node  \"CU_clk\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 2434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 21475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[3\]~13 " "Node  \"DM_address\[3\]~13\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[0\]~14 " "Node  \"DM_address\[0\]~14\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[4\]~15 " "Node  \"DM_address\[4\]~15\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[3\]~100 " "Node  \"ALU:comb_534\|z_out\[3\]~100\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[2\]~75 " "Node  \"ALU:comb_534\|z_out\[2\]~75\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[1\]~50 " "Node  \"ALU:comb_534\|z_out\[1\]~50\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[0\]~24 " "Node  \"ALU:comb_534\|z_out\[0\]~24\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[1\]~16 " "Node  \"DM_address\[1\]~16\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[6\]~177 " "Node  \"ALU:comb_534\|z_out\[6\]~177\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[11\]~147 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[11\]~147\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[7\]~43 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[7\]~43\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[4\]~125 " "Node  \"ALU:comb_534\|z_out\[4\]~125\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " ALU:comb_534\|z_out\[5\]~151 " "Node  \"ALU:comb_534\|z_out\[5\]~151\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[10\]~121 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[10\]~121\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[8\]~69 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[8\]~69\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[9\]~95 " "Node  \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_66\|bus\[9\]~95\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1131 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 5697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[2\]~0 " "Node  \"DM_address\[2\]~0\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[12\]~7 " "Node  \"DM_address\[12\]~7\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 23378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[10\]~9 " "Node  \"DM_address\[10\]~9\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[9\]~2 " "Node  \"DM_address\[9\]~2\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[11\]~10 " "Node  \"DM_address\[11\]~10\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[7\]~5 " "Node  \"DM_address\[7\]~5\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[8\]~1 " "Node  \"DM_address\[8\]~1\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[6\]~4 " "Node  \"DM_address\[6\]~4\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_NODES_INFO" " DM_address\[5\]~3 " "Node  \"DM_address\[5\]~3\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 187 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 4850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1535465385932 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1535465385932 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1535465385932 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "253 36 " "Design Assistant information: finished post-fitting analysis of current design -- generated 253 information messages and 36 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1535465385937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 56 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5014 " "Peak virtual memory: 5014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535465386262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 28 10:09:46 2018 " "Processing ended: Tue Aug 28 10:09:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535465386262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535465386262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535465386262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1535465386262 ""}
