#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jun 12 13:57:22 2024
# Process ID: 14416
# Current directory: C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.runs/Block_correctionV2_correct_error_0_0_synth_1
# Command line: vivado.exe -log Block_correctionV2_correct_error_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_correctionV2_correct_error_0_0.tcl
# Log file: C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.runs/Block_correctionV2_correct_error_0_0_synth_1/Block_correctionV2_correct_error_0_0.vds
# Journal file: C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.runs/Block_correctionV2_correct_error_0_0_synth_1\vivado.jou
# Running On: DaanAsus, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16859 MB
#-----------------------------------------------------------
source Block_correctionV2_correct_error_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.070 ; gain = 160.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_correctionV2_correct_error_0_0
Command: synth_design -top Block_correctionV2_correct_error_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15520
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.508 ; gain = 408.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Block_correctionV2_correct_error_0_0' [c:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.gen/sources_1/bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/synth/Block_correctionV2_correct_error_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'correct_error' [C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.srcs/sources_1/new/correct_error.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'correct_error' (0#1) [C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.srcs/sources_1/new/correct_error.vhd:17]
INFO: [Synth 8-6155] done synthesizing module 'Block_correctionV2_correct_error_0_0' (0#1) [c:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.gen/sources_1/bd/Block_correctionV2/ip/Block_correctionV2_correct_error_0_0/synth/Block_correctionV2_correct_error_0_0.v:53]
WARNING: [Synth 8-7129] Port data_in[15] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module correct_error is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module correct_error is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.582 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.582 ; gain = 502.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.582 ; gain = 502.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.582 ; gain = 502.848
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[15] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module Block_correctionV2_correct_error_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.004 ; gain = 723.270
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.004 ; gain = 723.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.004 ; gain = 723.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT5 |    64|
|4     |FDCE |    65|
|5     |FDRE |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   195|
|2     |  inst   |correct_error |   195|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2224.855 ; gain = 724.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2236.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1276a2c0
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2338.684 ; gain = 838.984
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.runs/Block_correctionV2_correct_error_0_0_synth_1/Block_correctionV2_correct_error_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2669.535 ; gain = 330.852
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Block_correctionV2_correct_error_0_0, cache-ID = 61a4af9e810f2d1e
INFO: [Common 17-1381] The checkpoint 'C:/Users/daanv/Desktop/MO8/Demodulator/Demodulator.runs/Block_correctionV2_correct_error_0_0_synth_1/Block_correctionV2_correct_error_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Block_correctionV2_correct_error_0_0_utilization_synth.rpt -pb Block_correctionV2_correct_error_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 13:58:00 2024...
