

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_1'
================================================================
* Date:           Fri Mar 19 09:41:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.267 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_example_stream_plus1_512_512_s_fu_50  |example_stream_plus1_512_512_s  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_example_stream_plus1_512_512_s_fu_66  |example_stream_plus1_512_512_s  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|       42|     1368|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       44|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       51|     1420|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |control_s_axi_U                           |control_s_axi                   |        0|   0|  36|   40|    0|
    |grp_example_stream_plus1_512_512_s_fu_50  |example_stream_plus1_512_512_s  |        0|   0|   3|  664|    0|
    |grp_example_stream_plus1_512_512_s_fu_66  |example_stream_plus1_512_512_s  |        0|   0|   3|  664|    0|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                                     |                                |        0|   0|  42| 1368|    0|
    +------------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_example_stream_plus1_512_512_s_fu_50_mac1_m_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_example_stream_plus1_512_512_s_fu_66_mac1_m_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done                         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4                                         |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   8|           4|           4|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  26|          5|    1|          5|
    |mac0_s_TREADY_int_regslice  |   9|          2|    1|          2|
    |mac1_s_TREADY_int_regslice  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  44|          9|    3|          9|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  4|   0|    4|          0|
    |ap_rst_n_inv                                           |  1|   0|    1|          0|
    |ap_rst_reg_1                                           |  1|   0|    1|          0|
    |ap_rst_reg_2                                           |  1|   0|    1|          0|
    |grp_example_stream_plus1_512_512_s_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_example_stream_plus1_512_512_s_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  9|   0|    9|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-----------------------+-----+-----+--------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|              control|   return void|
|s_axi_control_AWREADY  |  out|    1|         s_axi|              control|   return void|
|s_axi_control_AWADDR   |   in|    4|         s_axi|              control|   return void|
|s_axi_control_WVALID   |   in|    1|         s_axi|              control|   return void|
|s_axi_control_WREADY   |  out|    1|         s_axi|              control|   return void|
|s_axi_control_WDATA    |   in|   32|         s_axi|              control|   return void|
|s_axi_control_WSTRB    |   in|    4|         s_axi|              control|   return void|
|s_axi_control_ARVALID  |   in|    1|         s_axi|              control|   return void|
|s_axi_control_ARREADY  |  out|    1|         s_axi|              control|   return void|
|s_axi_control_ARADDR   |   in|    4|         s_axi|              control|   return void|
|s_axi_control_RVALID   |  out|    1|         s_axi|              control|   return void|
|s_axi_control_RREADY   |   in|    1|         s_axi|              control|   return void|
|s_axi_control_RDATA    |  out|   32|         s_axi|              control|   return void|
|s_axi_control_RRESP    |  out|    2|         s_axi|              control|   return void|
|s_axi_control_BVALID   |  out|    1|         s_axi|              control|   return void|
|s_axi_control_BREADY   |   in|    1|         s_axi|              control|   return void|
|s_axi_control_BRESP    |  out|    2|         s_axi|              control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_none|  rtl_kernel_wizard_1|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  rtl_kernel_wizard_1|  return value|
|mac0_m_TDATA           |  out|  512|          axis|      mac0_m_V_data_V|       pointer|
|mac0_m_TVALID          |  out|    1|          axis|      mac0_m_V_last_V|       pointer|
|mac0_m_TREADY          |   in|    1|          axis|      mac0_m_V_last_V|       pointer|
|mac0_m_TLAST           |  out|    1|          axis|      mac0_m_V_last_V|       pointer|
|mac0_m_TKEEP           |  out|   64|          axis|      mac0_m_V_keep_V|       pointer|
|mac0_s_TDATA           |   in|  512|          axis|      mac0_s_V_data_V|       pointer|
|mac0_s_TVALID          |   in|    1|          axis|      mac0_s_V_last_V|       pointer|
|mac0_s_TREADY          |  out|    1|          axis|      mac0_s_V_last_V|       pointer|
|mac0_s_TLAST           |   in|    1|          axis|      mac0_s_V_last_V|       pointer|
|mac0_s_TKEEP           |   in|   64|          axis|      mac0_s_V_keep_V|       pointer|
|mac1_m_TDATA           |  out|  512|          axis|      mac1_m_V_data_V|       pointer|
|mac1_m_TVALID          |  out|    1|          axis|      mac1_m_V_last_V|       pointer|
|mac1_m_TREADY          |   in|    1|          axis|      mac1_m_V_last_V|       pointer|
|mac1_m_TLAST           |  out|    1|          axis|      mac1_m_V_last_V|       pointer|
|mac1_m_TKEEP           |  out|   64|          axis|      mac1_m_V_keep_V|       pointer|
|mac1_s_TDATA           |   in|  512|          axis|      mac1_s_V_data_V|       pointer|
|mac1_s_TVALID          |   in|    1|          axis|      mac1_s_V_last_V|       pointer|
|mac1_s_TREADY          |  out|    1|          axis|      mac1_s_V_last_V|       pointer|
|mac1_s_TLAST           |   in|    1|          axis|      mac1_s_V_last_V|       pointer|
|mac1_s_TKEEP           |   in|   64|          axis|      mac1_s_V_keep_V|       pointer|
+-----------------------+-----+-----+--------------+---------------------+--------------+

