git clone --depth 1 --no-tags https://github.com/carbapenam/ece385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168065648
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-Alibaba_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168024758
git clone --depth 1 --no-tags https://github.com/alpocnito/cansat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167574004
git clone --depth 1 --no-tags https://github.com/BMohiuddin/bm03751-CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167525129
git clone --depth 1 --no-tags https://github.com/AhmedNasr7/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168439092
git clone --depth 1 --no-tags https://github.com/comparch-s19/LEGv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169100518
git clone --depth 1 --no-tags https://github.com/NurullahGundogdu/single-cycle-datapath-veriloghdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170581943
git clone --depth 1 --no-tags https://github.com/maze1377/ATM-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168225562
git clone --depth 1 --no-tags https://github.com/maeddz/MIPS_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169395511
git clone --depth 1 --no-tags https://github.com/snxiong/Non-Return-To-Zero-Inverter-NRZI-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169162464
git clone --depth 1 --no-tags https://github.com/syednayl/sm03916_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168296538
git clone --depth 1 --no-tags https://github.com/chyyran/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169922111
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-SuperGlob_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168027281
git clone --depth 1 --no-tags https://github.com/gaurishsm/Implementing-DNS-Domain-Name-Server-Application-over-UDP-User-Datagram-Protocol-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168647374
git clone --depth 1 --no-tags https://github.com/PaulMatthewMartinez/Lab-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168285908
git clone --depth 1 --no-tags https://github.com/galferos/ee260_2019_spring_materials_week_06_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170564697
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-devlafford.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170441181
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/Huffman-Encoding-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170296132
git clone --depth 1 --no-tags https://github.com/kimdo7/cs147.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168444392
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-S02-back-end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168634635
git clone --depth 1 --no-tags https://github.com/FJJLeon/DCD-Lab-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169587852
git clone --depth 1 --no-tags https://github.com/Colt94/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171772871
git clone --depth 1 --no-tags https://github.com/randrews/icestorm-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171410196
git clone --depth 1 --no-tags https://github.com/babys-first-processor/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167489907
git clone --depth 1 --no-tags https://github.com/schume0417/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167505095
git clone --depth 1 --no-tags https://github.com/ss03536/ss03536_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167549070
git clone --depth 1 --no-tags https://github.com/mwgyn/huawei_eth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167646021
git clone --depth 1 --no-tags https://github.com/kpgaffney/cs552-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172391375
git clone --depth 1 --no-tags https://github.com/homemadechowder/EEC181A-Lab3-Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172178755
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-MeganZh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172110156
git clone --depth 1 --no-tags https://github.com/taimur-hassan/Ghost-Arcade-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171938160
git clone --depth 1 --no-tags https://github.com/elettronicagf/zynq_0629_hw_vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168187886
git clone --depth 1 --no-tags https://github.com/PaulMatthewMartinez/A-Combinational-Video-Display-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168299119
git clone --depth 1 --no-tags https://github.com/PaulMatthewMartinez/Coin-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168300864
git clone --depth 1 --no-tags https://github.com/travisaubrey76/FPGA-Digital-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170770820
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-rmartins2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170777456
git clone --depth 1 --no-tags https://github.com/robert1636/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169141915
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-michaelx812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171390031
git clone --depth 1 --no-tags https://github.com/anaamansari/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169507264
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-KyleRoarty.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169661644
git clone --depth 1 --no-tags https://github.com/mb03748/mb03748_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167551682
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-rmartins2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171955950
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-NoahMattV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171152031
git clone --depth 1 --no-tags https://github.com/SSt6708/Verilog-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169006740
git clone --depth 1 --no-tags https://github.com/pratyushmn/HardwareCricketGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169812314
git clone --depth 1 --no-tags https://github.com/QYCccccc/Computer-organize-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171284230
git clone --depth 1 --no-tags https://github.com/leihchen/Spring2019_385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170940571
git clone --depth 1 --no-tags https://github.com/kaousheik/IITm_courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170487766
git clone --depth 1 --no-tags https://github.com/benschau/cs3220_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170215905
git clone --depth 1 --no-tags https://github.com/whutddk/Verilog_RA_Script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170267528
git clone --depth 1 --no-tags https://github.com/YoheiKoga/tinyfpgaSamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169568615
git clone --depth 1 --no-tags https://github.com/I-Doctor/memory_pool_module_in_dpu_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167376483
git clone --depth 1 --no-tags https://github.com/TwTravel/Altera-DE2-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168758386
git clone --depth 1 --no-tags https://github.com/serkansorman/Single-Cycle-MIPS-with-Structural-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168708905
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-WCooper2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171052952
git clone --depth 1 --no-tags https://github.com/pikamonvvs/MIPS-Verilog-Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171006614
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-Josh-Gerrelts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170910022
git clone --depth 1 --no-tags https://github.com/TishukBogdana/begin_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169040252
git clone --depth 1 --no-tags https://github.com/HarryChen1995/MIPS_Pipelining_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167274925
git clone --depth 1 --no-tags https://github.com/nakatashi/ad9958_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167161024
git clone --depth 1 --no-tags https://github.com/henryjacobson/32-bit-32-Register-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171569792
git clone --depth 1 --no-tags https://github.com/mertkayacs/16-Bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171558386
git clone --depth 1 --no-tags https://github.com/Marv1098/CMPEN-331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171977120
git clone --depth 1 --no-tags https://github.com/MohitKS5/CS220_Labs_2k19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172163695
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/tonegen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171899471
git clone --depth 1 --no-tags https://github.com/SherryMu/sm04120_CS-330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167523728
git clone --depth 1 --no-tags https://github.com/dwu1996/DLD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168000098
git clone --depth 1 --no-tags https://github.com/ptia/BrainHack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169326795
git clone --depth 1 --no-tags https://github.com/hoangminh2408/ECE-3829-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168648592
git clone --depth 1 --no-tags https://github.com/serkansorman/Computer-Organizations-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168708055
git clone --depth 1 --no-tags https://github.com/kk03925/kk03925_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167552215
git clone --depth 1 --no-tags https://github.com/adishegde/cp-sap-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167150455
git clone --depth 1 --no-tags https://github.com/corecode/forth-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167815176
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-PacmanClub_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026919
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-Woodpecker_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168027395
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-kwilson33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170181051
git clone --depth 1 --no-tags https://github.com/NathanFranczyk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170701404
git clone --depth 1 --no-tags https://github.com/mshahzain/ms03977_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168298860
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-jsharp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171737879
git clone --depth 1 --no-tags https://github.com/emrekavak/CSE331-Computer_Organization_HomeWorks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167616279
git clone --depth 1 --no-tags https://github.com/zh03605/zh03605_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167551964
git clone --depth 1 --no-tags https://github.com/volkanbenzer/UART-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168749518
git clone --depth 1 --no-tags https://github.com/TheRobotCarlson/Advanced-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168756649
git clone --depth 1 --no-tags https://github.com/hmellifera/icebreaker-video-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170083573
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-tbhagwat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171940969
git clone --depth 1 --no-tags https://github.com/KellyHsiung/VLSI_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172220424
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-jmiller44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172107945
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-lee343.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172154499
git clone --depth 1 --no-tags https://github.com/alienavi/DSD-DigitalSystemDesigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167406686
git clone --depth 1 --no-tags https://github.com/APTXOUS/MIPS54_Uncorrect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167504224
git clone --depth 1 --no-tags https://github.com/JacobMcMorrow/Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168069220
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-gaffneyk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170203433
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-WCooper2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170210550
git clone --depth 1 --no-tags https://github.com/lvcargnini/dot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168222443
