# Sumador-Restador-Condicional-TTL
A digital logic circuit that performs Z = A+1 when A=B, and Z = (A-B)-1 when A>B, for 2-bit binary numbers where Aâ‰¥B. Implemented with TTL logic gates and MSI components.
