================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat May 27 17:00:19 CST 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:         bfs_random_prj
    * Solution:        solution (Vivado IP Flow Target)
    * Product family:  virtex7
    * Target device:   xc7vx485t-ffg1761-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              484
FF:               1033
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 2.991       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 484 | 1033 |     |      |      |     |        |      |         |          |        |
|   (inst)                                 | 290 | 620  |     |      |      |     |        |      |         |          |        |
|   grp_bfs_Pipeline_loop_neighbors_fu_206 | 194 | 413  |     |      |      |     |        |      |         |          |        |
+------------------------------------------+-----+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.16%  | OK     |
| FD                                                        | 50%       | 0.17%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5692      | 19     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                              | ENDPOINT PIN                                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                             |                                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 7.009 | grp_bfs_Pipeline_loop_neighbors_fu_206/e_1_0_fu_64_reg[4]/C | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_reg_397_reg[0]/D |           19 |          4 |          2.986 |          1.907 |        1.079 |
| Path2 | 7.520 | grp_bfs_Pipeline_loop_neighbors_fu_206_ap_start_reg_reg/C   | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[61]/D      |           18 |        134 |          2.488 |          1.617 |        0.871 |
| Path3 | 7.538 | grp_bfs_Pipeline_loop_neighbors_fu_206_ap_start_reg_reg/C   | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[63]/D      |           18 |        134 |          2.470 |          1.599 |        0.871 |
| Path4 | 7.540 | cnt_reg_166_reg[40]/C                                       | horizon_fu_76_reg[0]/CE                                             |            3 |         65 |          2.220 |          0.458 |        1.762 |
| Path5 | 7.540 | cnt_reg_166_reg[40]/C                                       | horizon_fu_76_reg[10]/CE                                            |            3 |         65 |          2.220 |          0.458 |        1.762 |
+-------+-------+-------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_bfs_Pipeline_loop_neighbors_fu_206/e_1_0_fu_64_reg[4]                 | FLOP_LATCH.flop.FDRE |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry           | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__0        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__1        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__2        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__3        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__4        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__5        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__6        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__7        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__8        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__9        | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__10       | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__11       | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__12       | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/add_ln28_fu_257_p2_carry__13       | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_fu_269_p2_carry__3_i_1 | LUT.others.LUT6      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_fu_269_p2_carry__3     | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_fu_269_p2_carry__4     | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_reg_397[0]_i_1         | LUT.others.LUT4      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/icmp_ln28_1_reg_397_reg[0]         | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | grp_bfs_Pipeline_loop_neighbors_fu_206_ap_start_reg_reg          | FLOP_LATCH.flop.FDRE |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/e_1_0_fu_64[11]_i_3       | LUT.others.LUT2      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68[3]_i_2      | LUT.others.LUT2      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[3]_i_1  | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[7]_i_1  | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[11]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[15]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[35]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[39]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[43]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[47]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[51]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[55]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[59]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[63]_i_2 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[61]     | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | grp_bfs_Pipeline_loop_neighbors_fu_206_ap_start_reg_reg          | FLOP_LATCH.flop.FDRE |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/e_1_0_fu_64[11]_i_3       | LUT.others.LUT2      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68[3]_i_2      | LUT.others.LUT2      |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[3]_i_1  | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[7]_i_1  | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[11]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[15]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[19]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[23]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[27]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[31]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[35]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[39]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[43]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[47]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[51]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[55]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[59]_i_1 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[63]_i_2 | CARRY.others.CARRY4  |
    | grp_bfs_Pipeline_loop_neighbors_fu_206/cnt_1_0_fu_68_reg[63]     | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +-----------------------+----------------------+
    | Path4 Cells           | Primitive Type       |
    +-----------------------+----------------------+
    | cnt_reg_166_reg[40]   | FLOP_LATCH.flop.FDRE |
    | ap_ready_INST_0_i_8   | LUT.others.LUT4      |
    | ap_ready_INST_0_i_1   | LUT.others.LUT4      |
    | horizon_fu_76[63]_i_1 | LUT.others.LUT6      |
    | horizon_fu_76_reg[0]  | FLOP_LATCH.flop.FDRE |
    +-----------------------+----------------------+

    +-----------------------+----------------------+
    | Path5 Cells           | Primitive Type       |
    +-----------------------+----------------------+
    | cnt_reg_166_reg[40]   | FLOP_LATCH.flop.FDRE |
    | ap_ready_INST_0_i_8   | LUT.others.LUT4      |
    | ap_ready_INST_0_i_1   | LUT.others.LUT4      |
    | horizon_fu_76[63]_i_1 | LUT.others.LUT6      |
    | horizon_fu_76_reg[10] | FLOP_LATCH.flop.FDRE |
    +-----------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/bfs_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/bfs_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/bfs_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/bfs_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/bfs_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/bfs_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


