// Seed: 3621315498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_0 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire module_1,
    input supply1 id_7,
    input supply0 id_8
    , id_21,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    input tri id_14,
    output wand id_15,
    output tri0 id_16,
    output tri1 id_17,
    output tri1 id_18,
    output tri id_19
);
  supply0  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  =  1  ;
  assign id_22 = id_21;
  always @* id_17 = ~id_31;
  module_0(
      id_33, id_30, id_27, id_22
  );
endmodule
