{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563779315195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563779315201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 22 15:08:35 2019 " "Processing started: Mon Jul 22 15:08:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563779315201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779315201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DPLL -c DPLL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779315201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563779315802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563779315802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/rxlqn/desktop/dpll-master (1)/dpll-master/main.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/rxlqn/desktop/dpll-master (1)/dpll-master/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" "" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563779325431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779325431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/rxlqn/desktop/dpll-master (1)/dpll-master/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file c:/users/rxlqn/desktop/dpll-master (1)/dpll-master/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/clk_div.v" "" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563779325467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779325467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpd.v 1 1 " "Found 1 design units, including 1 entities, in source file dpd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPD " "Found entity 1: DPD" {  } { { "DPD.v" "" { Text "T:/FPGA/DPLL/DPD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563779325470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779325470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dco.v 1 1 " "Found 1 design units, including 1 entities, in source file dco.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCO " "Found entity 1: DCO" {  } { { "DCO.v" "" { Text "T:/FPGA/DPLL/DCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563779325473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779325473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moniflop.v 1 1 " "Found 1 design units, including 1 entities, in source file moniflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 moniflop " "Found entity 1: moniflop" {  } { { "moniflop.v" "" { Text "T:/FPGA/DPLL/moniflop.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563779325476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779325476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563779325575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" "clk_div" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563779325676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div.v(19) " "Verilog HDL assignment warning at clk_div.v(19): truncated value with size 32 to match size of target (25)" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/clk_div.v" "" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/clk_div.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563779325685 "|main|clk_div:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPD DPD:DPD " "Elaborating entity \"DPD\" for hierarchy \"DPD:DPD\"" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" "DPD" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563779325687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moniflop moniflop:moniflop1 " "Elaborating entity \"moniflop\" for hierarchy \"moniflop:moniflop1\"" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" "moniflop1" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563779325703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCO DCO:DCO " "Elaborating entity \"DCO\" for hierarchy \"DCO:DCO\"" {  } { { "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" "DCO" { Text "C:/Users/rxlqn/Desktop/DPLL-master (1)/DPLL-master/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563779325724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DCO.v(19) " "Verilog HDL assignment warning at DCO.v(19): truncated value with size 32 to match size of target (10)" {  } { { "DCO.v" "" { Text "T:/FPGA/DPLL/DCO.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563779325733 "|main|DCO:DCO"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DCO.v" "" { Text "T:/FPGA/DPLL/DCO.v" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1563779326605 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1563779326605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563779326713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563779327619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563779327619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563779328095 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563779328095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563779328095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563779328095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563779328137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 22 15:08:48 2019 " "Processing ended: Mon Jul 22 15:08:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563779328137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563779328137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563779328137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563779328137 ""}
