// Seed: 4176793318
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6
);
  assign module_1.id_13 = 0;
  assign id_2 = id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd4
) (
    output uwire id_0,
    input wire id_1
    , id_16,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7
    , id_17,
    input tri1 id_8,
    input uwire id_9,
    input wor _id_10,
    input tri1 id_11,
    output uwire id_12,
    output tri id_13,
    input tri0 id_14
);
  assign id_16 = id_8;
  reg [id_10 : ""] id_18;
  initial begin : LABEL_0
    id_19();
    id_18 = -1;
  end
  wire id_20;
  ;
  parameter id_21 = 1;
  assign id_7 = -1;
  wire [-1 : -1] id_22;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_12,
      id_4,
      id_6,
      id_6,
      id_6
  );
endmodule
