/*
 * Copyright (C) 2017 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __WDT_HW_H__
#define __WDT_HW_H__

#define MTK_WDT_BASE			toprgu_base

#define MTK_WDT_MODE			(MTK_WDT_BASE+0x0000)
#define MTK_WDT_LENGTH			(MTK_WDT_BASE+0x0004)
#define MTK_WDT_RESTART			(MTK_WDT_BASE+0x0008)
#define MTK_WDT_STATUS			(MTK_WDT_BASE+0x000C)
#define MTK_WDT_INTERVAL			(MTK_WDT_BASE+0x0010)
#define MTK_WDT_SWRST			(MTK_WDT_BASE+0x0014)
#define MTK_WDT_SWSYSRST			(MTK_WDT_BASE+0x0018)
#define MTK_WDT_NONRST_REG		(MTK_WDT_BASE+0x0020)
#define MTK_WDT_NONRST_REG2		(MTK_WDT_BASE+0x0024)
#define MTK_WDT_REQ_MODE			(MTK_WDT_BASE+0x0030)
#define MTK_WDT_REQ_IRQ_EN		(MTK_WDT_BASE+0x0034)
#define MTK_WDT_EXT_REQ_CON		(MTK_WDT_BASE+0x0038)
#define MTK_WDT_DEBUG_CTL		(MTK_WDT_BASE+0x0040)
#define MTK_WDT_DEBUG_CTL2		(MTK_WDT_BASE+0x00A0)
#define MTK_WDT_LATCH_CTL		(MTK_WDT_BASE+0x0044)
#define MTK_WDT_LATCH_CTL2		(MTK_WDT_BASE+0x0048)
#define MTK_WDT_RSTDEG_EN1		(MTK_WDT_BASE+0x0080)
#define MTK_WDT_RSTDEG_EN2		(MTK_WDT_BASE+0x0084)
#define MTK_WDT_SYSDBG_DEG_EN1	(MTK_WDT_BASE+0x0088)
#define MTK_WDT_SYSDBG_DEG_EN2	(MTK_WDT_BASE+0x008C)
#define MTK_WDT_RESET_PROTECT		(MTK_WDT_BASE+0x0090)
#define MTK_WDT_DEBUG_1_REG		(MTK_WDT_BASE+0x0504)
#define MTK_WDT_DEBUG_2_REG		(MTK_WDT_BASE+0x0508)
#define MTK_WDT_DEBUG_3_REG		(MTK_WDT_BASE+0x050c)
#define MTK_WDT_DEBUG_4_REG		(MTK_WDT_BASE+0x0510)
#define MTK_WDT_COUNTER			(MTK_WDT_BASE+0x0514)

/*WDT_MODE*/
#define MTK_WDT_MODE_KEYMASK		(0xff00)
#define MTK_WDT_MODE_KEY			(0x22000000)
#define MTK_WDT_MODE_DDR_RESERVE	(0x0080)
#define MTK_WDT_MODE_DUAL_MODE	(0x0040)
#define MTK_WDT_MODE_IN_DIS		(0x0020) /* Reserved */
#define MTK_WDT_MODE_AUTO_RESTART	(0x0010) /* Reserved */
#define MTK_WDT_MODE_IRQ			(0x0008)
#define MTK_WDT_MODE_EXTEN		(0x0004)
#define MTK_WDT_MODE_EXT_POL		(0x0002)
#define MTK_WDT_MODE_ENABLE		(0x0001)
#define MTK_WDT_MODE_CON_RST		(0x0100)

/*WDT_LENGTH*/
#define MTK_WDT_LENGTH_TIME_OUT	(0xffe0)
#define MTK_WDT_LENGTH_KEYMASK	(0x001f)
#define MTK_WDT_LENGTH_KEY		(0x0008)
#define MTK_WDT_LENGTH_CTL_KEY	(0x95 << 24)

/*WDT_RESTART*/
#define MTK_WDT_RESTART_KEY		(0x1971)

/*WDT_STATUS*/
#define MTK_WDT_STATUS_SPM_THERMAL_RST		(1 << 0)
#define MTK_WDT_STATUS_SPM_RST			(1 << 1)
#define MTK_WDT_STATUS_EINT_RST			(1 << 2)
#define MTK_WDT_STATUS_SYSRST_RST			(1 << 3)
#define MTK_WDT_STATUS_DVFSP_RST			(1 << 4)
#define MTK_WDT_STATUS_SSPM_RST			(1 << 16)
#define MTK_WDT_STATUS_MDDBG_RST			(1 << 17)
#define MTK_WDT_STATUS_THERMAL_DIRECT_RST	(1 << 18)
#define MTK_WDT_STATUS_DEBUGWDT_RST		(1 << 19)
#define MTK_WDT_STATUS_SECURITY_RST		(1 << 28)
#define MTK_WDT_STATUS_IRQWDT_RST			(1 << 29)
#define MTK_WDT_STATUS_SWWDT_RST			(1 << 30)
#define MTK_WDT_STATUS_HWWDT_RST			(1 << 31)

/*WDT_INTERVAL*/
#define MTK_WDT_INTERVAL_MASK				(0x0fff)

/*WDT_SWRST*/
#define MTK_WDT_SWRST_KEY				(0x1209)

/*WDT_SWSYSRST*/
#define MTK_WDT_SWSYS_RST_KEY				(0x88000000)
#define MTK_WDT_SWSYS_RST_MM_RST			(1 << 1)
#define MTK_WDT_SWSYS_RST_MFG_RST			(1 << 2)
#define MTK_WDT_SWSYS_RST_VENC_RST			(1 << 3)
#define MTK_WDT_SWSYS_RST_VDEC_RST			(1 << 4)
#define MTK_WDT_SWSYS_RST_IMG_RST			(1 << 5)
#define MTK_WDT_SWSYS_RST_MD_RST			(1 << 7)
#define MTK_WDT_SWSYS_RST_IPU_CONN_RST			(1 << 13)
#define MTK_WDT_SWSYS_RST_C2K_SW_RST		(1 << 14)
#define MTK_WDT_SWSYS_RST_C2K_RST			(1 << 15)
#define MTK_WDT_SWSYS_RST_AUDIO_RST		(1 << 17)
#define MTK_WDT_SWSYS_RST_PERI_RST			(1 << 18)
#define MTK_WDT_SWSYS_RST_PERI_AO_RST		(1 << 19)
#define MTK_WDT_SWSYS_RST_CAM_RST			(1 << 20)
#define MTK_WDT_SWSYS_RST_IPU_CORE1_RST			(1 << 21)
#define MTK_WDT_SWSYS_RST_IPU_CORE2_RST			(1 << 22)
#define MTK_WDT_SWSYS_RST_IPU_CORE3_RST			(1 << 23)

/*MTK_WDT_REQ_MODE*/
#define MTK_WDT_REQ_MODE_KEY				(0x33000000)
#define MTK_WDT_REQ_MODE_SPM_THERMAL		(1 << 0)
#define MTK_WDT_REQ_MODE_SPM_SCPSYS		(1 << 1)
#define MTK_WDT_REQ_MODE_EINT				(1 << 2)
#define MTK_WDT_REQ_MODE_SYSRST			(1 << 3)
#define MTK_WDT_REQ_MODE_DVFSP			(1 << 4)
#define MTK_WDT_REQ_MODE_PMUC				(1 << 16)
#define MTK_WDT_REQ_MODE_MDDBG			(1 << 17)
#define MTK_WDT_REQ_MODE_THERMAL			(1 << 18)
#define MTK_WDT_REQ_MODE_DEBUG			(1 << 19)

/*MTK_WDT_REQ_IRQ*/
#define MTK_WDT_REQ_IRQ_KEY				(0x44000000)
#define MTK_WDT_REQ_IRQ_SPM_THERMAL_EN		(1 << 0)
#define MTK_WDT_REQ_IRQ_SPM_SCPSYS_EN		(1 << 1)
#define MTK_WDT_REQ_IRQ_EINT_EN			(1 << 2)
#define MTK_WDT_REQ_IRQ_SYSRST_EN			(1 << 3)
#define MTK_WDT_REQ_IRQ_DVFSP_EN			(1 << 4)
#define MTK_WDT_REQ_IRQ_PMUC_EN			(1 << 16)
#define MTK_WDT_REQ_IRQ_MDDBG_EN			(1 << 17)
#define MTK_WDT_REQ_IRQ_THERMAL_EN			(1 << 18)
#define MTK_WDT_REQ_IRQ_DEBUG_EN			(1 << 19)

/*MTK_WDT_DEBUG_CTL*/
#define MTK_WDT_DEBUG_CTL_KEY           (0x59000000)
#define MTK_WDT_DEBUG_CTL_EMI_DCS_EN    (0x00000002)
#define MTK_WDT_DEBUG_CTL_DVFSRC_EN     (0x00000004)
#define MTK_RG_MCU_CACHE_PRESERVE       (0x00000008)

/*MTK_WDT_LATCH_CTL*/
#define MTK_WDT_LATCH_CTL_KEY				(0x95000000)
#define MTK_WDT_LATCH_CTL_EN				(1 << 0)
#define MTK_WDT_LATCH_CTL_DVFSRC			(1 << 1)
#define MTK_WDT_LATCH_CTL_MCU				(1 << 4)
#define MTK_WDT_LATCH_CTL_SPM				(1 << 5)
#define MTK_WDT_LATCH_CTL_DRAMC			(1 << 6)
#define MTK_WDT_LATCH_CTL_EMI				(1 << 7)
#define MTK_WDT_LATCH_CTL_DRAMC_RD_TEST		(1 << 16)
#define MTK_WDT_LATCH_CTL_DRAMC_RDWT_TEST	(1 << 17)

/*MTK_WDT_LATCH_CTL2*/
#define MTK_WDT_LATCH_CTL2_KEY					(0x95000000)
#define MTK_WDT_LATCH_CTL2_MCU_DFD_TIMEOUT_SHIFT		(0)
#define MTK_WDT_LATCH_CTL2_MCU_DFD_TIMEOUT_MASK		(0x7F << MTK_WDT_LATCH_CTL2_MCU_DFD_TIMEOUT_SHIFT)
#define MTK_WDT_LATCH_CTL2_MCU_DFD_EN_SHIFT			(7)
#define MTK_WDT_LATCH_CTL2_MCU_DFD_EN_MASK			(0x1 << MTK_WDT_LATCH_CTL2_MCU_DFD_EN_SHIFT)
#define MTK_WDT_LATCH_CTL2_DVFSRC_LATCH_SELECT_SHIFT	(20)
#define MTK_WDT_LATCH_CTL2_DVFSRC_LATCH_SELECT_MASK	(0x1 << MTK_WDT_LATCH_CTL2_DVFSRC_LATCH_SELECT_SHIFT)
#define MTK_WDT_LATCH_CTL2_EMI_LATCH_SELECT_SHIFT		(21)
#define MTK_WDT_LATCH_CTL2_EMI_LATCH_SELECT_MASK		(0x1 << MTK_WDT_LATCH_CTL2_EMI_LATCH_SELECT_SHIFT)
#define MTK_WDT_LATCH_CTL2_MCU_LATCH_SELECT_SHIFT		(22)
#define MTK_WDT_LATCH_CTL2_MCU_LATCH_SELECT_MASK		(0x1 << MTK_WDT_LATCH_CTL2_MCU_LATCH_SELECT_SHIFT)
#define MTK_WDT_LATCH_CTL2_SPM_LATCH_SELECT_SHIFT		(23)
#define MTK_WDT_LATCH_CTL2_SPM_LATCH_SELECT_MASK		(0x1 << MTK_WDT_LATCH_CTL2_SPM_LATCH_SELECT_SHIFT)
#define MTK_WDT_DFD_EN              (1 << 7)
#define MTK_WDT_DFD_THERMAL1_DIS    (1 << 16)
#define MTK_WDT_DFD_THERMAL2_DIS    (1 << 17)
#define MTK_WDT_DFD_TIMEOUT_SHIFT   (0)
#define MTK_WDT_DFD_TIMEOUT_MASK    (0x7F << MTK_WDT_DFD_TIMEOUT_SHIFT)

/*MTK_WDT_RSTDEG_EN*/
#define MTK_WDT_RSTDEG_EN1_KEY			(0xa357)
#define MTK_WDT_RSTDEG_EN2_KEY			(0x67d2)

/*MTK_WDT_SYSDBG_DEG_EN*/
#define MTK_WDT_SYSDBG_DEG_EN1_KEY			(0x1b2a)
#define MTK_WDT_SYSDBG_DEG_EN2_KEY			(0x4f59)

extern void __inner_flush_dcache_all(void);

#endif   /*__WDT_HW_H__*/
