

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_324_1'
================================================================
* Date:           Sun Jun 19 18:34:14 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.017 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_324_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     133|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     133|      66|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U50  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln324_fu_138_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln324_fu_132_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    3|          6|
    |i_fu_52               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_fu_52        |   3|   0|    3|          0|
    |m_V_1_1_fu_60  |  32|   0|   32|          0|
    |m_V_1_2_fu_64  |  32|   0|   32|          0|
    |m_V_1_3_fu_68  |  32|   0|   32|          0|
    |m_V_1_fu_56    |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 133|   0|  133|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_324_1|  return value|
|den2_V_0_0_05        |   in|   32|     ap_none|                         den2_V_0_0_05|        scalar|
|den2_V_0_1_06        |   in|   32|     ap_none|                         den2_V_0_1_06|        scalar|
|den2_V_0_2_07        |   in|   32|     ap_none|                         den2_V_0_2_07|        scalar|
|den2_V_0_3_08        |   in|   32|     ap_none|                         den2_V_0_3_08|        scalar|
|m_V_3_04_out         |  out|   32|      ap_vld|                          m_V_3_04_out|       pointer|
|m_V_3_04_out_ap_vld  |  out|    1|      ap_vld|                          m_V_3_04_out|       pointer|
|m_V_2_03_out         |  out|   32|      ap_vld|                          m_V_2_03_out|       pointer|
|m_V_2_03_out_ap_vld  |  out|    1|      ap_vld|                          m_V_2_03_out|       pointer|
|m_V_1_02_out         |  out|   32|      ap_vld|                          m_V_1_02_out|       pointer|
|m_V_1_02_out_ap_vld  |  out|    1|      ap_vld|                          m_V_1_02_out|       pointer|
|m_V_0_01_out         |  out|   32|      ap_vld|                          m_V_0_01_out|       pointer|
|m_V_0_01_out_ap_vld  |  out|    1|      ap_vld|                          m_V_0_01_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

