
# Generated by vmake version 2.0

# Define path to each library
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_WORK = modelsim/grlib
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_GRLIB = modelsim/grlib

# Define path to each design unit
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE-math_real = $(LIB_IEEE)/math_real/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GRLIB-xxor2-xxor_true = $(LIB_GRLIB)/xxor2/xxor_true.dat
GRLIB-xxor2 = $(LIB_GRLIB)/xxor2/_primary.dat
GRLIB-xxor1-xxor_regular = $(LIB_GRLIB)/xxor1/xxor_regular.dat
GRLIB-xxor1 = $(LIB_GRLIB)/xxor1/_primary.dat
GRLIB-xorstage_64-xorstage = $(LIB_GRLIB)/xorstage_64/xorstage.dat
GRLIB-xorstage_64 = $(LIB_GRLIB)/xorstage_64/_primary.dat
GRLIB-xorstage_32-xorstage = $(LIB_GRLIB)/xorstage_32/xorstage.dat
GRLIB-xorstage_32 = $(LIB_GRLIB)/xorstage_32/_primary.dat
GRLIB-xorstage_128-xorstage = $(LIB_GRLIB)/xorstage_128/xorstage.dat
GRLIB-xorstage_128 = $(LIB_GRLIB)/xorstage_128/_primary.dat
GRLIB-wallace_34_34-wallace = $(LIB_GRLIB)/wallace_34_34/wallace.dat
GRLIB-wallace_34_34 = $(LIB_GRLIB)/wallace_34_34/_primary.dat
GRLIB-wallace_34_18-wallace = $(LIB_GRLIB)/wallace_34_18/wallace.dat
GRLIB-wallace_34_18 = $(LIB_GRLIB)/wallace_34_18/_primary.dat
GRLIB-wallace_34_10-wallace = $(LIB_GRLIB)/wallace_34_10/wallace.dat
GRLIB-wallace_34_10 = $(LIB_GRLIB)/wallace_34_10/_primary.dat
GRLIB-wallace_18_18-wallace = $(LIB_GRLIB)/wallace_18_18/wallace.dat
GRLIB-wallace_18_18 = $(LIB_GRLIB)/wallace_18_18/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GRLIB-testlib-body = $(LIB_GRLIB)/testlib/body.dat
GRLIB-testlib = $(LIB_GRLIB)/testlib/_primary.dat
GRLIB-stdlib-body = $(LIB_GRLIB)/stdlib/body.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-stdio-body = $(LIB_GRLIB)/stdio/body.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB-sparc_disas-body = $(LIB_GRLIB)/sparc_disas/body.dat
GRLIB-sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB-sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB-report_version-beh = $(LIB_GRLIB)/report_version/beh.dat
GRLIB-report_version = $(LIB_GRLIB)/report_version/_primary.dat
GRLIB-r_gate-r_gate = $(LIB_GRLIB)/r_gate/r_gate.dat
GRLIB-r_gate = $(LIB_GRLIB)/r_gate/_primary.dat
GRLIB-prestage_64-prestage = $(LIB_GRLIB)/prestage_64/prestage.dat
GRLIB-prestage_64 = $(LIB_GRLIB)/prestage_64/_primary.dat
GRLIB-prestage_32-prestage = $(LIB_GRLIB)/prestage_32/prestage.dat
GRLIB-prestage_32 = $(LIB_GRLIB)/prestage_32/_primary.dat
GRLIB-prestage_128-prestage = $(LIB_GRLIB)/prestage_128/prestage.dat
GRLIB-prestage_128 = $(LIB_GRLIB)/prestage_128/_primary.dat
GRLIB-pp_middle-pp_middle = $(LIB_GRLIB)/pp_middle/pp_middle.dat
GRLIB-pp_middle = $(LIB_GRLIB)/pp_middle/_primary.dat
GRLIB-pp_low-pp_low = $(LIB_GRLIB)/pp_low/pp_low.dat
GRLIB-pp_low = $(LIB_GRLIB)/pp_low/_primary.dat
GRLIB-pp_high-pp_high = $(LIB_GRLIB)/pp_high/pp_high.dat
GRLIB-pp_high = $(LIB_GRLIB)/pp_high/_primary.dat
GRLIB-multlib = $(LIB_GRLIB)/multlib/_primary.dat
GRLIB-multiplier_34_34-multiplier = $(LIB_GRLIB)/multiplier_34_34/multiplier.dat
GRLIB-multiplier_34_34 = $(LIB_GRLIB)/multiplier_34_34/_primary.dat
GRLIB-multiplier_34_18-multiplier = $(LIB_GRLIB)/multiplier_34_18/multiplier.dat
GRLIB-multiplier_34_18 = $(LIB_GRLIB)/multiplier_34_18/_primary.dat
GRLIB-multiplier_34_10-multiplier = $(LIB_GRLIB)/multiplier_34_10/multiplier.dat
GRLIB-multiplier_34_10 = $(LIB_GRLIB)/multiplier_34_10/_primary.dat
GRLIB-multiplier_18_18-multiplier = $(LIB_GRLIB)/multiplier_18_18/multiplier.dat
GRLIB-multiplier_18_18 = $(LIB_GRLIB)/multiplier_18_18/_primary.dat
GRLIB-mul_33_9-a = $(LIB_GRLIB)/mul_33_9/a.dat
GRLIB-mul_33_9 = $(LIB_GRLIB)/mul_33_9/_primary.dat
GRLIB-mul_33_33-a = $(LIB_GRLIB)/mul_33_33/a.dat
GRLIB-mul_33_33 = $(LIB_GRLIB)/mul_33_33/_primary.dat
GRLIB-mul_33_17-a = $(LIB_GRLIB)/mul_33_17/a.dat
GRLIB-mul_33_17 = $(LIB_GRLIB)/mul_33_17/_primary.dat
GRLIB-mul_17_17-a = $(LIB_GRLIB)/mul_17_17/a.dat
GRLIB-mul_17_17 = $(LIB_GRLIB)/mul_17_17/_primary.dat
GRLIB-invblock-invblock_regular = $(LIB_GRLIB)/invblock/invblock_regular.dat
GRLIB-invblock = $(LIB_GRLIB)/invblock/_primary.dat
GRLIB-half_adder-half_adder = $(LIB_GRLIB)/half_adder/half_adder.dat
GRLIB-half_adder = $(LIB_GRLIB)/half_adder/_primary.dat
GRLIB-full_adder-full_adder = $(LIB_GRLIB)/full_adder/full_adder.dat
GRLIB-full_adder = $(LIB_GRLIB)/full_adder/_primary.dat
GRLIB-fpu_disas-behav = $(LIB_GRLIB)/fpu_disas/behav.dat
GRLIB-fpu_disas = $(LIB_GRLIB)/fpu_disas/_primary.dat
GRLIB-flipflop-flipflop = $(LIB_GRLIB)/flipflop/flipflop.dat
GRLIB-flipflop = $(LIB_GRLIB)/flipflop/_primary.dat
GRLIB-dma2ahb_testpackage-body = $(LIB_GRLIB)/dma2ahb_testpackage/body.dat
GRLIB-dma2ahb_testpackage = $(LIB_GRLIB)/dma2ahb_testpackage/_primary.dat
GRLIB-dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GRLIB-dma2ahb-rtl = $(LIB_GRLIB)/dma2ahb/rtl.dat
GRLIB-dma2ahb = $(LIB_GRLIB)/dma2ahb/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB-decoder-decoder = $(LIB_GRLIB)/decoder/decoder.dat
GRLIB-decoder = $(LIB_GRLIB)/decoder/_primary.dat
GRLIB-dblctree_64-dblctree = $(LIB_GRLIB)/dblctree_64/dblctree.dat
GRLIB-dblctree_64 = $(LIB_GRLIB)/dblctree_64/_primary.dat
GRLIB-dblctree_32-dblctree = $(LIB_GRLIB)/dblctree_32/dblctree.dat
GRLIB-dblctree_32 = $(LIB_GRLIB)/dblctree_32/_primary.dat
GRLIB-dblctree_128-dblctree = $(LIB_GRLIB)/dblctree_128/dblctree.dat
GRLIB-dblctree_128 = $(LIB_GRLIB)/dblctree_128/_primary.dat
GRLIB-dblcadder_64_64-dblcadder = $(LIB_GRLIB)/dblcadder_64_64/dblcadder.dat
GRLIB-dblcadder_64_64 = $(LIB_GRLIB)/dblcadder_64_64/_primary.dat
GRLIB-dblcadder_32_32-dblcadder = $(LIB_GRLIB)/dblcadder_32_32/dblcadder.dat
GRLIB-dblcadder_32_32 = $(LIB_GRLIB)/dblcadder_32_32/_primary.dat
GRLIB-dblcadder_128_128-dblcadder = $(LIB_GRLIB)/dblcadder_128_128/dblcadder.dat
GRLIB-dblcadder_128_128 = $(LIB_GRLIB)/dblcadder_128_128/_primary.dat
GRLIB-dblc_6_128-dblc_6 = $(LIB_GRLIB)/dblc_6_128/dblc_6.dat
GRLIB-dblc_6_128 = $(LIB_GRLIB)/dblc_6_128/_primary.dat
GRLIB-dblc_5_64-dblc_5 = $(LIB_GRLIB)/dblc_5_64/dblc_5.dat
GRLIB-dblc_5_64 = $(LIB_GRLIB)/dblc_5_64/_primary.dat
GRLIB-dblc_5_128-dblc_5 = $(LIB_GRLIB)/dblc_5_128/dblc_5.dat
GRLIB-dblc_5_128 = $(LIB_GRLIB)/dblc_5_128/_primary.dat
GRLIB-dblc_4_64-dblc_4 = $(LIB_GRLIB)/dblc_4_64/dblc_4.dat
GRLIB-dblc_4_64 = $(LIB_GRLIB)/dblc_4_64/_primary.dat
GRLIB-dblc_4_32-dblc_4 = $(LIB_GRLIB)/dblc_4_32/dblc_4.dat
GRLIB-dblc_4_32 = $(LIB_GRLIB)/dblc_4_32/_primary.dat
GRLIB-dblc_4_128-dblc_4 = $(LIB_GRLIB)/dblc_4_128/dblc_4.dat
GRLIB-dblc_4_128 = $(LIB_GRLIB)/dblc_4_128/_primary.dat
GRLIB-dblc_3_64-dblc_3 = $(LIB_GRLIB)/dblc_3_64/dblc_3.dat
GRLIB-dblc_3_64 = $(LIB_GRLIB)/dblc_3_64/_primary.dat
GRLIB-dblc_3_32-dblc_3 = $(LIB_GRLIB)/dblc_3_32/dblc_3.dat
GRLIB-dblc_3_32 = $(LIB_GRLIB)/dblc_3_32/_primary.dat
GRLIB-dblc_3_128-dblc_3 = $(LIB_GRLIB)/dblc_3_128/dblc_3.dat
GRLIB-dblc_3_128 = $(LIB_GRLIB)/dblc_3_128/_primary.dat
GRLIB-dblc_2_64-dblc_2 = $(LIB_GRLIB)/dblc_2_64/dblc_2.dat
GRLIB-dblc_2_64 = $(LIB_GRLIB)/dblc_2_64/_primary.dat
GRLIB-dblc_2_32-dblc_2 = $(LIB_GRLIB)/dblc_2_32/dblc_2.dat
GRLIB-dblc_2_32 = $(LIB_GRLIB)/dblc_2_32/_primary.dat
GRLIB-dblc_2_128-dblc_2 = $(LIB_GRLIB)/dblc_2_128/dblc_2.dat
GRLIB-dblc_2_128 = $(LIB_GRLIB)/dblc_2_128/_primary.dat
GRLIB-dblc_1_64-dblc_1 = $(LIB_GRLIB)/dblc_1_64/dblc_1.dat
GRLIB-dblc_1_64 = $(LIB_GRLIB)/dblc_1_64/_primary.dat
GRLIB-dblc_1_32-dblc_1 = $(LIB_GRLIB)/dblc_1_32/dblc_1.dat
GRLIB-dblc_1_32 = $(LIB_GRLIB)/dblc_1_32/_primary.dat
GRLIB-dblc_1_128-dblc_1 = $(LIB_GRLIB)/dblc_1_128/dblc_1.dat
GRLIB-dblc_1_128 = $(LIB_GRLIB)/dblc_1_128/_primary.dat
GRLIB-dblc_0_64-dblc_0 = $(LIB_GRLIB)/dblc_0_64/dblc_0.dat
GRLIB-dblc_0_64 = $(LIB_GRLIB)/dblc_0_64/_primary.dat
GRLIB-dblc_0_32-dblc_0 = $(LIB_GRLIB)/dblc_0_32/dblc_0.dat
GRLIB-dblc_0_32 = $(LIB_GRLIB)/dblc_0_32/_primary.dat
GRLIB-dblc_0_128-dblc_0 = $(LIB_GRLIB)/dblc_0_128/dblc_0.dat
GRLIB-dblc_0_128 = $(LIB_GRLIB)/dblc_0_128/_primary.dat
GRLIB-cpu_disas-behav = $(LIB_GRLIB)/cpu_disas/behav.dat
GRLIB-cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-boothcoder_34_34-boothcoder = $(LIB_GRLIB)/boothcoder_34_34/boothcoder.dat
GRLIB-boothcoder_34_34 = $(LIB_GRLIB)/boothcoder_34_34/_primary.dat
GRLIB-boothcoder_34_18-boothcoder = $(LIB_GRLIB)/boothcoder_34_18/boothcoder.dat
GRLIB-boothcoder_34_18 = $(LIB_GRLIB)/boothcoder_34_18/_primary.dat
GRLIB-boothcoder_34_10-boothcoder = $(LIB_GRLIB)/boothcoder_34_10/boothcoder.dat
GRLIB-boothcoder_34_10 = $(LIB_GRLIB)/boothcoder_34_10/_primary.dat
GRLIB-boothcoder_18_18-boothcoder = $(LIB_GRLIB)/boothcoder_18_18/boothcoder.dat
GRLIB-boothcoder_18_18 = $(LIB_GRLIB)/boothcoder_18_18/_primary.dat
GRLIB-blocks = $(LIB_GRLIB)/blocks/_primary.dat
GRLIB-block2a-block2a_regular = $(LIB_GRLIB)/block2a/block2a_regular.dat
GRLIB-block2a = $(LIB_GRLIB)/block2a/_primary.dat
GRLIB-block2-block2_regular = $(LIB_GRLIB)/block2/block2_regular.dat
GRLIB-block2 = $(LIB_GRLIB)/block2/_primary.dat
GRLIB-block1a-block1a_regular = $(LIB_GRLIB)/block1a/block1a_regular.dat
GRLIB-block1a = $(LIB_GRLIB)/block1a/_primary.dat
GRLIB-block1-block1_regular = $(LIB_GRLIB)/block1/block1_regular.dat
GRLIB-block1 = $(LIB_GRLIB)/block1/_primary.dat
GRLIB-block0-block0_regular = $(LIB_GRLIB)/block0/block0_regular.dat
GRLIB-block0 = $(LIB_GRLIB)/block0/_primary.dat
GRLIB-apbctrl-rtl = $(LIB_GRLIB)/apbctrl/rtl.dat
GRLIB-apbctrl = $(LIB_GRLIB)/apbctrl/_primary.dat
GRLIB-amba_testpackage-body = $(LIB_GRLIB)/amba_testpackage/body.dat
GRLIB-amba_testpackage = $(LIB_GRLIB)/amba_testpackage/_primary.dat
GRLIB-amba-body = $(LIB_GRLIB)/amba/body.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-ahbdefmst-rtl = $(LIB_GRLIB)/ahbdefmst/rtl.dat
GRLIB-ahbdefmst = $(LIB_GRLIB)/ahbdefmst/_primary.dat
GRLIB-ahbctrl-rtl = $(LIB_GRLIB)/ahbctrl/rtl.dat
GRLIB-ahbctrl = $(LIB_GRLIB)/ahbctrl/_primary.dat
GRLIB-add32-a = $(LIB_GRLIB)/add32/a.dat
GRLIB-add32 = $(LIB_GRLIB)/add32/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(GRLIB-xxor2-xxor_true) \
    $(GRLIB-xxor2) \
    $(GRLIB-xxor1-xxor_regular) \
    $(GRLIB-xxor1) \
    $(GRLIB-xorstage_64-xorstage) \
    $(GRLIB-xorstage_64) \
    $(GRLIB-xorstage_32-xorstage) \
    $(GRLIB-xorstage_32) \
    $(GRLIB-xorstage_128-xorstage) \
    $(GRLIB-xorstage_128) \
    $(GRLIB-wallace_34_34-wallace) \
    $(GRLIB-wallace_34_34) \
    $(GRLIB-wallace_34_18-wallace) \
    $(GRLIB-wallace_34_18) \
    $(GRLIB-wallace_34_10-wallace) \
    $(GRLIB-wallace_34_10) \
    $(GRLIB-wallace_18_18-wallace) \
    $(GRLIB-wallace_18_18) \
    $(GRLIB-version) \
    $(GRLIB-testlib-body) \
    $(GRLIB-testlib) \
    $(GRLIB-stdlib-body) \
    $(GRLIB-stdlib) \
    $(GRLIB-stdio-body) \
    $(GRLIB-stdio) \
    $(GRLIB-sparc_disas-body) \
    $(GRLIB-sparc_disas) \
    $(GRLIB-sparc) \
    $(GRLIB-report_version-beh) \
    $(GRLIB-report_version) \
    $(GRLIB-r_gate-r_gate) \
    $(GRLIB-r_gate) \
    $(GRLIB-prestage_64-prestage) \
    $(GRLIB-prestage_64) \
    $(GRLIB-prestage_32-prestage) \
    $(GRLIB-prestage_32) \
    $(GRLIB-prestage_128-prestage) \
    $(GRLIB-prestage_128) \
    $(GRLIB-pp_middle-pp_middle) \
    $(GRLIB-pp_middle) \
    $(GRLIB-pp_low-pp_low) \
    $(GRLIB-pp_low) \
    $(GRLIB-pp_high-pp_high) \
    $(GRLIB-pp_high) \
    $(GRLIB-multlib) \
    $(GRLIB-multiplier_34_34-multiplier) \
    $(GRLIB-multiplier_34_34) \
    $(GRLIB-multiplier_34_18-multiplier) \
    $(GRLIB-multiplier_34_18) \
    $(GRLIB-multiplier_34_10-multiplier) \
    $(GRLIB-multiplier_34_10) \
    $(GRLIB-multiplier_18_18-multiplier) \
    $(GRLIB-multiplier_18_18) \
    $(GRLIB-mul_33_9-a) \
    $(GRLIB-mul_33_9) \
    $(GRLIB-mul_33_33-a) \
    $(GRLIB-mul_33_33) \
    $(GRLIB-mul_33_17-a) \
    $(GRLIB-mul_33_17) \
    $(GRLIB-mul_17_17-a) \
    $(GRLIB-mul_17_17) \
    $(GRLIB-invblock-invblock_regular) \
    $(GRLIB-invblock) \
    $(GRLIB-half_adder-half_adder) \
    $(GRLIB-half_adder) \
    $(GRLIB-full_adder-full_adder) \
    $(GRLIB-full_adder) \
    $(GRLIB-fpu_disas-behav) \
    $(GRLIB-fpu_disas) \
    $(GRLIB-flipflop-flipflop) \
    $(GRLIB-flipflop) \
    $(GRLIB-dma2ahb_testpackage-body) \
    $(GRLIB-dma2ahb_testpackage) \
    $(GRLIB-dma2ahb_package) \
    $(GRLIB-dma2ahb-rtl) \
    $(GRLIB-dma2ahb) \
    $(GRLIB-devices) \
    $(GRLIB-decoder-decoder) \
    $(GRLIB-decoder) \
    $(GRLIB-dblctree_64-dblctree) \
    $(GRLIB-dblctree_64) \
    $(GRLIB-dblctree_32-dblctree) \
    $(GRLIB-dblctree_32) \
    $(GRLIB-dblctree_128-dblctree) \
    $(GRLIB-dblctree_128) \
    $(GRLIB-dblcadder_64_64-dblcadder) \
    $(GRLIB-dblcadder_64_64) \
    $(GRLIB-dblcadder_32_32-dblcadder) \
    $(GRLIB-dblcadder_32_32) \
    $(GRLIB-dblcadder_128_128-dblcadder) \
    $(GRLIB-dblcadder_128_128) \
    $(GRLIB-dblc_6_128-dblc_6) \
    $(GRLIB-dblc_6_128) \
    $(GRLIB-dblc_5_64-dblc_5) \
    $(GRLIB-dblc_5_64) \
    $(GRLIB-dblc_5_128-dblc_5) \
    $(GRLIB-dblc_5_128) \
    $(GRLIB-dblc_4_64-dblc_4) \
    $(GRLIB-dblc_4_64) \
    $(GRLIB-dblc_4_32-dblc_4) \
    $(GRLIB-dblc_4_32) \
    $(GRLIB-dblc_4_128-dblc_4) \
    $(GRLIB-dblc_4_128) \
    $(GRLIB-dblc_3_64-dblc_3) \
    $(GRLIB-dblc_3_64) \
    $(GRLIB-dblc_3_32-dblc_3) \
    $(GRLIB-dblc_3_32) \
    $(GRLIB-dblc_3_128-dblc_3) \
    $(GRLIB-dblc_3_128) \
    $(GRLIB-dblc_2_64-dblc_2) \
    $(GRLIB-dblc_2_64) \
    $(GRLIB-dblc_2_32-dblc_2) \
    $(GRLIB-dblc_2_32) \
    $(GRLIB-dblc_2_128-dblc_2) \
    $(GRLIB-dblc_2_128) \
    $(GRLIB-dblc_1_64-dblc_1) \
    $(GRLIB-dblc_1_64) \
    $(GRLIB-dblc_1_32-dblc_1) \
    $(GRLIB-dblc_1_32) \
    $(GRLIB-dblc_1_128-dblc_1) \
    $(GRLIB-dblc_1_128) \
    $(GRLIB-dblc_0_64-dblc_0) \
    $(GRLIB-dblc_0_64) \
    $(GRLIB-dblc_0_32-dblc_0) \
    $(GRLIB-dblc_0_32) \
    $(GRLIB-dblc_0_128-dblc_0) \
    $(GRLIB-dblc_0_128) \
    $(GRLIB-cpu_disas-behav) \
    $(GRLIB-cpu_disas) \
    $(GRLIB-config) \
    $(GRLIB-boothcoder_34_34-boothcoder) \
    $(GRLIB-boothcoder_34_34) \
    $(GRLIB-boothcoder_34_18-boothcoder) \
    $(GRLIB-boothcoder_34_18) \
    $(GRLIB-boothcoder_34_10-boothcoder) \
    $(GRLIB-boothcoder_34_10) \
    $(GRLIB-boothcoder_18_18-boothcoder) \
    $(GRLIB-boothcoder_18_18) \
    $(GRLIB-blocks) \
    $(GRLIB-block2a-block2a_regular) \
    $(GRLIB-block2a) \
    $(GRLIB-block2-block2_regular) \
    $(GRLIB-block2) \
    $(GRLIB-block1a-block1a_regular) \
    $(GRLIB-block1a) \
    $(GRLIB-block1-block1_regular) \
    $(GRLIB-block1) \
    $(GRLIB-block0-block0_regular) \
    $(GRLIB-block0) \
    $(GRLIB-apbctrl-rtl) \
    $(GRLIB-apbctrl) \
    $(GRLIB-amba_testpackage-body) \
    $(GRLIB-amba_testpackage) \
    $(GRLIB-amba-body) \
    $(GRLIB-amba) \
    $(GRLIB-ahbdefmst-rtl) \
    $(GRLIB-ahbdefmst) \
    $(GRLIB-ahbctrl-rtl) \
    $(GRLIB-ahbctrl) \
    $(GRLIB-add32-a) \
    $(GRLIB-add32)

$(GRLIB-ahbctrl) \
$(GRLIB-ahbctrl-rtl) : ../../lib/grlib/amba/ahbctrl.vhd \
		$(GRLIB-stdio) \
		$(IEEE-math_real) \
		$(GRLIB-testlib) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/ahbctrl.vhd

$(GRLIB-ahbdefmst) \
$(GRLIB-ahbdefmst-rtl) : ../../lib/grlib/amba/defmst.vhd \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/defmst.vhd

$(GRLIB-amba) \
$(GRLIB-amba-body) : ../../lib/grlib/amba/amba.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba.vhd

$(GRLIB-amba_testpackage) \
$(GRLIB-amba_testpackage-body) : ../../lib/grlib/amba/amba_tp.vhd \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164) \
		$(STD-textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/amba_tp.vhd

$(GRLIB-apbctrl) \
$(GRLIB-apbctrl-rtl) : ../../lib/grlib/amba/apbctrl.vhd \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/apbctrl.vhd

$(GRLIB-config) : ../../lib/grlib/stdlib/config.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/config.vhd

$(GRLIB-devices) : ../../lib/grlib/amba/devices.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/devices.vhd

$(GRLIB-dma2ahb) \
$(GRLIB-dma2ahb-rtl) : ../../lib/grlib/amba/dma2ahb.vhd \
		$(GRLIB-dma2ahb_package) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb.vhd

$(GRLIB-dma2ahb_package) : ../../lib/grlib/amba/dma2ahb_pkg.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_pkg.vhd

$(GRLIB-dma2ahb_testpackage) \
$(GRLIB-dma2ahb_testpackage-body) : ../../lib/grlib/amba/dma2ahb_tp.vhd \
		$(GRLIB-dma2ahb_package) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/amba/dma2ahb_tp.vhd

$(GRLIB-cpu_disas) \
$(GRLIB-cpu_disas-behav) \
$(GRLIB-fpu_disas) \
$(GRLIB-fpu_disas-behav) : ../../lib/grlib/sparc/cpu_disas.vhd \
		$(GRLIB-sparc_disas) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/cpu_disas.vhd

$(GRLIB-multlib) : ../../lib/grlib/modgen/multlib.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/multlib.vhd

$(GRLIB-report_version) \
$(GRLIB-report_version-beh) : ../../lib/grlib/util/util.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/util/util.vhd

$(GRLIB-sparc) : ../../lib/grlib/sparc/sparc.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc.vhd

$(GRLIB-sparc_disas) \
$(GRLIB-sparc_disas-body) : ../../lib/grlib/sparc/sparc_disas.vhd \
		$(GRLIB-stdio) \
		$(IEEE-math_real) \
		$(GRLIB-testlib) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/sparc/sparc_disas.vhd

$(GRLIB-stdio) \
$(GRLIB-stdio-body) : ../../lib/grlib/stdlib/stdio.vhd \
		$(IEEE-std_logic_1164) \
		$(STD-textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdio.vhd

$(GRLIB-stdlib) \
$(GRLIB-stdlib-body) : ../../lib/grlib/stdlib/stdlib.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/stdlib.vhd

$(GRLIB-testlib) \
$(GRLIB-testlib-body) : ../../lib/grlib/stdlib/testlib.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-stdio) \
		$(IEEE-math_real) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164) \
		$(STD-textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/testlib.vhd

$(GRLIB-version) : ../../lib/grlib/stdlib/version.vhd \
		$(STD-textio)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/stdlib/version.vhd

$(GRLIB-add32) \
$(GRLIB-add32-a) \
$(GRLIB-block0) \
$(GRLIB-block0-block0_regular) \
$(GRLIB-block1) \
$(GRLIB-block1-block1_regular) \
$(GRLIB-block1a) \
$(GRLIB-block1a-block1a_regular) \
$(GRLIB-block2) \
$(GRLIB-block2-block2_regular) \
$(GRLIB-block2a) \
$(GRLIB-block2a-block2a_regular) \
$(GRLIB-blocks) \
$(GRLIB-boothcoder_18_18) \
$(GRLIB-boothcoder_18_18-boothcoder) \
$(GRLIB-boothcoder_34_10) \
$(GRLIB-boothcoder_34_10-boothcoder) \
$(GRLIB-boothcoder_34_18) \
$(GRLIB-boothcoder_34_18-boothcoder) \
$(GRLIB-boothcoder_34_34) \
$(GRLIB-boothcoder_34_34-boothcoder) \
$(GRLIB-dblc_0_128) \
$(GRLIB-dblc_0_128-dblc_0) \
$(GRLIB-dblc_0_32) \
$(GRLIB-dblc_0_32-dblc_0) \
$(GRLIB-dblc_0_64) \
$(GRLIB-dblc_0_64-dblc_0) \
$(GRLIB-dblc_1_128) \
$(GRLIB-dblc_1_128-dblc_1) \
$(GRLIB-dblc_1_32) \
$(GRLIB-dblc_1_32-dblc_1) \
$(GRLIB-dblc_1_64) \
$(GRLIB-dblc_1_64-dblc_1) \
$(GRLIB-dblc_2_128) \
$(GRLIB-dblc_2_128-dblc_2) \
$(GRLIB-dblc_2_32) \
$(GRLIB-dblc_2_32-dblc_2) \
$(GRLIB-dblc_2_64) \
$(GRLIB-dblc_2_64-dblc_2) \
$(GRLIB-dblc_3_128) \
$(GRLIB-dblc_3_128-dblc_3) \
$(GRLIB-dblc_3_32) \
$(GRLIB-dblc_3_32-dblc_3) \
$(GRLIB-dblc_3_64) \
$(GRLIB-dblc_3_64-dblc_3) \
$(GRLIB-dblc_4_128) \
$(GRLIB-dblc_4_128-dblc_4) \
$(GRLIB-dblc_4_32) \
$(GRLIB-dblc_4_32-dblc_4) \
$(GRLIB-dblc_4_64) \
$(GRLIB-dblc_4_64-dblc_4) \
$(GRLIB-dblc_5_128) \
$(GRLIB-dblc_5_128-dblc_5) \
$(GRLIB-dblc_5_64) \
$(GRLIB-dblc_5_64-dblc_5) \
$(GRLIB-dblc_6_128) \
$(GRLIB-dblc_6_128-dblc_6) \
$(GRLIB-dblcadder_128_128) \
$(GRLIB-dblcadder_128_128-dblcadder) \
$(GRLIB-dblcadder_32_32) \
$(GRLIB-dblcadder_32_32-dblcadder) \
$(GRLIB-dblcadder_64_64) \
$(GRLIB-dblcadder_64_64-dblcadder) \
$(GRLIB-dblctree_128) \
$(GRLIB-dblctree_128-dblctree) \
$(GRLIB-dblctree_32) \
$(GRLIB-dblctree_32-dblctree) \
$(GRLIB-dblctree_64) \
$(GRLIB-dblctree_64-dblctree) \
$(GRLIB-decoder) \
$(GRLIB-decoder-decoder) \
$(GRLIB-flipflop) \
$(GRLIB-flipflop-flipflop) \
$(GRLIB-full_adder) \
$(GRLIB-full_adder-full_adder) \
$(GRLIB-half_adder) \
$(GRLIB-half_adder-half_adder) \
$(GRLIB-invblock) \
$(GRLIB-invblock-invblock_regular) \
$(GRLIB-mul_17_17) \
$(GRLIB-mul_17_17-a) \
$(GRLIB-mul_33_17) \
$(GRLIB-mul_33_17-a) \
$(GRLIB-mul_33_33) \
$(GRLIB-mul_33_33-a) \
$(GRLIB-mul_33_9) \
$(GRLIB-mul_33_9-a) \
$(GRLIB-multiplier_18_18) \
$(GRLIB-multiplier_18_18-multiplier) \
$(GRLIB-multiplier_34_10) \
$(GRLIB-multiplier_34_10-multiplier) \
$(GRLIB-multiplier_34_18) \
$(GRLIB-multiplier_34_18-multiplier) \
$(GRLIB-multiplier_34_34) \
$(GRLIB-multiplier_34_34-multiplier) \
$(GRLIB-pp_high) \
$(GRLIB-pp_high-pp_high) \
$(GRLIB-pp_low) \
$(GRLIB-pp_low-pp_low) \
$(GRLIB-pp_middle) \
$(GRLIB-pp_middle-pp_middle) \
$(GRLIB-prestage_128) \
$(GRLIB-prestage_128-prestage) \
$(GRLIB-prestage_32) \
$(GRLIB-prestage_32-prestage) \
$(GRLIB-prestage_64) \
$(GRLIB-prestage_64-prestage) \
$(GRLIB-r_gate) \
$(GRLIB-r_gate-r_gate) \
$(GRLIB-wallace_18_18) \
$(GRLIB-wallace_18_18-wallace) \
$(GRLIB-wallace_34_10) \
$(GRLIB-wallace_34_10-wallace) \
$(GRLIB-wallace_34_18) \
$(GRLIB-wallace_34_18-wallace) \
$(GRLIB-wallace_34_34) \
$(GRLIB-wallace_34_34-wallace) \
$(GRLIB-xorstage_128) \
$(GRLIB-xorstage_128-xorstage) \
$(GRLIB-xorstage_32) \
$(GRLIB-xorstage_32-xorstage) \
$(GRLIB-xorstage_64) \
$(GRLIB-xorstage_64-xorstage) \
$(GRLIB-xxor1) \
$(GRLIB-xxor1-xxor_regular) \
$(GRLIB-xxor2) \
$(GRLIB-xxor2-xxor_true) : ../../lib/grlib/modgen/leaves.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work grlib ../../lib/grlib/modgen/leaves.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_GRLIB = modelsim/grlib
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_WORK = modelsim/unisim
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_UNISIM = modelsim/unisim

# Define path to each design unit
IEEE-std_logic_textio = $(LIB_IEEE)/std_logic_textio/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
IEEE-std_logic_signed = $(LIB_IEEE)/std_logic_signed/_primary.dat
IEEE-std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
IEEE-std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
IEEE-vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
IEEE-vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
UNISIM-xorcy_l-xorcy_l_v = $(LIB_UNISIM)/xorcy_l/xorcy_l_v.dat
UNISIM-xorcy_l = $(LIB_UNISIM)/xorcy_l/_primary.dat
UNISIM-xorcy-xorcy_v = $(LIB_UNISIM)/xorcy/xorcy_v.dat
UNISIM-xorcy = $(LIB_UNISIM)/xorcy/_primary.dat
UNISIM-xor2-xor2_v = $(LIB_UNISIM)/xor2/xor2_v.dat
UNISIM-xor2 = $(LIB_UNISIM)/xor2/_primary.dat
UNISIM-x_dcm_sp_maximum_period_check-x_dcm_sp_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/x_dcm_sp_maximum_period_check_v.dat
UNISIM-x_dcm_sp_maximum_period_check = $(LIB_UNISIM)/x_dcm_sp_maximum_period_check/_primary.dat
UNISIM-x_dcm_sp_clock_lost-x_dcm_sp_clock_lost_v = $(LIB_UNISIM)/x_dcm_sp_clock_lost/x_dcm_sp_clock_lost_v.dat
UNISIM-x_dcm_sp_clock_lost = $(LIB_UNISIM)/x_dcm_sp_clock_lost/_primary.dat
UNISIM-x_dcm_sp_clock_divide_by_2-x_dcm_sp_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/x_dcm_sp_clock_divide_by_2_v.dat
UNISIM-x_dcm_sp_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_sp_clock_divide_by_2/_primary.dat
UNISIM-x_dcm_sp-x_dcm_sp_v = $(LIB_UNISIM)/x_dcm_sp/x_dcm_sp_v.dat
UNISIM-x_dcm_sp = $(LIB_UNISIM)/x_dcm_sp/_primary.dat
UNISIM-x_dcm_maximum_period_check-x_dcm_maximum_period_check_v = $(LIB_UNISIM)/x_dcm_maximum_period_check/x_dcm_maximum_period_check_v.dat
UNISIM-x_dcm_maximum_period_check = $(LIB_UNISIM)/x_dcm_maximum_period_check/_primary.dat
UNISIM-x_dcm_clock_lost-x_dcm_clock_lost_v = $(LIB_UNISIM)/x_dcm_clock_lost/x_dcm_clock_lost_v.dat
UNISIM-x_dcm_clock_lost = $(LIB_UNISIM)/x_dcm_clock_lost/_primary.dat
UNISIM-x_dcm_clock_divide_by_2-x_dcm_clock_divide_by_2_v = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/x_dcm_clock_divide_by_2_v.dat
UNISIM-x_dcm_clock_divide_by_2 = $(LIB_UNISIM)/x_dcm_clock_divide_by_2/_primary.dat
UNISIM-x_dcm-x_dcm_v = $(LIB_UNISIM)/x_dcm/x_dcm_v.dat
UNISIM-x_dcm = $(LIB_UNISIM)/x_dcm/_primary.dat
UNISIM-x_clkdll_maximum_period_check-x_clkdll_maximum_period_check_v = $(LIB_UNISIM)/x_clkdll_maximum_period_check/x_clkdll_maximum_period_check_v.dat
UNISIM-x_clkdll_maximum_period_check = $(LIB_UNISIM)/x_clkdll_maximum_period_check/_primary.dat
UNISIM-vpkg-body = $(LIB_UNISIM)/vpkg/body.dat
UNISIM-vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
UNISIM-vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
UNISIM-vcc-vcc_v = $(LIB_UNISIM)/vcc/vcc_v.dat
UNISIM-vcc = $(LIB_UNISIM)/vcc/_primary.dat
UNISIM-sysmon-sysmon_v = $(LIB_UNISIM)/sysmon/sysmon_v.dat
UNISIM-sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
UNISIM-srlc16e-srlc16e_v = $(LIB_UNISIM)/srlc16e/srlc16e_v.dat
UNISIM-srlc16e = $(LIB_UNISIM)/srlc16e/_primary.dat
UNISIM-srl16e-srl16e_v = $(LIB_UNISIM)/srl16e/srl16e_v.dat
UNISIM-srl16e = $(LIB_UNISIM)/srl16e/_primary.dat
UNISIM-srl16-srl16_v = $(LIB_UNISIM)/srl16/srl16_v.dat
UNISIM-srl16 = $(LIB_UNISIM)/srl16/_primary.dat
UNISIM-simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
UNISIM-rom64x1-rom64x1_v = $(LIB_UNISIM)/rom64x1/rom64x1_v.dat
UNISIM-rom64x1 = $(LIB_UNISIM)/rom64x1/_primary.dat
UNISIM-rom32x1-rom32x1_v = $(LIB_UNISIM)/rom32x1/rom32x1_v.dat
UNISIM-rom32x1 = $(LIB_UNISIM)/rom32x1/_primary.dat
UNISIM-rom256x1-rom256x1_v = $(LIB_UNISIM)/rom256x1/rom256x1_v.dat
UNISIM-rom256x1 = $(LIB_UNISIM)/rom256x1/_primary.dat
UNISIM-rom16x1-rom16x1_v = $(LIB_UNISIM)/rom16x1/rom16x1_v.dat
UNISIM-rom16x1 = $(LIB_UNISIM)/rom16x1/_primary.dat
UNISIM-rom128x1-rom128x1_v = $(LIB_UNISIM)/rom128x1/rom128x1_v.dat
UNISIM-rom128x1 = $(LIB_UNISIM)/rom128x1/_primary.dat
UNISIM-ramb4_sx_sx-behav = $(LIB_UNISIM)/ramb4_sx_sx/behav.dat
UNISIM-ramb4_sx_sx = $(LIB_UNISIM)/ramb4_sx_sx/_primary.dat
UNISIM-ramb4_s8_s8-behav = $(LIB_UNISIM)/ramb4_s8_s8/behav.dat
UNISIM-ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM-ramb4_s8-behav = $(LIB_UNISIM)/ramb4_s8/behav.dat
UNISIM-ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM-ramb4_s4_s4-behav = $(LIB_UNISIM)/ramb4_s4_s4/behav.dat
UNISIM-ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM-ramb4_s4-behav = $(LIB_UNISIM)/ramb4_s4/behav.dat
UNISIM-ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM-ramb4_s2_s2-behav = $(LIB_UNISIM)/ramb4_s2_s2/behav.dat
UNISIM-ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM-ramb4_s2-behav = $(LIB_UNISIM)/ramb4_s2/behav.dat
UNISIM-ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM-ramb4_s1_s1-behav = $(LIB_UNISIM)/ramb4_s1_s1/behav.dat
UNISIM-ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM-ramb4_s16_s16-behav = $(LIB_UNISIM)/ramb4_s16_s16/behav.dat
UNISIM-ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
UNISIM-ramb4_s16-behav = $(LIB_UNISIM)/ramb4_s16/behav.dat
UNISIM-ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
UNISIM-ramb4_s1-behav = $(LIB_UNISIM)/ramb4_s1/behav.dat
UNISIM-ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM-ramb4_generic-behavioral = $(LIB_UNISIM)/ramb4_generic/behavioral.dat
UNISIM-ramb4_generic = $(LIB_UNISIM)/ramb4_generic/_primary.dat
UNISIM-ramb36-ramb36_v = $(LIB_UNISIM)/ramb36/ramb36_v.dat
UNISIM-ramb36 = $(LIB_UNISIM)/ramb36/_primary.dat
UNISIM-ramb18-ramb18_v = $(LIB_UNISIM)/ramb18/ramb18_v.dat
UNISIM-ramb18 = $(LIB_UNISIM)/ramb18/_primary.dat
UNISIM-ramb16_sx-behav = $(LIB_UNISIM)/ramb16_sx/behav.dat
UNISIM-ramb16_sx = $(LIB_UNISIM)/ramb16_sx/_primary.dat
UNISIM-ramb16_s9_s9-behav = $(LIB_UNISIM)/ramb16_s9_s9/behav.dat
UNISIM-ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM-ramb16_s9-behav = $(LIB_UNISIM)/ramb16_s9/behav.dat
UNISIM-ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM-ramb16_s4_s4-behav = $(LIB_UNISIM)/ramb16_s4_s4/behav.dat
UNISIM-ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM-ramb16_s4-behav = $(LIB_UNISIM)/ramb16_s4/behav.dat
UNISIM-ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM-ramb16_s36_s36-behav = $(LIB_UNISIM)/ramb16_s36_s36/behav.dat
UNISIM-ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM-ramb16_s36-behav = $(LIB_UNISIM)/ramb16_s36/behav.dat
UNISIM-ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM-ramb16_s2_s2-behav = $(LIB_UNISIM)/ramb16_s2_s2/behav.dat
UNISIM-ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM-ramb16_s2-behav = $(LIB_UNISIM)/ramb16_s2/behav.dat
UNISIM-ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM-ramb16_s1_s1-behav = $(LIB_UNISIM)/ramb16_s1_s1/behav.dat
UNISIM-ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM-ramb16_s18_s18-behav = $(LIB_UNISIM)/ramb16_s18_s18/behav.dat
UNISIM-ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM-ramb16_s18-behav = $(LIB_UNISIM)/ramb16_s18/behav.dat
UNISIM-ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM-ramb16_s1-behav = $(LIB_UNISIM)/ramb16_s1/behav.dat
UNISIM-ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM-ramb16-ramb16_v = $(LIB_UNISIM)/ramb16/ramb16_v.dat
UNISIM-ramb16 = $(LIB_UNISIM)/ramb16/_primary.dat
UNISIM-ram64x1s-ram64x1s_v = $(LIB_UNISIM)/ram64x1s/ram64x1s_v.dat
UNISIM-ram64x1s = $(LIB_UNISIM)/ram64x1s/_primary.dat
UNISIM-ram64x1d-ram64x1d_v = $(LIB_UNISIM)/ram64x1d/ram64x1d_v.dat
UNISIM-ram64x1d = $(LIB_UNISIM)/ram64x1d/_primary.dat
UNISIM-ram64m-ram64m_v = $(LIB_UNISIM)/ram64m/ram64m_v.dat
UNISIM-ram64m = $(LIB_UNISIM)/ram64m/_primary.dat
UNISIM-ram32x1d-ram32x1d_v = $(LIB_UNISIM)/ram32x1d/ram32x1d_v.dat
UNISIM-ram32x1d = $(LIB_UNISIM)/ram32x1d/_primary.dat
UNISIM-ram32m-ram32m_v = $(LIB_UNISIM)/ram32m/ram32m_v.dat
UNISIM-ram32m = $(LIB_UNISIM)/ram32m/_primary.dat
UNISIM-ram16x1s-ram16x1s_v = $(LIB_UNISIM)/ram16x1s/ram16x1s_v.dat
UNISIM-ram16x1s = $(LIB_UNISIM)/ram16x1s/_primary.dat
UNISIM-ram16x1d-ram16x1d_v = $(LIB_UNISIM)/ram16x1d/ram16x1d_v.dat
UNISIM-ram16x1d = $(LIB_UNISIM)/ram16x1d/_primary.dat
UNISIM-ram16_sx_sx-behav = $(LIB_UNISIM)/ram16_sx_sx/behav.dat
UNISIM-ram16_sx_sx = $(LIB_UNISIM)/ram16_sx_sx/_primary.dat
UNISIM-ram128x1s-ram128x1s_v = $(LIB_UNISIM)/ram128x1s/ram128x1s_v.dat
UNISIM-ram128x1s = $(LIB_UNISIM)/ram128x1s/_primary.dat
UNISIM-ram128x1d-ram128x1d_v = $(LIB_UNISIM)/ram128x1d/ram128x1d_v.dat
UNISIM-ram128x1d = $(LIB_UNISIM)/ram128x1d/_primary.dat
UNISIM-ofddrrse-ofddrrse_v = $(LIB_UNISIM)/ofddrrse/ofddrrse_v.dat
UNISIM-ofddrrse = $(LIB_UNISIM)/ofddrrse/_primary.dat
UNISIM-oddr2-oddr2_v = $(LIB_UNISIM)/oddr2/oddr2_v.dat
UNISIM-oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM-oddr-oddr_v = $(LIB_UNISIM)/oddr/oddr_v.dat
UNISIM-oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM-obuft-beh = $(LIB_UNISIM)/obuft/beh.dat
UNISIM-obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM-obufds_lvds_33-beh = $(LIB_UNISIM)/obufds_lvds_33/beh.dat
UNISIM-obufds_lvds_33 = $(LIB_UNISIM)/obufds_lvds_33/_primary.dat
UNISIM-obufds_lvds_25-beh = $(LIB_UNISIM)/obufds_lvds_25/beh.dat
UNISIM-obufds_lvds_25 = $(LIB_UNISIM)/obufds_lvds_25/_primary.dat
UNISIM-obufds-beh = $(LIB_UNISIM)/obufds/beh.dat
UNISIM-obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM-obuf-beh = $(LIB_UNISIM)/obuf/beh.dat
UNISIM-obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM-muxf8-muxf8_v = $(LIB_UNISIM)/muxf8/muxf8_v.dat
UNISIM-muxf8 = $(LIB_UNISIM)/muxf8/_primary.dat
UNISIM-muxf7-muxf7_v = $(LIB_UNISIM)/muxf7/muxf7_v.dat
UNISIM-muxf7 = $(LIB_UNISIM)/muxf7/_primary.dat
UNISIM-muxf6-muxf6_v = $(LIB_UNISIM)/muxf6/muxf6_v.dat
UNISIM-muxf6 = $(LIB_UNISIM)/muxf6/_primary.dat
UNISIM-muxf5_d-muxf5_d_v = $(LIB_UNISIM)/muxf5_d/muxf5_d_v.dat
UNISIM-muxf5_d = $(LIB_UNISIM)/muxf5_d/_primary.dat
UNISIM-muxf5-muxf5_v = $(LIB_UNISIM)/muxf5/muxf5_v.dat
UNISIM-muxf5 = $(LIB_UNISIM)/muxf5/_primary.dat
UNISIM-muxcy_l-muxcy_l_v = $(LIB_UNISIM)/muxcy_l/muxcy_l_v.dat
UNISIM-muxcy_l = $(LIB_UNISIM)/muxcy_l/_primary.dat
UNISIM-muxcy-muxcy_v = $(LIB_UNISIM)/muxcy/muxcy_v.dat
UNISIM-muxcy = $(LIB_UNISIM)/muxcy/_primary.dat
UNISIM-mult_and-mult_and_v = $(LIB_UNISIM)/mult_and/mult_and_v.dat
UNISIM-mult_and = $(LIB_UNISIM)/mult_and/_primary.dat
UNISIM-mult18x18s-mult18x18s_v = $(LIB_UNISIM)/mult18x18s/mult18x18s_v.dat
UNISIM-mult18x18s = $(LIB_UNISIM)/mult18x18s/_primary.dat
UNISIM-mult18x18-mult18x18_v = $(LIB_UNISIM)/mult18x18/mult18x18_v.dat
UNISIM-mult18x18 = $(LIB_UNISIM)/mult18x18/_primary.dat
UNISIM-lut6_l-lut6_l_v = $(LIB_UNISIM)/lut6_l/lut6_l_v.dat
UNISIM-lut6_l = $(LIB_UNISIM)/lut6_l/_primary.dat
UNISIM-lut6_2-lut6_2_v = $(LIB_UNISIM)/lut6_2/lut6_2_v.dat
UNISIM-lut6_2 = $(LIB_UNISIM)/lut6_2/_primary.dat
UNISIM-lut6-lut6_v = $(LIB_UNISIM)/lut6/lut6_v.dat
UNISIM-lut6 = $(LIB_UNISIM)/lut6/_primary.dat
UNISIM-lut5_l-lut5_l_v = $(LIB_UNISIM)/lut5_l/lut5_l_v.dat
UNISIM-lut5_l = $(LIB_UNISIM)/lut5_l/_primary.dat
UNISIM-lut5-lut5_v = $(LIB_UNISIM)/lut5/lut5_v.dat
UNISIM-lut5 = $(LIB_UNISIM)/lut5/_primary.dat
UNISIM-lut4_l-lut4_l_v = $(LIB_UNISIM)/lut4_l/lut4_l_v.dat
UNISIM-lut4_l = $(LIB_UNISIM)/lut4_l/_primary.dat
UNISIM-lut4-lut4_v = $(LIB_UNISIM)/lut4/lut4_v.dat
UNISIM-lut4 = $(LIB_UNISIM)/lut4/_primary.dat
UNISIM-lut3_l-lut3_l_v = $(LIB_UNISIM)/lut3_l/lut3_l_v.dat
UNISIM-lut3_l = $(LIB_UNISIM)/lut3_l/_primary.dat
UNISIM-lut3-lut3_v = $(LIB_UNISIM)/lut3/lut3_v.dat
UNISIM-lut3 = $(LIB_UNISIM)/lut3/_primary.dat
UNISIM-lut2_l-lut2_l_v = $(LIB_UNISIM)/lut2_l/lut2_l_v.dat
UNISIM-lut2_l = $(LIB_UNISIM)/lut2_l/_primary.dat
UNISIM-lut2-lut2_v = $(LIB_UNISIM)/lut2/lut2_v.dat
UNISIM-lut2 = $(LIB_UNISIM)/lut2/_primary.dat
UNISIM-lut1_l-lut1_l_v = $(LIB_UNISIM)/lut1_l/lut1_l_v.dat
UNISIM-lut1_l = $(LIB_UNISIM)/lut1_l/_primary.dat
UNISIM-lut1-lut1_v = $(LIB_UNISIM)/lut1/lut1_v.dat
UNISIM-lut1 = $(LIB_UNISIM)/lut1/_primary.dat
UNISIM-ld_1-ld_1_v = $(LIB_UNISIM)/ld_1/ld_1_v.dat
UNISIM-ld_1 = $(LIB_UNISIM)/ld_1/_primary.dat
UNISIM-iserdes-iserdes_v = $(LIB_UNISIM)/iserdes/iserdes_v.dat
UNISIM-iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM-iodelay-iodelay_v = $(LIB_UNISIM)/iodelay/iodelay_v.dat
UNISIM-iodelay = $(LIB_UNISIM)/iodelay/_primary.dat
UNISIM-iobufds-beh = $(LIB_UNISIM)/iobufds/beh.dat
UNISIM-iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM-iobuf-beh = $(LIB_UNISIM)/iobuf/beh.dat
UNISIM-iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM-inv-inv_v = $(LIB_UNISIM)/inv/inv_v.dat
UNISIM-inv = $(LIB_UNISIM)/inv/_primary.dat
UNISIM-ifddrrse-ifddrrse_v = $(LIB_UNISIM)/ifddrrse/ifddrrse_v.dat
UNISIM-ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM-idelayctrl-idelayctrl_v = $(LIB_UNISIM)/idelayctrl/idelayctrl_v.dat
UNISIM-idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM-idelay-idelay_v = $(LIB_UNISIM)/idelay/idelay_v.dat
UNISIM-idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM-iddr2-iddr2_v = $(LIB_UNISIM)/iddr2/iddr2_v.dat
UNISIM-iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM-iddr-iddr_v = $(LIB_UNISIM)/iddr/iddr_v.dat
UNISIM-iddr = $(LIB_UNISIM)/iddr/_primary.dat
UNISIM-ice_module-ice_v = $(LIB_UNISIM)/ice_module/ice_v.dat
UNISIM-ice_module = $(LIB_UNISIM)/ice_module/_primary.dat
UNISIM-ibufgds_lvds_33-beh = $(LIB_UNISIM)/ibufgds_lvds_33/beh.dat
UNISIM-ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM-ibufgds_lvds_25-beh = $(LIB_UNISIM)/ibufgds_lvds_25/beh.dat
UNISIM-ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM-ibufgds-beh = $(LIB_UNISIM)/ibufgds/beh.dat
UNISIM-ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM-ibufg-beh = $(LIB_UNISIM)/ibufg/beh.dat
UNISIM-ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM-ibufds_lvds_33-beh = $(LIB_UNISIM)/ibufds_lvds_33/beh.dat
UNISIM-ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM-ibufds_lvds_25-beh = $(LIB_UNISIM)/ibufds_lvds_25/beh.dat
UNISIM-ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM-ibufds_gtxe1-ibufds_gtxe1_v = $(LIB_UNISIM)/ibufds_gtxe1/ibufds_gtxe1_v.dat
UNISIM-ibufds_gtxe1 = $(LIB_UNISIM)/ibufds_gtxe1/_primary.dat
UNISIM-ibufds-beh = $(LIB_UNISIM)/ibufds/beh.dat
UNISIM-ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM-ibuf-beh = $(LIB_UNISIM)/ibuf/beh.dat
UNISIM-ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM-gnd-gnd_v = $(LIB_UNISIM)/gnd/gnd_v.dat
UNISIM-gnd = $(LIB_UNISIM)/gnd/_primary.dat
UNISIM-fdse-fdse_v = $(LIB_UNISIM)/fdse/fdse_v.dat
UNISIM-fdse = $(LIB_UNISIM)/fdse/_primary.dat
UNISIM-fds-fds_v = $(LIB_UNISIM)/fds/fds_v.dat
UNISIM-fds = $(LIB_UNISIM)/fds/_primary.dat
UNISIM-fdrse-fdrse_v = $(LIB_UNISIM)/fdrse/fdrse_v.dat
UNISIM-fdrse = $(LIB_UNISIM)/fdrse/_primary.dat
UNISIM-fdrs-fdrs_v = $(LIB_UNISIM)/fdrs/fdrs_v.dat
UNISIM-fdrs = $(LIB_UNISIM)/fdrs/_primary.dat
UNISIM-fdre-fdre_v = $(LIB_UNISIM)/fdre/fdre_v.dat
UNISIM-fdre = $(LIB_UNISIM)/fdre/_primary.dat
UNISIM-fdr-fdr_v = $(LIB_UNISIM)/fdr/fdr_v.dat
UNISIM-fdr = $(LIB_UNISIM)/fdr/_primary.dat
UNISIM-fdpe-fdpe_v = $(LIB_UNISIM)/fdpe/fdpe_v.dat
UNISIM-fdpe = $(LIB_UNISIM)/fdpe/_primary.dat
UNISIM-fdp-fdp_v = $(LIB_UNISIM)/fdp/fdp_v.dat
UNISIM-fdp = $(LIB_UNISIM)/fdp/_primary.dat
UNISIM-fde-fde_v = $(LIB_UNISIM)/fde/fde_v.dat
UNISIM-fde = $(LIB_UNISIM)/fde/_primary.dat
UNISIM-fddrrse-fddrrse_v = $(LIB_UNISIM)/fddrrse/fddrrse_v.dat
UNISIM-fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM-fdce-fdce_v = $(LIB_UNISIM)/fdce/fdce_v.dat
UNISIM-fdce = $(LIB_UNISIM)/fdce/_primary.dat
UNISIM-fdc_1-fdc_1_v = $(LIB_UNISIM)/fdc_1/fdc_1_v.dat
UNISIM-fdc_1 = $(LIB_UNISIM)/fdc_1/_primary.dat
UNISIM-fdc-fdc_v = $(LIB_UNISIM)/fdc/fdc_v.dat
UNISIM-fdc = $(LIB_UNISIM)/fdc/_primary.dat
UNISIM-fd_1-fd_1_v = $(LIB_UNISIM)/fd_1/fd_1_v.dat
UNISIM-fd_1 = $(LIB_UNISIM)/fd_1/_primary.dat
UNISIM-fd-fd_v = $(LIB_UNISIM)/fd/fd_v.dat
UNISIM-fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM-dsp48e-dsp48e_v = $(LIB_UNISIM)/dsp48e/dsp48e_v.dat
UNISIM-dsp48e = $(LIB_UNISIM)/dsp48e/_primary.dat
UNISIM-dsp48-dsp48_v = $(LIB_UNISIM)/dsp48/dsp48_v.dat
UNISIM-dsp48 = $(LIB_UNISIM)/dsp48/_primary.dat
UNISIM-dcm-sim = $(LIB_UNISIM)/dcm/sim.dat
UNISIM-dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM-clkdllhf_maximum_period_check-clkdllhf_maximum_period_check_v = $(LIB_UNISIM)/clkdllhf_maximum_period_check/clkdllhf_maximum_period_check_v.dat
UNISIM-clkdllhf_maximum_period_check = $(LIB_UNISIM)/clkdllhf_maximum_period_check/_primary.dat
UNISIM-clkdllhf-clkdllhf_v = $(LIB_UNISIM)/clkdllhf/clkdllhf_v.dat
UNISIM-clkdllhf = $(LIB_UNISIM)/clkdllhf/_primary.dat
UNISIM-clkdll-clkdll_v = $(LIB_UNISIM)/clkdll/clkdll_v.dat
UNISIM-clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
UNISIM-bufr-bufr_v = $(LIB_UNISIM)/bufr/bufr_v.dat
UNISIM-bufr = $(LIB_UNISIM)/bufr/_primary.dat
UNISIM-bufio-bufio_v = $(LIB_UNISIM)/bufio/bufio_v.dat
UNISIM-bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM-bufgp-beh = $(LIB_UNISIM)/bufgp/beh.dat
UNISIM-bufgp = $(LIB_UNISIM)/bufgp/_primary.dat
UNISIM-bufgmux-beh = $(LIB_UNISIM)/bufgmux/beh.dat
UNISIM-bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM-bufgdll-beh = $(LIB_UNISIM)/bufgdll/beh.dat
UNISIM-bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
UNISIM-bufgce-bufgce_v = $(LIB_UNISIM)/bufgce/bufgce_v.dat
UNISIM-bufgce = $(LIB_UNISIM)/bufgce/_primary.dat
UNISIM-bufg-beh = $(LIB_UNISIM)/bufg/beh.dat
UNISIM-bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM-buf-buf_v = $(LIB_UNISIM)/buf/buf_v.dat
UNISIM-buf = $(LIB_UNISIM)/buf/_primary.dat
UNISIM-bscntrl-bscntrl_v = $(LIB_UNISIM)/bscntrl/bscntrl_v.dat
UNISIM-bscntrl = $(LIB_UNISIM)/bscntrl/_primary.dat
UNISIM-bscan_virtex6-behav = $(LIB_UNISIM)/bscan_virtex6/behav.dat
UNISIM-bscan_virtex6 = $(LIB_UNISIM)/bscan_virtex6/_primary.dat
UNISIM-bscan_virtex5-behav = $(LIB_UNISIM)/bscan_virtex5/behav.dat
UNISIM-bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM-bscan_virtex4-behav = $(LIB_UNISIM)/bscan_virtex4/behav.dat
UNISIM-bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM-bscan_virtex2-behav = $(LIB_UNISIM)/bscan_virtex2/behav.dat
UNISIM-bscan_virtex2 = $(LIB_UNISIM)/bscan_virtex2/_primary.dat
UNISIM-bscan_virtex-behav = $(LIB_UNISIM)/bscan_virtex/behav.dat
UNISIM-bscan_virtex = $(LIB_UNISIM)/bscan_virtex/_primary.dat
UNISIM-bscan_spartan6-behav = $(LIB_UNISIM)/bscan_spartan6/behav.dat
UNISIM-bscan_spartan6 = $(LIB_UNISIM)/bscan_spartan6/_primary.dat
UNISIM-bscan_spartan3-behav = $(LIB_UNISIM)/bscan_spartan3/behav.dat
UNISIM-bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM-aramb36_internal-aramb36_internal_v = $(LIB_UNISIM)/aramb36_internal/aramb36_internal_v.dat
UNISIM-aramb36_internal = $(LIB_UNISIM)/aramb36_internal/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(UNISIM-xorcy_l-xorcy_l_v) \
    $(UNISIM-xorcy_l) \
    $(UNISIM-xorcy-xorcy_v) \
    $(UNISIM-xorcy) \
    $(UNISIM-xor2-xor2_v) \
    $(UNISIM-xor2) \
    $(UNISIM-x_dcm_sp_maximum_period_check-x_dcm_sp_maximum_period_check_v) \
    $(UNISIM-x_dcm_sp_maximum_period_check) \
    $(UNISIM-x_dcm_sp_clock_lost-x_dcm_sp_clock_lost_v) \
    $(UNISIM-x_dcm_sp_clock_lost) \
    $(UNISIM-x_dcm_sp_clock_divide_by_2-x_dcm_sp_clock_divide_by_2_v) \
    $(UNISIM-x_dcm_sp_clock_divide_by_2) \
    $(UNISIM-x_dcm_sp-x_dcm_sp_v) \
    $(UNISIM-x_dcm_sp) \
    $(UNISIM-x_dcm_maximum_period_check-x_dcm_maximum_period_check_v) \
    $(UNISIM-x_dcm_maximum_period_check) \
    $(UNISIM-x_dcm_clock_lost-x_dcm_clock_lost_v) \
    $(UNISIM-x_dcm_clock_lost) \
    $(UNISIM-x_dcm_clock_divide_by_2-x_dcm_clock_divide_by_2_v) \
    $(UNISIM-x_dcm_clock_divide_by_2) \
    $(UNISIM-x_dcm-x_dcm_v) \
    $(UNISIM-x_dcm) \
    $(UNISIM-x_clkdll_maximum_period_check-x_clkdll_maximum_period_check_v) \
    $(UNISIM-x_clkdll_maximum_period_check) \
    $(UNISIM-vpkg-body) \
    $(UNISIM-vpkg) \
    $(UNISIM-vcomponents) \
    $(UNISIM-vcc-vcc_v) \
    $(UNISIM-vcc) \
    $(UNISIM-sysmon-sysmon_v) \
    $(UNISIM-sysmon) \
    $(UNISIM-srlc16e-srlc16e_v) \
    $(UNISIM-srlc16e) \
    $(UNISIM-srl16e-srl16e_v) \
    $(UNISIM-srl16e) \
    $(UNISIM-srl16-srl16_v) \
    $(UNISIM-srl16) \
    $(UNISIM-simple_simprim) \
    $(UNISIM-rom64x1-rom64x1_v) \
    $(UNISIM-rom64x1) \
    $(UNISIM-rom32x1-rom32x1_v) \
    $(UNISIM-rom32x1) \
    $(UNISIM-rom256x1-rom256x1_v) \
    $(UNISIM-rom256x1) \
    $(UNISIM-rom16x1-rom16x1_v) \
    $(UNISIM-rom16x1) \
    $(UNISIM-rom128x1-rom128x1_v) \
    $(UNISIM-rom128x1) \
    $(UNISIM-ramb4_sx_sx-behav) \
    $(UNISIM-ramb4_sx_sx) \
    $(UNISIM-ramb4_s8_s8-behav) \
    $(UNISIM-ramb4_s8_s8) \
    $(UNISIM-ramb4_s8-behav) \
    $(UNISIM-ramb4_s8) \
    $(UNISIM-ramb4_s4_s4-behav) \
    $(UNISIM-ramb4_s4_s4) \
    $(UNISIM-ramb4_s4-behav) \
    $(UNISIM-ramb4_s4) \
    $(UNISIM-ramb4_s2_s2-behav) \
    $(UNISIM-ramb4_s2_s2) \
    $(UNISIM-ramb4_s2-behav) \
    $(UNISIM-ramb4_s2) \
    $(UNISIM-ramb4_s1_s1-behav) \
    $(UNISIM-ramb4_s1_s1) \
    $(UNISIM-ramb4_s16_s16-behav) \
    $(UNISIM-ramb4_s16_s16) \
    $(UNISIM-ramb4_s16-behav) \
    $(UNISIM-ramb4_s16) \
    $(UNISIM-ramb4_s1-behav) \
    $(UNISIM-ramb4_s1) \
    $(UNISIM-ramb4_generic-behavioral) \
    $(UNISIM-ramb4_generic) \
    $(UNISIM-ramb36-ramb36_v) \
    $(UNISIM-ramb36) \
    $(UNISIM-ramb18-ramb18_v) \
    $(UNISIM-ramb18) \
    $(UNISIM-ramb16_sx-behav) \
    $(UNISIM-ramb16_sx) \
    $(UNISIM-ramb16_s9_s9-behav) \
    $(UNISIM-ramb16_s9_s9) \
    $(UNISIM-ramb16_s9-behav) \
    $(UNISIM-ramb16_s9) \
    $(UNISIM-ramb16_s4_s4-behav) \
    $(UNISIM-ramb16_s4_s4) \
    $(UNISIM-ramb16_s4-behav) \
    $(UNISIM-ramb16_s4) \
    $(UNISIM-ramb16_s36_s36-behav) \
    $(UNISIM-ramb16_s36_s36) \
    $(UNISIM-ramb16_s36-behav) \
    $(UNISIM-ramb16_s36) \
    $(UNISIM-ramb16_s2_s2-behav) \
    $(UNISIM-ramb16_s2_s2) \
    $(UNISIM-ramb16_s2-behav) \
    $(UNISIM-ramb16_s2) \
    $(UNISIM-ramb16_s1_s1-behav) \
    $(UNISIM-ramb16_s1_s1) \
    $(UNISIM-ramb16_s18_s18-behav) \
    $(UNISIM-ramb16_s18_s18) \
    $(UNISIM-ramb16_s18-behav) \
    $(UNISIM-ramb16_s18) \
    $(UNISIM-ramb16_s1-behav) \
    $(UNISIM-ramb16_s1) \
    $(UNISIM-ramb16-ramb16_v) \
    $(UNISIM-ramb16) \
    $(UNISIM-ram64x1s-ram64x1s_v) \
    $(UNISIM-ram64x1s) \
    $(UNISIM-ram64x1d-ram64x1d_v) \
    $(UNISIM-ram64x1d) \
    $(UNISIM-ram64m-ram64m_v) \
    $(UNISIM-ram64m) \
    $(UNISIM-ram32x1d-ram32x1d_v) \
    $(UNISIM-ram32x1d) \
    $(UNISIM-ram32m-ram32m_v) \
    $(UNISIM-ram32m) \
    $(UNISIM-ram16x1s-ram16x1s_v) \
    $(UNISIM-ram16x1s) \
    $(UNISIM-ram16x1d-ram16x1d_v) \
    $(UNISIM-ram16x1d) \
    $(UNISIM-ram16_sx_sx-behav) \
    $(UNISIM-ram16_sx_sx) \
    $(UNISIM-ram128x1s-ram128x1s_v) \
    $(UNISIM-ram128x1s) \
    $(UNISIM-ram128x1d-ram128x1d_v) \
    $(UNISIM-ram128x1d) \
    $(UNISIM-ofddrrse-ofddrrse_v) \
    $(UNISIM-ofddrrse) \
    $(UNISIM-oddr2-oddr2_v) \
    $(UNISIM-oddr2) \
    $(UNISIM-oddr-oddr_v) \
    $(UNISIM-oddr) \
    $(UNISIM-obuft-beh) \
    $(UNISIM-obuft) \
    $(UNISIM-obufds_lvds_33-beh) \
    $(UNISIM-obufds_lvds_33) \
    $(UNISIM-obufds_lvds_25-beh) \
    $(UNISIM-obufds_lvds_25) \
    $(UNISIM-obufds-beh) \
    $(UNISIM-obufds) \
    $(UNISIM-obuf-beh) \
    $(UNISIM-obuf) \
    $(UNISIM-muxf8-muxf8_v) \
    $(UNISIM-muxf8) \
    $(UNISIM-muxf7-muxf7_v) \
    $(UNISIM-muxf7) \
    $(UNISIM-muxf6-muxf6_v) \
    $(UNISIM-muxf6) \
    $(UNISIM-muxf5_d-muxf5_d_v) \
    $(UNISIM-muxf5_d) \
    $(UNISIM-muxf5-muxf5_v) \
    $(UNISIM-muxf5) \
    $(UNISIM-muxcy_l-muxcy_l_v) \
    $(UNISIM-muxcy_l) \
    $(UNISIM-muxcy-muxcy_v) \
    $(UNISIM-muxcy) \
    $(UNISIM-mult_and-mult_and_v) \
    $(UNISIM-mult_and) \
    $(UNISIM-mult18x18s-mult18x18s_v) \
    $(UNISIM-mult18x18s) \
    $(UNISIM-mult18x18-mult18x18_v) \
    $(UNISIM-mult18x18) \
    $(UNISIM-lut6_l-lut6_l_v) \
    $(UNISIM-lut6_l) \
    $(UNISIM-lut6_2-lut6_2_v) \
    $(UNISIM-lut6_2) \
    $(UNISIM-lut6-lut6_v) \
    $(UNISIM-lut6) \
    $(UNISIM-lut5_l-lut5_l_v) \
    $(UNISIM-lut5_l) \
    $(UNISIM-lut5-lut5_v) \
    $(UNISIM-lut5) \
    $(UNISIM-lut4_l-lut4_l_v) \
    $(UNISIM-lut4_l) \
    $(UNISIM-lut4-lut4_v) \
    $(UNISIM-lut4) \
    $(UNISIM-lut3_l-lut3_l_v) \
    $(UNISIM-lut3_l) \
    $(UNISIM-lut3-lut3_v) \
    $(UNISIM-lut3) \
    $(UNISIM-lut2_l-lut2_l_v) \
    $(UNISIM-lut2_l) \
    $(UNISIM-lut2-lut2_v) \
    $(UNISIM-lut2) \
    $(UNISIM-lut1_l-lut1_l_v) \
    $(UNISIM-lut1_l) \
    $(UNISIM-lut1-lut1_v) \
    $(UNISIM-lut1) \
    $(UNISIM-ld_1-ld_1_v) \
    $(UNISIM-ld_1) \
    $(UNISIM-iserdes-iserdes_v) \
    $(UNISIM-iserdes) \
    $(UNISIM-iodelay-iodelay_v) \
    $(UNISIM-iodelay) \
    $(UNISIM-iobufds-beh) \
    $(UNISIM-iobufds) \
    $(UNISIM-iobuf-beh) \
    $(UNISIM-iobuf) \
    $(UNISIM-inv-inv_v) \
    $(UNISIM-inv) \
    $(UNISIM-ifddrrse-ifddrrse_v) \
    $(UNISIM-ifddrrse) \
    $(UNISIM-idelayctrl-idelayctrl_v) \
    $(UNISIM-idelayctrl) \
    $(UNISIM-idelay-idelay_v) \
    $(UNISIM-idelay) \
    $(UNISIM-iddr2-iddr2_v) \
    $(UNISIM-iddr2) \
    $(UNISIM-iddr-iddr_v) \
    $(UNISIM-iddr) \
    $(UNISIM-ice_module-ice_v) \
    $(UNISIM-ice_module) \
    $(UNISIM-ibufgds_lvds_33-beh) \
    $(UNISIM-ibufgds_lvds_33) \
    $(UNISIM-ibufgds_lvds_25-beh) \
    $(UNISIM-ibufgds_lvds_25) \
    $(UNISIM-ibufgds-beh) \
    $(UNISIM-ibufgds) \
    $(UNISIM-ibufg-beh) \
    $(UNISIM-ibufg) \
    $(UNISIM-ibufds_lvds_33-beh) \
    $(UNISIM-ibufds_lvds_33) \
    $(UNISIM-ibufds_lvds_25-beh) \
    $(UNISIM-ibufds_lvds_25) \
    $(UNISIM-ibufds_gtxe1-ibufds_gtxe1_v) \
    $(UNISIM-ibufds_gtxe1) \
    $(UNISIM-ibufds-beh) \
    $(UNISIM-ibufds) \
    $(UNISIM-ibuf-beh) \
    $(UNISIM-ibuf) \
    $(UNISIM-gnd-gnd_v) \
    $(UNISIM-gnd) \
    $(UNISIM-fdse-fdse_v) \
    $(UNISIM-fdse) \
    $(UNISIM-fds-fds_v) \
    $(UNISIM-fds) \
    $(UNISIM-fdrse-fdrse_v) \
    $(UNISIM-fdrse) \
    $(UNISIM-fdrs-fdrs_v) \
    $(UNISIM-fdrs) \
    $(UNISIM-fdre-fdre_v) \
    $(UNISIM-fdre) \
    $(UNISIM-fdr-fdr_v) \
    $(UNISIM-fdr) \
    $(UNISIM-fdpe-fdpe_v) \
    $(UNISIM-fdpe) \
    $(UNISIM-fdp-fdp_v) \
    $(UNISIM-fdp) \
    $(UNISIM-fde-fde_v) \
    $(UNISIM-fde) \
    $(UNISIM-fddrrse-fddrrse_v) \
    $(UNISIM-fddrrse) \
    $(UNISIM-fdce-fdce_v) \
    $(UNISIM-fdce) \
    $(UNISIM-fdc_1-fdc_1_v) \
    $(UNISIM-fdc_1) \
    $(UNISIM-fdc-fdc_v) \
    $(UNISIM-fdc) \
    $(UNISIM-fd_1-fd_1_v) \
    $(UNISIM-fd_1) \
    $(UNISIM-fd-fd_v) \
    $(UNISIM-fd) \
    $(UNISIM-dsp48e-dsp48e_v) \
    $(UNISIM-dsp48e) \
    $(UNISIM-dsp48-dsp48_v) \
    $(UNISIM-dsp48) \
    $(UNISIM-dcm-sim) \
    $(UNISIM-dcm) \
    $(UNISIM-clkdllhf_maximum_period_check-clkdllhf_maximum_period_check_v) \
    $(UNISIM-clkdllhf_maximum_period_check) \
    $(UNISIM-clkdllhf-clkdllhf_v) \
    $(UNISIM-clkdllhf) \
    $(UNISIM-clkdll-clkdll_v) \
    $(UNISIM-clkdll) \
    $(UNISIM-bufr-bufr_v) \
    $(UNISIM-bufr) \
    $(UNISIM-bufio-bufio_v) \
    $(UNISIM-bufio) \
    $(UNISIM-bufgp-beh) \
    $(UNISIM-bufgp) \
    $(UNISIM-bufgmux-beh) \
    $(UNISIM-bufgmux) \
    $(UNISIM-bufgdll-beh) \
    $(UNISIM-bufgdll) \
    $(UNISIM-bufgce-bufgce_v) \
    $(UNISIM-bufgce) \
    $(UNISIM-bufg-beh) \
    $(UNISIM-bufg) \
    $(UNISIM-buf-buf_v) \
    $(UNISIM-buf) \
    $(UNISIM-bscntrl-bscntrl_v) \
    $(UNISIM-bscntrl) \
    $(UNISIM-bscan_virtex6-behav) \
    $(UNISIM-bscan_virtex6) \
    $(UNISIM-bscan_virtex5-behav) \
    $(UNISIM-bscan_virtex5) \
    $(UNISIM-bscan_virtex4-behav) \
    $(UNISIM-bscan_virtex4) \
    $(UNISIM-bscan_virtex2-behav) \
    $(UNISIM-bscan_virtex2) \
    $(UNISIM-bscan_virtex-behav) \
    $(UNISIM-bscan_virtex) \
    $(UNISIM-bscan_spartan6-behav) \
    $(UNISIM-bscan_spartan6) \
    $(UNISIM-bscan_spartan3-behav) \
    $(UNISIM-bscan_spartan3) \
    $(UNISIM-aramb36_internal-aramb36_internal_v) \
    $(UNISIM-aramb36_internal)

$(UNISIM-ram16_sx_sx) \
$(UNISIM-ram16_sx_sx-behav) \
$(UNISIM-ramb16_sx) \
$(UNISIM-ramb16_sx-behav) \
$(UNISIM-ramb4_generic) \
$(UNISIM-ramb4_generic-behavioral) \
$(UNISIM-simple_simprim) : ../../lib/tech/unisim/ise/simple_simprim.vhd \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/simple_simprim.vhd

$(UNISIM-vcomponents) : ../../lib/tech/unisim/ise/unisim_VCOMP.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VCOMP.vhd

$(UNISIM-vpkg) \
$(UNISIM-vpkg-body) : ../../lib/tech/unisim/ise/unisim_VPKG.vhd \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VPKG.vhd

$(UNISIM-aramb36_internal) \
$(UNISIM-aramb36_internal-aramb36_internal_v) \
$(UNISIM-bscan_spartan3) \
$(UNISIM-bscan_spartan3-behav) \
$(UNISIM-bscan_spartan6) \
$(UNISIM-bscan_spartan6-behav) \
$(UNISIM-bscan_virtex) \
$(UNISIM-bscan_virtex-behav) \
$(UNISIM-bscan_virtex2) \
$(UNISIM-bscan_virtex2-behav) \
$(UNISIM-bscan_virtex4) \
$(UNISIM-bscan_virtex4-behav) \
$(UNISIM-bscan_virtex5) \
$(UNISIM-bscan_virtex5-behav) \
$(UNISIM-bscan_virtex6) \
$(UNISIM-bscan_virtex6-behav) \
$(UNISIM-bscntrl) \
$(UNISIM-bscntrl-bscntrl_v) \
$(UNISIM-buf) \
$(UNISIM-buf-buf_v) \
$(UNISIM-bufg) \
$(UNISIM-bufg-beh) \
$(UNISIM-bufgce) \
$(UNISIM-bufgce-bufgce_v) \
$(UNISIM-bufgdll) \
$(UNISIM-bufgdll-beh) \
$(UNISIM-bufgmux) \
$(UNISIM-bufgmux-beh) \
$(UNISIM-bufgp) \
$(UNISIM-bufgp-beh) \
$(UNISIM-bufio) \
$(UNISIM-bufio-bufio_v) \
$(UNISIM-bufr) \
$(UNISIM-bufr-bufr_v) \
$(UNISIM-clkdll) \
$(UNISIM-clkdll-clkdll_v) \
$(UNISIM-clkdllhf) \
$(UNISIM-clkdllhf-clkdllhf_v) \
$(UNISIM-clkdllhf_maximum_period_check) \
$(UNISIM-clkdllhf_maximum_period_check-clkdllhf_maximum_period_check_v) \
$(UNISIM-dcm) \
$(UNISIM-dcm-sim) \
$(UNISIM-dsp48) \
$(UNISIM-dsp48-dsp48_v) \
$(UNISIM-dsp48e) \
$(UNISIM-dsp48e-dsp48e_v) \
$(UNISIM-fd) \
$(UNISIM-fd-fd_v) \
$(UNISIM-fd_1) \
$(UNISIM-fd_1-fd_1_v) \
$(UNISIM-fdc) \
$(UNISIM-fdc-fdc_v) \
$(UNISIM-fdc_1) \
$(UNISIM-fdc_1-fdc_1_v) \
$(UNISIM-fdce) \
$(UNISIM-fdce-fdce_v) \
$(UNISIM-fddrrse) \
$(UNISIM-fddrrse-fddrrse_v) \
$(UNISIM-fde) \
$(UNISIM-fde-fde_v) \
$(UNISIM-fdp) \
$(UNISIM-fdp-fdp_v) \
$(UNISIM-fdpe) \
$(UNISIM-fdpe-fdpe_v) \
$(UNISIM-fdr) \
$(UNISIM-fdr-fdr_v) \
$(UNISIM-fdre) \
$(UNISIM-fdre-fdre_v) \
$(UNISIM-fdrs) \
$(UNISIM-fdrs-fdrs_v) \
$(UNISIM-fdrse) \
$(UNISIM-fdrse-fdrse_v) \
$(UNISIM-fds) \
$(UNISIM-fds-fds_v) \
$(UNISIM-fdse) \
$(UNISIM-fdse-fdse_v) \
$(UNISIM-gnd) \
$(UNISIM-gnd-gnd_v) \
$(UNISIM-ibuf) \
$(UNISIM-ibuf-beh) \
$(UNISIM-ibufds) \
$(UNISIM-ibufds-beh) \
$(UNISIM-ibufds_gtxe1) \
$(UNISIM-ibufds_gtxe1-ibufds_gtxe1_v) \
$(UNISIM-ibufds_lvds_25) \
$(UNISIM-ibufds_lvds_25-beh) \
$(UNISIM-ibufds_lvds_33) \
$(UNISIM-ibufds_lvds_33-beh) \
$(UNISIM-ibufg) \
$(UNISIM-ibufg-beh) \
$(UNISIM-ibufgds) \
$(UNISIM-ibufgds-beh) \
$(UNISIM-ibufgds_lvds_25) \
$(UNISIM-ibufgds_lvds_25-beh) \
$(UNISIM-ibufgds_lvds_33) \
$(UNISIM-ibufgds_lvds_33-beh) \
$(UNISIM-ice_module) \
$(UNISIM-ice_module-ice_v) \
$(UNISIM-iddr) \
$(UNISIM-iddr-iddr_v) \
$(UNISIM-iddr2) \
$(UNISIM-iddr2-iddr2_v) \
$(UNISIM-idelay) \
$(UNISIM-idelay-idelay_v) \
$(UNISIM-idelayctrl) \
$(UNISIM-idelayctrl-idelayctrl_v) \
$(UNISIM-ifddrrse) \
$(UNISIM-ifddrrse-ifddrrse_v) \
$(UNISIM-inv) \
$(UNISIM-inv-inv_v) \
$(UNISIM-iobuf) \
$(UNISIM-iobuf-beh) \
$(UNISIM-iobufds) \
$(UNISIM-iobufds-beh) \
$(UNISIM-iodelay) \
$(UNISIM-iodelay-iodelay_v) \
$(UNISIM-iserdes) \
$(UNISIM-iserdes-iserdes_v) \
$(UNISIM-ld_1) \
$(UNISIM-ld_1-ld_1_v) \
$(UNISIM-lut1) \
$(UNISIM-lut1-lut1_v) \
$(UNISIM-lut1_l) \
$(UNISIM-lut1_l-lut1_l_v) \
$(UNISIM-lut2) \
$(UNISIM-lut2-lut2_v) \
$(UNISIM-lut2_l) \
$(UNISIM-lut2_l-lut2_l_v) \
$(UNISIM-lut3) \
$(UNISIM-lut3-lut3_v) \
$(UNISIM-lut3_l) \
$(UNISIM-lut3_l-lut3_l_v) \
$(UNISIM-lut4) \
$(UNISIM-lut4-lut4_v) \
$(UNISIM-lut4_l) \
$(UNISIM-lut4_l-lut4_l_v) \
$(UNISIM-lut5) \
$(UNISIM-lut5-lut5_v) \
$(UNISIM-lut5_l) \
$(UNISIM-lut5_l-lut5_l_v) \
$(UNISIM-lut6) \
$(UNISIM-lut6-lut6_v) \
$(UNISIM-lut6_2) \
$(UNISIM-lut6_2-lut6_2_v) \
$(UNISIM-lut6_l) \
$(UNISIM-lut6_l-lut6_l_v) \
$(UNISIM-mult18x18) \
$(UNISIM-mult18x18-mult18x18_v) \
$(UNISIM-mult18x18s) \
$(UNISIM-mult18x18s-mult18x18s_v) \
$(UNISIM-mult_and) \
$(UNISIM-mult_and-mult_and_v) \
$(UNISIM-muxcy) \
$(UNISIM-muxcy-muxcy_v) \
$(UNISIM-muxcy_l) \
$(UNISIM-muxcy_l-muxcy_l_v) \
$(UNISIM-muxf5) \
$(UNISIM-muxf5-muxf5_v) \
$(UNISIM-muxf5_d) \
$(UNISIM-muxf5_d-muxf5_d_v) \
$(UNISIM-muxf6) \
$(UNISIM-muxf6-muxf6_v) \
$(UNISIM-muxf7) \
$(UNISIM-muxf7-muxf7_v) \
$(UNISIM-muxf8) \
$(UNISIM-muxf8-muxf8_v) \
$(UNISIM-obuf) \
$(UNISIM-obuf-beh) \
$(UNISIM-obufds) \
$(UNISIM-obufds-beh) \
$(UNISIM-obufds_lvds_25) \
$(UNISIM-obufds_lvds_25-beh) \
$(UNISIM-obufds_lvds_33) \
$(UNISIM-obufds_lvds_33-beh) \
$(UNISIM-obuft) \
$(UNISIM-obuft-beh) \
$(UNISIM-oddr) \
$(UNISIM-oddr-oddr_v) \
$(UNISIM-oddr2) \
$(UNISIM-oddr2-oddr2_v) \
$(UNISIM-ofddrrse) \
$(UNISIM-ofddrrse-ofddrrse_v) \
$(UNISIM-ram128x1d) \
$(UNISIM-ram128x1d-ram128x1d_v) \
$(UNISIM-ram128x1s) \
$(UNISIM-ram128x1s-ram128x1s_v) \
$(UNISIM-ram16x1d) \
$(UNISIM-ram16x1d-ram16x1d_v) \
$(UNISIM-ram16x1s) \
$(UNISIM-ram16x1s-ram16x1s_v) \
$(UNISIM-ram32m) \
$(UNISIM-ram32m-ram32m_v) \
$(UNISIM-ram32x1d) \
$(UNISIM-ram32x1d-ram32x1d_v) \
$(UNISIM-ram64m) \
$(UNISIM-ram64m-ram64m_v) \
$(UNISIM-ram64x1d) \
$(UNISIM-ram64x1d-ram64x1d_v) \
$(UNISIM-ram64x1s) \
$(UNISIM-ram64x1s-ram64x1s_v) \
$(UNISIM-ramb16) \
$(UNISIM-ramb16-ramb16_v) \
$(UNISIM-ramb16_s1) \
$(UNISIM-ramb16_s1-behav) \
$(UNISIM-ramb16_s18) \
$(UNISIM-ramb16_s18-behav) \
$(UNISIM-ramb16_s18_s18) \
$(UNISIM-ramb16_s18_s18-behav) \
$(UNISIM-ramb16_s1_s1) \
$(UNISIM-ramb16_s1_s1-behav) \
$(UNISIM-ramb16_s2) \
$(UNISIM-ramb16_s2-behav) \
$(UNISIM-ramb16_s2_s2) \
$(UNISIM-ramb16_s2_s2-behav) \
$(UNISIM-ramb16_s36) \
$(UNISIM-ramb16_s36-behav) \
$(UNISIM-ramb16_s36_s36) \
$(UNISIM-ramb16_s36_s36-behav) \
$(UNISIM-ramb16_s4) \
$(UNISIM-ramb16_s4-behav) \
$(UNISIM-ramb16_s4_s4) \
$(UNISIM-ramb16_s4_s4-behav) \
$(UNISIM-ramb16_s9) \
$(UNISIM-ramb16_s9-behav) \
$(UNISIM-ramb16_s9_s9) \
$(UNISIM-ramb16_s9_s9-behav) \
$(UNISIM-ramb18) \
$(UNISIM-ramb18-ramb18_v) \
$(UNISIM-ramb36) \
$(UNISIM-ramb36-ramb36_v) \
$(UNISIM-ramb4_s1) \
$(UNISIM-ramb4_s1-behav) \
$(UNISIM-ramb4_s16) \
$(UNISIM-ramb4_s16-behav) \
$(UNISIM-ramb4_s16_s16) \
$(UNISIM-ramb4_s16_s16-behav) \
$(UNISIM-ramb4_s1_s1) \
$(UNISIM-ramb4_s1_s1-behav) \
$(UNISIM-ramb4_s2) \
$(UNISIM-ramb4_s2-behav) \
$(UNISIM-ramb4_s2_s2) \
$(UNISIM-ramb4_s2_s2-behav) \
$(UNISIM-ramb4_s4) \
$(UNISIM-ramb4_s4-behav) \
$(UNISIM-ramb4_s4_s4) \
$(UNISIM-ramb4_s4_s4-behav) \
$(UNISIM-ramb4_s8) \
$(UNISIM-ramb4_s8-behav) \
$(UNISIM-ramb4_s8_s8) \
$(UNISIM-ramb4_s8_s8-behav) \
$(UNISIM-ramb4_sx_sx) \
$(UNISIM-ramb4_sx_sx-behav) \
$(UNISIM-rom128x1) \
$(UNISIM-rom128x1-rom128x1_v) \
$(UNISIM-rom16x1) \
$(UNISIM-rom16x1-rom16x1_v) \
$(UNISIM-rom256x1) \
$(UNISIM-rom256x1-rom256x1_v) \
$(UNISIM-rom32x1) \
$(UNISIM-rom32x1-rom32x1_v) \
$(UNISIM-rom64x1) \
$(UNISIM-rom64x1-rom64x1_v) \
$(UNISIM-srl16) \
$(UNISIM-srl16-srl16_v) \
$(UNISIM-srl16e) \
$(UNISIM-srl16e-srl16e_v) \
$(UNISIM-srlc16e) \
$(UNISIM-srlc16e-srlc16e_v) \
$(UNISIM-sysmon) \
$(UNISIM-sysmon-sysmon_v) \
$(UNISIM-vcc) \
$(UNISIM-vcc-vcc_v) \
$(UNISIM-x_clkdll_maximum_period_check) \
$(UNISIM-x_clkdll_maximum_period_check-x_clkdll_maximum_period_check_v) \
$(UNISIM-x_dcm) \
$(UNISIM-x_dcm-x_dcm_v) \
$(UNISIM-x_dcm_clock_divide_by_2) \
$(UNISIM-x_dcm_clock_divide_by_2-x_dcm_clock_divide_by_2_v) \
$(UNISIM-x_dcm_clock_lost) \
$(UNISIM-x_dcm_clock_lost-x_dcm_clock_lost_v) \
$(UNISIM-x_dcm_maximum_period_check) \
$(UNISIM-x_dcm_maximum_period_check-x_dcm_maximum_period_check_v) \
$(UNISIM-x_dcm_sp) \
$(UNISIM-x_dcm_sp-x_dcm_sp_v) \
$(UNISIM-x_dcm_sp_clock_divide_by_2) \
$(UNISIM-x_dcm_sp_clock_divide_by_2-x_dcm_sp_clock_divide_by_2_v) \
$(UNISIM-x_dcm_sp_clock_lost) \
$(UNISIM-x_dcm_sp_clock_lost-x_dcm_sp_clock_lost_v) \
$(UNISIM-x_dcm_sp_maximum_period_check) \
$(UNISIM-x_dcm_sp_maximum_period_check-x_dcm_sp_maximum_period_check_v) \
$(UNISIM-xor2) \
$(UNISIM-xor2-xor2_v) \
$(UNISIM-xorcy) \
$(UNISIM-xorcy-xorcy_v) \
$(UNISIM-xorcy_l) \
$(UNISIM-xorcy_l-xorcy_l_v) : ../../lib/tech/unisim/ise/unisim_VITAL.vhd \
		$(IEEE-std_logic_textio) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_signed) \
		$(IEEE-std_logic_unsigned) \
		$(IEEE-std_logic_arith) \
		$(UNISIM-vcomponents) \
		$(UNISIM-simple_simprim) \
		$(IEEE-numeric_std) \
		$(UNISIM-vpkg) \
		$(IEEE-vital_primitives) \
		$(IEEE-vital_timing) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work unisim ../../lib/tech/unisim/ise/unisim_VITAL.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_SYNOPSYS = /app/modelsim61/modeltech/linux/../synopsys
LIB_WORK = modelsim/dware
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_DWARE = modelsim/dware

# Define path to each design unit
IEEE-std_logic_misc = $(LIB_IEEE)/std_logic_misc/_primary.dat
SYNOPSYS-attributes = $(LIB_SYNOPSYS)/attributes/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE-std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
DWARE-dwpackages = $(LIB_DWARE)/dwpackages/_primary.dat
DWARE-dw_mult_pipe-simple = $(LIB_DWARE)/dw_mult_pipe/simple.dat
DWARE-dw_mult_pipe = $(LIB_DWARE)/dw_mult_pipe/_primary.dat
DWARE-dw_foundation_comp_arith = $(LIB_DWARE)/dw_foundation_comp_arith/_primary.dat
DWARE-dw_foundation_comp = $(LIB_DWARE)/dw_foundation_comp/_primary.dat
DWARE-dw_foundation_arith = $(LIB_DWARE)/dw_foundation_arith/_primary.dat
DWARE-dw02_mult_2_stage-behav = $(LIB_DWARE)/dw02_mult_2_stage/behav.dat
DWARE-dw02_mult_2_stage = $(LIB_DWARE)/dw02_mult_2_stage/_primary.dat
DWARE-dw02_mult-behav = $(LIB_DWARE)/dw02_mult/behav.dat
DWARE-dw02_mult = $(LIB_DWARE)/dw02_mult/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(DWARE-dwpackages) \
    $(DWARE-dw_mult_pipe-simple) \
    $(DWARE-dw_mult_pipe) \
    $(DWARE-dw_foundation_comp_arith) \
    $(DWARE-dw_foundation_comp) \
    $(DWARE-dw_foundation_arith) \
    $(DWARE-dw02_mult_2_stage-behav) \
    $(DWARE-dw02_mult_2_stage) \
    $(DWARE-dw02_mult-behav) \
    $(DWARE-dw02_mult)

$(DWARE-dw_foundation_arith) : ../../lib/tech/dware/simprims/DW_Foundation_arith.vhd
	$(VCOM) -quiet -93 -work dware ../../lib/tech/dware/simprims/DW_Foundation_arith.vhd

$(DWARE-dw_foundation_comp) : ../../lib/tech/dware/simprims/DW_Foundation_comp.vhd \
		$(SYNOPSYS-attributes) \
		$(IEEE-std_logic_misc) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work dware ../../lib/tech/dware/simprims/DW_Foundation_comp.vhd

$(DWARE-dw_foundation_comp_arith) : ../../lib/tech/dware/simprims/DW_Foundation_comp_arith.vhd \
		$(SYNOPSYS-attributes) \
		$(IEEE-std_logic_misc) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work dware ../../lib/tech/dware/simprims/DW_Foundation_comp_arith.vhd

$(DWARE-dw02_mult) \
$(DWARE-dw02_mult-behav) \
$(DWARE-dw02_mult_2_stage) \
$(DWARE-dw02_mult_2_stage-behav) \
$(DWARE-dw_mult_pipe) \
$(DWARE-dw_mult_pipe-simple) \
$(DWARE-dwpackages) : ../../lib/tech/dware/simprims/DWpackages.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work dware ../../lib/tech/dware/simprims/DWpackages.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/synplify
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_SYNPLIFY = modelsim/synplify

# Define path to each design unit
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
SYNPLIFY-zeroohm1-zeroohm1_a = $(LIB_SYNPLIFY)/zeroohm1/zeroohm1_a.dat
SYNPLIFY-zeroohm1 = $(LIB_SYNPLIFY)/zeroohm1/_primary.dat
SYNPLIFY-prim_sdff-beh = $(LIB_SYNPLIFY)/prim_sdff/beh.dat
SYNPLIFY-prim_sdff = $(LIB_SYNPLIFY)/prim_sdff/_primary.dat
SYNPLIFY-prim_ramd-beh = $(LIB_SYNPLIFY)/prim_ramd/beh.dat
SYNPLIFY-prim_ramd = $(LIB_SYNPLIFY)/prim_ramd/_primary.dat
SYNPLIFY-prim_latch-beh = $(LIB_SYNPLIFY)/prim_latch/beh.dat
SYNPLIFY-prim_latch = $(LIB_SYNPLIFY)/prim_latch/_primary.dat
SYNPLIFY-prim_dff-beh = $(LIB_SYNPLIFY)/prim_dff/beh.dat
SYNPLIFY-prim_dff = $(LIB_SYNPLIFY)/prim_dff/_primary.dat
SYNPLIFY-prim_counter-beh = $(LIB_SYNPLIFY)/prim_counter/beh.dat
SYNPLIFY-prim_counter = $(LIB_SYNPLIFY)/prim_counter/_primary.dat
SYNPLIFY-components = $(LIB_SYNPLIFY)/components/_primary.dat
SYNPLIFY-attributes = $(LIB_SYNPLIFY)/attributes/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(SYNPLIFY-zeroohm1-zeroohm1_a) \
    $(SYNPLIFY-zeroohm1) \
    $(SYNPLIFY-prim_sdff-beh) \
    $(SYNPLIFY-prim_sdff) \
    $(SYNPLIFY-prim_ramd-beh) \
    $(SYNPLIFY-prim_ramd) \
    $(SYNPLIFY-prim_latch-beh) \
    $(SYNPLIFY-prim_latch) \
    $(SYNPLIFY-prim_dff-beh) \
    $(SYNPLIFY-prim_dff) \
    $(SYNPLIFY-prim_counter-beh) \
    $(SYNPLIFY-prim_counter) \
    $(SYNPLIFY-components) \
    $(SYNPLIFY-attributes)

$(SYNPLIFY-attributes) : ../../lib/synplify/sim/synattr.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synattr.vhd

$(SYNPLIFY-components) \
$(SYNPLIFY-prim_counter) \
$(SYNPLIFY-prim_counter-beh) \
$(SYNPLIFY-prim_dff) \
$(SYNPLIFY-prim_dff-beh) \
$(SYNPLIFY-prim_latch) \
$(SYNPLIFY-prim_latch-beh) \
$(SYNPLIFY-prim_ramd) \
$(SYNPLIFY-prim_ramd-beh) \
$(SYNPLIFY-prim_sdff) \
$(SYNPLIFY-prim_sdff-beh) \
$(SYNPLIFY-zeroohm1) \
$(SYNPLIFY-zeroohm1-zeroohm1_a) : ../../lib/synplify/sim/synplify.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work synplify ../../lib/synplify/sim/synplify.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_DWARE = modelsim/dware
LIB_SYNOPSYS = /app/modelsim61/modeltech/linux/../synopsys
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_UNISIM = modelsim/unisim
LIB_WORK = modelsim/techmap
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_TECHMAP = modelsim/techmap

# Define path to each design unit
IEEE-vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
IEEE-vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
UNISIM-clkdll = $(LIB_UNISIM)/clkdll/_primary.dat
UNISIM-bufgdll = $(LIB_UNISIM)/bufgdll/_primary.dat
GRLIB-sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB-sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
DWARE-dwpackages = $(LIB_DWARE)/dwpackages/_primary.dat
DWARE-dw_foundation_comp_arith = $(LIB_DWARE)/dw_foundation_comp_arith/_primary.dat
IEEE-std_logic_misc = $(LIB_IEEE)/std_logic_misc/_primary.dat
SYNOPSYS-attributes = $(LIB_SYNOPSYS)/attributes/_primary.dat
UNISIM-bscan_spartan3 = $(LIB_UNISIM)/bscan_spartan3/_primary.dat
UNISIM-iddr2 = $(LIB_UNISIM)/iddr2/_primary.dat
UNISIM-oddr2 = $(LIB_UNISIM)/oddr2/_primary.dat
UNISIM-sysmon = $(LIB_UNISIM)/sysmon/_primary.dat
GRLIB-multlib = $(LIB_GRLIB)/multlib/_primary.dat
UNISIM-ibufg = $(LIB_UNISIM)/ibufg/_primary.dat
UNISIM-bufgmux = $(LIB_UNISIM)/bufgmux/_primary.dat
UNISIM-ibufgds_lvds_25 = $(LIB_UNISIM)/ibufgds_lvds_25/_primary.dat
UNISIM-ibufgds_lvds_33 = $(LIB_UNISIM)/ibufgds_lvds_33/_primary.dat
UNISIM-ibuf = $(LIB_UNISIM)/ibuf/_primary.dat
UNISIM-ibufds_lvds_25 = $(LIB_UNISIM)/ibufds_lvds_25/_primary.dat
UNISIM-ibufds_lvds_33 = $(LIB_UNISIM)/ibufds_lvds_33/_primary.dat
UNISIM-iobuf = $(LIB_UNISIM)/iobuf/_primary.dat
UNISIM-iobufds = $(LIB_UNISIM)/iobufds/_primary.dat
UNISIM-obufds = $(LIB_UNISIM)/obufds/_primary.dat
UNISIM-obuf = $(LIB_UNISIM)/obuf/_primary.dat
UNISIM-ramb16_s36 = $(LIB_UNISIM)/ramb16_s36/_primary.dat
UNISIM-ramb16_s18 = $(LIB_UNISIM)/ramb16_s18/_primary.dat
UNISIM-ramb16_s9 = $(LIB_UNISIM)/ramb16_s9/_primary.dat
UNISIM-ramb16_s4 = $(LIB_UNISIM)/ramb16_s4/_primary.dat
UNISIM-ramb16_s2 = $(LIB_UNISIM)/ramb16_s2/_primary.dat
UNISIM-ramb16_s1 = $(LIB_UNISIM)/ramb16_s1/_primary.dat
UNISIM-ramb16_s36_s36 = $(LIB_UNISIM)/ramb16_s36_s36/_primary.dat
UNISIM-ramb16_s18_s18 = $(LIB_UNISIM)/ramb16_s18_s18/_primary.dat
UNISIM-ramb16_s9_s9 = $(LIB_UNISIM)/ramb16_s9_s9/_primary.dat
UNISIM-ramb16_s4_s4 = $(LIB_UNISIM)/ramb16_s4_s4/_primary.dat
UNISIM-ramb16_s2_s2 = $(LIB_UNISIM)/ramb16_s2_s2/_primary.dat
UNISIM-ramb16_s1_s1 = $(LIB_UNISIM)/ramb16_s1_s1/_primary.dat
UNISIM-obuft = $(LIB_UNISIM)/obuft/_primary.dat
UNISIM-fddrrse = $(LIB_UNISIM)/fddrrse/_primary.dat
UNISIM-ifddrrse = $(LIB_UNISIM)/ifddrrse/_primary.dat
UNISIM-ibufgds = $(LIB_UNISIM)/ibufgds/_primary.dat
UNISIM-iddr = $(LIB_UNISIM)/iddr/_primary.dat
UNISIM-ibufds = $(LIB_UNISIM)/ibufds/_primary.dat
UNISIM-bscan_virtex4 = $(LIB_UNISIM)/bscan_virtex4/_primary.dat
UNISIM-vpkg = $(LIB_UNISIM)/vpkg/_primary.dat
IEEE-std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
UNISIM-bufg = $(LIB_UNISIM)/bufg/_primary.dat
UNISIM-dcm = $(LIB_UNISIM)/dcm/_primary.dat
UNISIM-oddr = $(LIB_UNISIM)/oddr/_primary.dat
UNISIM-fd = $(LIB_UNISIM)/fd/_primary.dat
UNISIM-idelay = $(LIB_UNISIM)/idelay/_primary.dat
UNISIM-iserdes = $(LIB_UNISIM)/iserdes/_primary.dat
UNISIM-bufio = $(LIB_UNISIM)/bufio/_primary.dat
UNISIM-idelayctrl = $(LIB_UNISIM)/idelayctrl/_primary.dat
UNISIM-bscan_virtex5 = $(LIB_UNISIM)/bscan_virtex5/_primary.dat
UNISIM-vcomponents = $(LIB_UNISIM)/vcomponents/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
UNISIM-ramb4_s1 = $(LIB_UNISIM)/ramb4_s1/_primary.dat
UNISIM-ramb4_s2 = $(LIB_UNISIM)/ramb4_s2/_primary.dat
UNISIM-ramb4_s4 = $(LIB_UNISIM)/ramb4_s4/_primary.dat
UNISIM-ramb4_s8 = $(LIB_UNISIM)/ramb4_s8/_primary.dat
UNISIM-ramb4_s16 = $(LIB_UNISIM)/ramb4_s16/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
UNISIM-simple_simprim = $(LIB_UNISIM)/simple_simprim/_primary.dat
UNISIM-ramb4_s1_s1 = $(LIB_UNISIM)/ramb4_s1_s1/_primary.dat
UNISIM-ramb4_s2_s2 = $(LIB_UNISIM)/ramb4_s2_s2/_primary.dat
UNISIM-ramb4_s4_s4 = $(LIB_UNISIM)/ramb4_s4_s4/_primary.dat
UNISIM-ramb4_s8_s8 = $(LIB_UNISIM)/ramb4_s8_s8/_primary.dat
UNISIM-ramb4_s16_s16 = $(LIB_UNISIM)/ramb4_s16_s16/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
TECHMAP-virtex_tap-rtl = $(LIB_TECHMAP)/virtex_tap/rtl.dat
TECHMAP-virtex_tap = $(LIB_TECHMAP)/virtex_tap/_primary.dat
TECHMAP-virtex_syncram_dp-behav = $(LIB_TECHMAP)/virtex_syncram_dp/behav.dat
TECHMAP-virtex_syncram_dp = $(LIB_TECHMAP)/virtex_syncram_dp/_primary.dat
TECHMAP-virtex_syncram-behav = $(LIB_TECHMAP)/virtex_syncram/behav.dat
TECHMAP-virtex_syncram = $(LIB_TECHMAP)/virtex_syncram/_primary.dat
TECHMAP-virtex6_tap-rtl = $(LIB_TECHMAP)/virtex6_tap/rtl.dat
TECHMAP-virtex6_tap = $(LIB_TECHMAP)/virtex6_tap/_primary.dat
TECHMAP-virtex6_mul_61x61-beh = $(LIB_TECHMAP)/virtex6_mul_61x61/beh.dat
TECHMAP-virtex6_mul_61x61 = $(LIB_TECHMAP)/virtex6_mul_61x61/_primary.dat
TECHMAP-virtex5_tap-rtl = $(LIB_TECHMAP)/virtex5_tap/rtl.dat
TECHMAP-virtex5_tap = $(LIB_TECHMAP)/virtex5_tap/_primary.dat
TECHMAP-virtex5_ddr2_phy-rtl = $(LIB_TECHMAP)/virtex5_ddr2_phy/rtl.dat
TECHMAP-virtex5_ddr2_phy = $(LIB_TECHMAP)/virtex5_ddr2_phy/_primary.dat
TECHMAP-virtex4_tap-rtl = $(LIB_TECHMAP)/virtex4_tap/rtl.dat
TECHMAP-virtex4_tap = $(LIB_TECHMAP)/virtex4_tap/_primary.dat
TECHMAP-virtex4_mul_61x61-beh = $(LIB_TECHMAP)/virtex4_mul_61x61/beh.dat
TECHMAP-virtex4_mul_61x61 = $(LIB_TECHMAP)/virtex4_mul_61x61/_primary.dat
TECHMAP-virtex4_inpad_ds-rtl = $(LIB_TECHMAP)/virtex4_inpad_ds/rtl.dat
TECHMAP-virtex4_inpad_ds = $(LIB_TECHMAP)/virtex4_inpad_ds/_primary.dat
TECHMAP-virtex4_ddr_phy-rtl = $(LIB_TECHMAP)/virtex4_ddr_phy/rtl.dat
TECHMAP-virtex4_ddr_phy = $(LIB_TECHMAP)/virtex4_ddr_phy/_primary.dat
TECHMAP-virtex4_clkpad_ds-rtl = $(LIB_TECHMAP)/virtex4_clkpad_ds/rtl.dat
TECHMAP-virtex4_clkpad_ds = $(LIB_TECHMAP)/virtex4_clkpad_ds/_primary.dat
TECHMAP-virtex2_tap-rtl = $(LIB_TECHMAP)/virtex2_tap/rtl.dat
TECHMAP-virtex2_tap = $(LIB_TECHMAP)/virtex2_tap/_primary.dat
TECHMAP-virtex2_ddr_phy-rtl = $(LIB_TECHMAP)/virtex2_ddr_phy/rtl.dat
TECHMAP-virtex2_ddr_phy = $(LIB_TECHMAP)/virtex2_ddr_phy/_primary.dat
TECHMAP-unisim_toutpad-rtl = $(LIB_TECHMAP)/unisim_toutpad/rtl.dat
TECHMAP-unisim_toutpad = $(LIB_TECHMAP)/unisim_toutpad/_primary.dat
TECHMAP-unisim_syncram_dp-behav = $(LIB_TECHMAP)/unisim_syncram_dp/behav.dat
TECHMAP-unisim_syncram_dp = $(LIB_TECHMAP)/unisim_syncram_dp/_primary.dat
TECHMAP-unisim_syncram_2p-behav = $(LIB_TECHMAP)/unisim_syncram_2p/behav.dat
TECHMAP-unisim_syncram_2p = $(LIB_TECHMAP)/unisim_syncram_2p/_primary.dat
TECHMAP-unisim_syncram64-behav = $(LIB_TECHMAP)/unisim_syncram64/behav.dat
TECHMAP-unisim_syncram64 = $(LIB_TECHMAP)/unisim_syncram64/_primary.dat
TECHMAP-unisim_syncram128bw-behav = $(LIB_TECHMAP)/unisim_syncram128bw/behav.dat
TECHMAP-unisim_syncram128bw = $(LIB_TECHMAP)/unisim_syncram128bw/_primary.dat
TECHMAP-unisim_syncram128-behav = $(LIB_TECHMAP)/unisim_syncram128/behav.dat
TECHMAP-unisim_syncram128 = $(LIB_TECHMAP)/unisim_syncram128/_primary.dat
TECHMAP-unisim_syncram-behav = $(LIB_TECHMAP)/unisim_syncram/behav.dat
TECHMAP-unisim_syncram = $(LIB_TECHMAP)/unisim_syncram/_primary.dat
TECHMAP-unisim_skew_outpad-rtl = $(LIB_TECHMAP)/unisim_skew_outpad/rtl.dat
TECHMAP-unisim_skew_outpad = $(LIB_TECHMAP)/unisim_skew_outpad/_primary.dat
TECHMAP-unisim_outpad_ds-rtl = $(LIB_TECHMAP)/unisim_outpad_ds/rtl.dat
TECHMAP-unisim_outpad_ds = $(LIB_TECHMAP)/unisim_outpad_ds/_primary.dat
TECHMAP-unisim_outpad-rtl = $(LIB_TECHMAP)/unisim_outpad/rtl.dat
TECHMAP-unisim_outpad = $(LIB_TECHMAP)/unisim_outpad/_primary.dat
TECHMAP-unisim_oddr_reg-rtl = $(LIB_TECHMAP)/unisim_oddr_reg/rtl.dat
TECHMAP-unisim_oddr_reg = $(LIB_TECHMAP)/unisim_oddr_reg/_primary.dat
TECHMAP-unisim_iopad_ds-rtl = $(LIB_TECHMAP)/unisim_iopad_ds/rtl.dat
TECHMAP-unisim_iopad_ds = $(LIB_TECHMAP)/unisim_iopad_ds/_primary.dat
TECHMAP-unisim_iopad-rtl = $(LIB_TECHMAP)/unisim_iopad/rtl.dat
TECHMAP-unisim_iopad = $(LIB_TECHMAP)/unisim_iopad/_primary.dat
TECHMAP-unisim_inpad_ds-rtl = $(LIB_TECHMAP)/unisim_inpad_ds/rtl.dat
TECHMAP-unisim_inpad_ds = $(LIB_TECHMAP)/unisim_inpad_ds/_primary.dat
TECHMAP-unisim_inpad-rtl = $(LIB_TECHMAP)/unisim_inpad/rtl.dat
TECHMAP-unisim_inpad = $(LIB_TECHMAP)/unisim_inpad/_primary.dat
TECHMAP-unisim_iddr_reg-rtl = $(LIB_TECHMAP)/unisim_iddr_reg/rtl.dat
TECHMAP-unisim_iddr_reg = $(LIB_TECHMAP)/unisim_iddr_reg/_primary.dat
TECHMAP-unisim_clkpad_ds-rtl = $(LIB_TECHMAP)/unisim_clkpad_ds/rtl.dat
TECHMAP-unisim_clkpad_ds = $(LIB_TECHMAP)/unisim_clkpad_ds/_primary.dat
TECHMAP-unisim_clkpad-rtl = $(LIB_TECHMAP)/unisim_clkpad/rtl.dat
TECHMAP-unisim_clkpad = $(LIB_TECHMAP)/unisim_clkpad/_primary.dat
TECHMAP-toutpadvv-rtl = $(LIB_TECHMAP)/toutpadvv/rtl.dat
TECHMAP-toutpadvv = $(LIB_TECHMAP)/toutpadvv/_primary.dat
TECHMAP-toutpadv-rtl = $(LIB_TECHMAP)/toutpadv/rtl.dat
TECHMAP-toutpadv = $(LIB_TECHMAP)/toutpadv/_primary.dat
TECHMAP-toutpad-rtl = $(LIB_TECHMAP)/toutpad/rtl.dat
TECHMAP-toutpad = $(LIB_TECHMAP)/toutpad/_primary.dat
TECHMAP-techmult-rtl = $(LIB_TECHMAP)/techmult/rtl.dat
TECHMAP-techmult = $(LIB_TECHMAP)/techmult/_primary.dat
TECHMAP-techbuf-rtl = $(LIB_TECHMAP)/techbuf/rtl.dat
TECHMAP-techbuf = $(LIB_TECHMAP)/techbuf/_primary.dat
TECHMAP-tap-rtl = $(LIB_TECHMAP)/tap/rtl.dat
TECHMAP-tap = $(LIB_TECHMAP)/tap/_primary.dat
TECHMAP-system_monitor-struct = $(LIB_TECHMAP)/system_monitor/struct.dat
TECHMAP-system_monitor = $(LIB_TECHMAP)/system_monitor/_primary.dat
TECHMAP-sysmon_virtex5-struct = $(LIB_TECHMAP)/sysmon_virtex5/struct.dat
TECHMAP-sysmon_virtex5 = $(LIB_TECHMAP)/sysmon_virtex5/_primary.dat
TECHMAP-syncram_dp-rtl = $(LIB_TECHMAP)/syncram_dp/rtl.dat
TECHMAP-syncram_dp = $(LIB_TECHMAP)/syncram_dp/_primary.dat
TECHMAP-syncram_2p-rtl = $(LIB_TECHMAP)/syncram_2p/rtl.dat
TECHMAP-syncram_2p = $(LIB_TECHMAP)/syncram_2p/_primary.dat
TECHMAP-syncram64-rtl = $(LIB_TECHMAP)/syncram64/rtl.dat
TECHMAP-syncram64 = $(LIB_TECHMAP)/syncram64/_primary.dat
TECHMAP-syncram156bw-rtl = $(LIB_TECHMAP)/syncram156bw/rtl.dat
TECHMAP-syncram156bw = $(LIB_TECHMAP)/syncram156bw/_primary.dat
TECHMAP-syncram128bw-rtl = $(LIB_TECHMAP)/syncram128bw/rtl.dat
TECHMAP-syncram128bw = $(LIB_TECHMAP)/syncram128bw/_primary.dat
TECHMAP-syncram128-rtl = $(LIB_TECHMAP)/syncram128/rtl.dat
TECHMAP-syncram128 = $(LIB_TECHMAP)/syncram128/_primary.dat
TECHMAP-syncram-rtl = $(LIB_TECHMAP)/syncram/rtl.dat
TECHMAP-syncram = $(LIB_TECHMAP)/syncram/_primary.dat
TECHMAP-syncfifo-rtl = $(LIB_TECHMAP)/syncfifo/rtl.dat
TECHMAP-syncfifo = $(LIB_TECHMAP)/syncfifo/_primary.dat
TECHMAP-ssrctrl_unisim_netlist-beh = $(LIB_TECHMAP)/ssrctrl_unisim_netlist/beh.dat
TECHMAP-ssrctrl_unisim_netlist = $(LIB_TECHMAP)/ssrctrl_unisim_netlist/_primary.dat
TECHMAP-ssrctrl_unisim-beh = $(LIB_TECHMAP)/ssrctrl_unisim/beh.dat
TECHMAP-ssrctrl_unisim = $(LIB_TECHMAP)/ssrctrl_unisim/_primary.dat
TECHMAP-ssrctrl_net-rtl = $(LIB_TECHMAP)/ssrctrl_net/rtl.dat
TECHMAP-ssrctrl_net = $(LIB_TECHMAP)/ssrctrl_net/_primary.dat
TECHMAP-spictrl_unisim_comb1-beh = $(LIB_TECHMAP)/spictrl_unisim_comb1/beh.dat
TECHMAP-spictrl_unisim_comb1 = $(LIB_TECHMAP)/spictrl_unisim_comb1/_primary.dat
TECHMAP-spictrl_unisim_comb0-beh = $(LIB_TECHMAP)/spictrl_unisim_comb0/beh.dat
TECHMAP-spictrl_unisim_comb0 = $(LIB_TECHMAP)/spictrl_unisim_comb0/_primary.dat
TECHMAP-spictrl_unisim-rtl = $(LIB_TECHMAP)/spictrl_unisim/rtl.dat
TECHMAP-spictrl_unisim = $(LIB_TECHMAP)/spictrl_unisim/_primary.dat
TECHMAP-spictrl_net-rtl = $(LIB_TECHMAP)/spictrl_net/rtl.dat
TECHMAP-spictrl_net = $(LIB_TECHMAP)/spictrl_net/_primary.dat
TECHMAP-spartan6_tap-rtl = $(LIB_TECHMAP)/spartan6_tap/rtl.dat
TECHMAP-spartan6_tap = $(LIB_TECHMAP)/spartan6_tap/_primary.dat
TECHMAP-spartan6_ddr2_phy-rtl = $(LIB_TECHMAP)/spartan6_ddr2_phy/rtl.dat
TECHMAP-spartan6_ddr2_phy = $(LIB_TECHMAP)/spartan6_ddr2_phy/_primary.dat
TECHMAP-spartan3e_ddr_phy-rtl = $(LIB_TECHMAP)/spartan3e_ddr_phy/rtl.dat
TECHMAP-spartan3e_ddr_phy = $(LIB_TECHMAP)/spartan3e_ddr_phy/_primary.dat
TECHMAP-spartan3a_ddr2_phy-rtl = $(LIB_TECHMAP)/spartan3a_ddr2_phy/rtl.dat
TECHMAP-spartan3a_ddr2_phy = $(LIB_TECHMAP)/spartan3a_ddr2_phy/_primary.dat
TECHMAP-spartan3_tap-rtl = $(LIB_TECHMAP)/spartan3_tap/rtl.dat
TECHMAP-spartan3_tap = $(LIB_TECHMAP)/spartan3_tap/_primary.dat
TECHMAP-skew_outpad-rtl = $(LIB_TECHMAP)/skew_outpad/rtl.dat
TECHMAP-skew_outpad = $(LIB_TECHMAP)/skew_outpad/_primary.dat
TECHMAP-scanrego-tmap = $(LIB_TECHMAP)/scanrego/tmap.dat
TECHMAP-scanrego = $(LIB_TECHMAP)/scanrego/_primary.dat
TECHMAP-scanregio-tmap = $(LIB_TECHMAP)/scanregio/tmap.dat
TECHMAP-scanregio = $(LIB_TECHMAP)/scanregio/_primary.dat
TECHMAP-scanregi-tmap = $(LIB_TECHMAP)/scanregi/tmap.dat
TECHMAP-scanregi = $(LIB_TECHMAP)/scanregi/_primary.dat
TECHMAP-ringosc-rtl = $(LIB_TECHMAP)/ringosc/rtl.dat
TECHMAP-ringosc = $(LIB_TECHMAP)/ringosc/_primary.dat
TECHMAP-regfile_3p-rtl = $(LIB_TECHMAP)/regfile_3p/rtl.dat
TECHMAP-regfile_3p = $(LIB_TECHMAP)/regfile_3p/_primary.dat
TECHMAP-outpadv-rtl = $(LIB_TECHMAP)/outpadv/rtl.dat
TECHMAP-outpadv = $(LIB_TECHMAP)/outpadv/_primary.dat
TECHMAP-outpad_dsv-rtl = $(LIB_TECHMAP)/outpad_dsv/rtl.dat
TECHMAP-outpad_dsv = $(LIB_TECHMAP)/outpad_dsv/_primary.dat
TECHMAP-outpad_ds-rtl = $(LIB_TECHMAP)/outpad_ds/rtl.dat
TECHMAP-outpad_ds = $(LIB_TECHMAP)/outpad_ds/_primary.dat
TECHMAP-outpad_ddrv-rtl = $(LIB_TECHMAP)/outpad_ddrv/rtl.dat
TECHMAP-outpad_ddrv = $(LIB_TECHMAP)/outpad_ddrv/_primary.dat
TECHMAP-outpad_ddr-rtl = $(LIB_TECHMAP)/outpad_ddr/rtl.dat
TECHMAP-outpad_ddr = $(LIB_TECHMAP)/outpad_ddr/_primary.dat
TECHMAP-outpad-rtl = $(LIB_TECHMAP)/outpad/rtl.dat
TECHMAP-outpad = $(LIB_TECHMAP)/outpad/_primary.dat
TECHMAP-odpadv-rtl = $(LIB_TECHMAP)/odpadv/rtl.dat
TECHMAP-odpadv = $(LIB_TECHMAP)/odpadv/_primary.dat
TECHMAP-odpad-rtl = $(LIB_TECHMAP)/odpad/rtl.dat
TECHMAP-odpad = $(LIB_TECHMAP)/odpad/_primary.dat
TECHMAP-oddrv2-rtl = $(LIB_TECHMAP)/oddrv2/rtl.dat
TECHMAP-oddrv2 = $(LIB_TECHMAP)/oddrv2/_primary.dat
TECHMAP-oddrc3e-rtl = $(LIB_TECHMAP)/oddrc3e/rtl.dat
TECHMAP-oddrc3e = $(LIB_TECHMAP)/oddrc3e/_primary.dat
TECHMAP-netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
TECHMAP-nandtree-rtl = $(LIB_TECHMAP)/nandtree/rtl.dat
TECHMAP-nandtree = $(LIB_TECHMAP)/nandtree/_primary.dat
TECHMAP-mul_dw-rtl = $(LIB_TECHMAP)/mul_dw/rtl.dat
TECHMAP-mul_dw = $(LIB_TECHMAP)/mul_dw/_primary.dat
TECHMAP-mul_61x61-rtl = $(LIB_TECHMAP)/mul_61x61/rtl.dat
TECHMAP-mul_61x61 = $(LIB_TECHMAP)/mul_61x61/_primary.dat
TECHMAP-lvds_combo-rtl = $(LIB_TECHMAP)/lvds_combo/rtl.dat
TECHMAP-lvds_combo = $(LIB_TECHMAP)/lvds_combo/_primary.dat
TECHMAP-leon4_net-rtl = $(LIB_TECHMAP)/leon4_net/rtl.dat
TECHMAP-leon4_net = $(LIB_TECHMAP)/leon4_net/_primary.dat
TECHMAP-iopadvv-rtl = $(LIB_TECHMAP)/iopadvv/rtl.dat
TECHMAP-iopadvv = $(LIB_TECHMAP)/iopadvv/_primary.dat
TECHMAP-iopadv-rtl = $(LIB_TECHMAP)/iopadv/rtl.dat
TECHMAP-iopadv = $(LIB_TECHMAP)/iopadv/_primary.dat
TECHMAP-iopad_dsvv-rtl = $(LIB_TECHMAP)/iopad_dsvv/rtl.dat
TECHMAP-iopad_dsvv = $(LIB_TECHMAP)/iopad_dsvv/_primary.dat
TECHMAP-iopad_dsv-rtl = $(LIB_TECHMAP)/iopad_dsv/rtl.dat
TECHMAP-iopad_dsv = $(LIB_TECHMAP)/iopad_dsv/_primary.dat
TECHMAP-iopad_ds-rtl = $(LIB_TECHMAP)/iopad_ds/rtl.dat
TECHMAP-iopad_ds = $(LIB_TECHMAP)/iopad_ds/_primary.dat
TECHMAP-iopad_ddrvv-rtl = $(LIB_TECHMAP)/iopad_ddrvv/rtl.dat
TECHMAP-iopad_ddrvv = $(LIB_TECHMAP)/iopad_ddrvv/_primary.dat
TECHMAP-iopad_ddrv-rtl = $(LIB_TECHMAP)/iopad_ddrv/rtl.dat
TECHMAP-iopad_ddrv = $(LIB_TECHMAP)/iopad_ddrv/_primary.dat
TECHMAP-iopad_ddr-rtl = $(LIB_TECHMAP)/iopad_ddr/rtl.dat
TECHMAP-iopad_ddr = $(LIB_TECHMAP)/iopad_ddr/_primary.dat
TECHMAP-iopad-rtl = $(LIB_TECHMAP)/iopad/rtl.dat
TECHMAP-iopad = $(LIB_TECHMAP)/iopad/_primary.dat
TECHMAP-iodpadv-rtl = $(LIB_TECHMAP)/iodpadv/rtl.dat
TECHMAP-iodpadv = $(LIB_TECHMAP)/iodpadv/_primary.dat
TECHMAP-iodpad-rtl = $(LIB_TECHMAP)/iodpad/rtl.dat
TECHMAP-iodpad = $(LIB_TECHMAP)/iodpad/_primary.dat
TECHMAP-inpadv-rtl = $(LIB_TECHMAP)/inpadv/rtl.dat
TECHMAP-inpadv = $(LIB_TECHMAP)/inpadv/_primary.dat
TECHMAP-inpad_dsv-rtl = $(LIB_TECHMAP)/inpad_dsv/rtl.dat
TECHMAP-inpad_dsv = $(LIB_TECHMAP)/inpad_dsv/_primary.dat
TECHMAP-inpad_ds-rtl = $(LIB_TECHMAP)/inpad_ds/rtl.dat
TECHMAP-inpad_ds = $(LIB_TECHMAP)/inpad_ds/_primary.dat
TECHMAP-inpad_ddrv-rtl = $(LIB_TECHMAP)/inpad_ddrv/rtl.dat
TECHMAP-inpad_ddrv = $(LIB_TECHMAP)/inpad_ddrv/_primary.dat
TECHMAP-inpad_ddr-rtl = $(LIB_TECHMAP)/inpad_ddr/rtl.dat
TECHMAP-inpad_ddr = $(LIB_TECHMAP)/inpad_ddr/_primary.dat
TECHMAP-inpad-rtl = $(LIB_TECHMAP)/inpad/rtl.dat
TECHMAP-inpad = $(LIB_TECHMAP)/inpad/_primary.dat
TECHMAP-grusbhc_unisim-rtl = $(LIB_TECHMAP)/grusbhc_unisim/rtl.dat
TECHMAP-grusbhc_unisim = $(LIB_TECHMAP)/grusbhc_unisim/_primary.dat
TECHMAP-grusbhc_net-rtl = $(LIB_TECHMAP)/grusbhc_net/rtl.dat
TECHMAP-grusbhc_net = $(LIB_TECHMAP)/grusbhc_net/_primary.dat
TECHMAP-grspwc_unisim-rtl = $(LIB_TECHMAP)/grspwc_unisim/rtl.dat
TECHMAP-grspwc_unisim = $(LIB_TECHMAP)/grspwc_unisim/_primary.dat
TECHMAP-grspwc_net-rtl = $(LIB_TECHMAP)/grspwc_net/rtl.dat
TECHMAP-grspwc_net = $(LIB_TECHMAP)/grspwc_net/_primary.dat
TECHMAP-grspwc2_unisim-rtl = $(LIB_TECHMAP)/grspwc2_unisim/rtl.dat
TECHMAP-grspwc2_unisim = $(LIB_TECHMAP)/grspwc2_unisim/_primary.dat
TECHMAP-grspwc2_net-rtl = $(LIB_TECHMAP)/grspwc2_net/rtl.dat
TECHMAP-grspwc2_net = $(LIB_TECHMAP)/grspwc2_net/_primary.dat
TECHMAP-grmux2-rtl = $(LIB_TECHMAP)/grmux2/rtl.dat
TECHMAP-grmux2 = $(LIB_TECHMAP)/grmux2/_primary.dat
TECHMAP-grlfpw_net-rtl = $(LIB_TECHMAP)/grlfpw_net/rtl.dat
TECHMAP-grlfpw_net = $(LIB_TECHMAP)/grlfpw_net/_primary.dat
TECHMAP-grfpw_net-rtl = $(LIB_TECHMAP)/grfpw_net/rtl.dat
TECHMAP-grfpw_net = $(LIB_TECHMAP)/grfpw_net/_primary.dat
TECHMAP-generic_syncram_reg-behavioral = $(LIB_TECHMAP)/generic_syncram_reg/behavioral.dat
TECHMAP-generic_syncram_reg = $(LIB_TECHMAP)/generic_syncram_reg/_primary.dat
TECHMAP-generic_syncram_2p_reg-behav = $(LIB_TECHMAP)/generic_syncram_2p_reg/behav.dat
TECHMAP-generic_syncram_2p_reg = $(LIB_TECHMAP)/generic_syncram_2p_reg/_primary.dat
TECHMAP-generic_syncram_2p-behav = $(LIB_TECHMAP)/generic_syncram_2p/behav.dat
TECHMAP-generic_syncram_2p = $(LIB_TECHMAP)/generic_syncram_2p/_primary.dat
TECHMAP-generic_syncram-behavioral = $(LIB_TECHMAP)/generic_syncram/behavioral.dat
TECHMAP-generic_syncram = $(LIB_TECHMAP)/generic_syncram/_primary.dat
TECHMAP-generic_regfile_4p-rtl = $(LIB_TECHMAP)/generic_regfile_4p/rtl.dat
TECHMAP-generic_regfile_4p = $(LIB_TECHMAP)/generic_regfile_4p/_primary.dat
TECHMAP-generic_regfile_3p-rtl = $(LIB_TECHMAP)/generic_regfile_3p/rtl.dat
TECHMAP-generic_regfile_3p = $(LIB_TECHMAP)/generic_regfile_3p/_primary.dat
TECHMAP-generic_ddr_phy-rtl = $(LIB_TECHMAP)/generic_ddr_phy/rtl.dat
TECHMAP-generic_ddr_phy = $(LIB_TECHMAP)/generic_ddr_phy/_primary.dat
TECHMAP-generic_ddr2_phy-rtl = $(LIB_TECHMAP)/generic_ddr2_phy/rtl.dat
TECHMAP-generic_ddr2_phy = $(LIB_TECHMAP)/generic_ddr2_phy/_primary.dat
TECHMAP-gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
TECHMAP-gen_mult_pipe-simple = $(LIB_TECHMAP)/gen_mult_pipe/simple.dat
TECHMAP-gen_mult_pipe = $(LIB_TECHMAP)/gen_mult_pipe/_primary.dat
TECHMAP-gen_mul_61x61-rtl = $(LIB_TECHMAP)/gen_mul_61x61/rtl.dat
TECHMAP-gen_mul_61x61 = $(LIB_TECHMAP)/gen_mul_61x61/_primary.dat
TECHMAP-gen_iddr_reg-rtl = $(LIB_TECHMAP)/gen_iddr_reg/rtl.dat
TECHMAP-gen_iddr_reg = $(LIB_TECHMAP)/gen_iddr_reg/_primary.dat
TECHMAP-gen_ddr_phy_reg-rtl = $(LIB_TECHMAP)/gen_ddr_phy_reg/rtl.dat
TECHMAP-gen_ddr_phy_reg = $(LIB_TECHMAP)/gen_ddr_phy_reg/_primary.dat
TECHMAP-gen_ddr_phy_oreg-rtl = $(LIB_TECHMAP)/gen_ddr_phy_oreg/rtl.dat
TECHMAP-gen_ddr_phy_oreg = $(LIB_TECHMAP)/gen_ddr_phy_oreg/_primary.dat
TECHMAP-gen_ddr_phy_ireg-rtl = $(LIB_TECHMAP)/gen_ddr_phy_ireg/rtl.dat
TECHMAP-gen_ddr_phy_ireg = $(LIB_TECHMAP)/gen_ddr_phy_ireg/_primary.dat
TECHMAP-fpu_disas_net-behav = $(LIB_TECHMAP)/fpu_disas_net/behav.dat
TECHMAP-fpu_disas_net = $(LIB_TECHMAP)/fpu_disas_net/_primary.dat
TECHMAP-dw_mul_61x61-rtl = $(LIB_TECHMAP)/dw_mul_61x61/rtl.dat
TECHMAP-dw_mul_61x61 = $(LIB_TECHMAP)/dw_mul_61x61/_primary.dat
TECHMAP-ddrphy-rtl = $(LIB_TECHMAP)/ddrphy/rtl.dat
TECHMAP-ddrphy = $(LIB_TECHMAP)/ddrphy/_primary.dat
TECHMAP-ddr_oreg-rtl = $(LIB_TECHMAP)/ddr_oreg/rtl.dat
TECHMAP-ddr_oreg = $(LIB_TECHMAP)/ddr_oreg/_primary.dat
TECHMAP-ddr_ireg-rtl = $(LIB_TECHMAP)/ddr_ireg/rtl.dat
TECHMAP-ddr_ireg = $(LIB_TECHMAP)/ddr_ireg/_primary.dat
TECHMAP-ddr2phy-rtl = $(LIB_TECHMAP)/ddr2phy/rtl.dat
TECHMAP-ddr2phy = $(LIB_TECHMAP)/ddr2phy/_primary.dat
TECHMAP-cpu_disas_net-behav = $(LIB_TECHMAP)/cpu_disas_net/behav.dat
TECHMAP-cpu_disas_net = $(LIB_TECHMAP)/cpu_disas_net/_primary.dat
TECHMAP-clkrand-rtl = $(LIB_TECHMAP)/clkrand/rtl.dat
TECHMAP-clkrand = $(LIB_TECHMAP)/clkrand/_primary.dat
TECHMAP-clkpad_ds-rtl = $(LIB_TECHMAP)/clkpad_ds/rtl.dat
TECHMAP-clkpad_ds = $(LIB_TECHMAP)/clkpad_ds/_primary.dat
TECHMAP-clkpad-rtl = $(LIB_TECHMAP)/clkpad/rtl.dat
TECHMAP-clkpad = $(LIB_TECHMAP)/clkpad/_primary.dat
TECHMAP-clkmux_xilinx-rtl = $(LIB_TECHMAP)/clkmux_xilinx/rtl.dat
TECHMAP-clkmux_xilinx = $(LIB_TECHMAP)/clkmux_xilinx/_primary.dat
TECHMAP-clkmux_unisim-rtl = $(LIB_TECHMAP)/clkmux_unisim/rtl.dat
TECHMAP-clkmux_unisim = $(LIB_TECHMAP)/clkmux_unisim/_primary.dat
TECHMAP-clkmux-rtl = $(LIB_TECHMAP)/clkmux/rtl.dat
TECHMAP-clkmux = $(LIB_TECHMAP)/clkmux/_primary.dat
TECHMAP-clkmul_virtex2-struct = $(LIB_TECHMAP)/clkmul_virtex2/struct.dat
TECHMAP-clkmul_virtex2 = $(LIB_TECHMAP)/clkmul_virtex2/_primary.dat
TECHMAP-clkgen_virtex5-struct = $(LIB_TECHMAP)/clkgen_virtex5/struct.dat
TECHMAP-clkgen_virtex5 = $(LIB_TECHMAP)/clkgen_virtex5/_primary.dat
TECHMAP-clkgen_virtex2-struct = $(LIB_TECHMAP)/clkgen_virtex2/struct.dat
TECHMAP-clkgen_virtex2 = $(LIB_TECHMAP)/clkgen_virtex2/_primary.dat
TECHMAP-clkgen_virtex-rtl = $(LIB_TECHMAP)/clkgen_virtex/rtl.dat
TECHMAP-clkgen_virtex = $(LIB_TECHMAP)/clkgen_virtex/_primary.dat
TECHMAP-clkgen_spartan3-struct = $(LIB_TECHMAP)/clkgen_spartan3/struct.dat
TECHMAP-clkgen_spartan3 = $(LIB_TECHMAP)/clkgen_spartan3/_primary.dat
TECHMAP-clkgen-struct = $(LIB_TECHMAP)/clkgen/struct.dat
TECHMAP-clkgen = $(LIB_TECHMAP)/clkgen/_primary.dat
TECHMAP-clkbuf_xilinx-rtl = $(LIB_TECHMAP)/clkbuf_xilinx/rtl.dat
TECHMAP-clkbuf_xilinx = $(LIB_TECHMAP)/clkbuf_xilinx/_primary.dat
TECHMAP-clkand_unisim-rtl = $(LIB_TECHMAP)/clkand_unisim/rtl.dat
TECHMAP-clkand_unisim = $(LIB_TECHMAP)/clkand_unisim/_primary.dat
TECHMAP-clkand-rtl = $(LIB_TECHMAP)/clkand/rtl.dat
TECHMAP-clkand = $(LIB_TECHMAP)/clkand/_primary.dat
TECHMAP-alltap = $(LIB_TECHMAP)/alltap/_primary.dat
TECHMAP-allpads = $(LIB_TECHMAP)/allpads/_primary.dat
TECHMAP-allmul = $(LIB_TECHMAP)/allmul/_primary.dat
TECHMAP-allmem = $(LIB_TECHMAP)/allmem/_primary.dat
TECHMAP-allddr = $(LIB_TECHMAP)/allddr/_primary.dat
TECHMAP-allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(TECHMAP-virtex_tap-rtl) \
    $(TECHMAP-virtex_tap) \
    $(TECHMAP-virtex_syncram_dp-behav) \
    $(TECHMAP-virtex_syncram_dp) \
    $(TECHMAP-virtex_syncram-behav) \
    $(TECHMAP-virtex_syncram) \
    $(TECHMAP-virtex6_tap-rtl) \
    $(TECHMAP-virtex6_tap) \
    $(TECHMAP-virtex6_mul_61x61-beh) \
    $(TECHMAP-virtex6_mul_61x61) \
    $(TECHMAP-virtex5_tap-rtl) \
    $(TECHMAP-virtex5_tap) \
    $(TECHMAP-virtex5_ddr2_phy-rtl) \
    $(TECHMAP-virtex5_ddr2_phy) \
    $(TECHMAP-virtex4_tap-rtl) \
    $(TECHMAP-virtex4_tap) \
    $(TECHMAP-virtex4_mul_61x61-beh) \
    $(TECHMAP-virtex4_mul_61x61) \
    $(TECHMAP-virtex4_inpad_ds-rtl) \
    $(TECHMAP-virtex4_inpad_ds) \
    $(TECHMAP-virtex4_ddr_phy-rtl) \
    $(TECHMAP-virtex4_ddr_phy) \
    $(TECHMAP-virtex4_clkpad_ds-rtl) \
    $(TECHMAP-virtex4_clkpad_ds) \
    $(TECHMAP-virtex2_tap-rtl) \
    $(TECHMAP-virtex2_tap) \
    $(TECHMAP-virtex2_ddr_phy-rtl) \
    $(TECHMAP-virtex2_ddr_phy) \
    $(TECHMAP-unisim_toutpad-rtl) \
    $(TECHMAP-unisim_toutpad) \
    $(TECHMAP-unisim_syncram_dp-behav) \
    $(TECHMAP-unisim_syncram_dp) \
    $(TECHMAP-unisim_syncram_2p-behav) \
    $(TECHMAP-unisim_syncram_2p) \
    $(TECHMAP-unisim_syncram64-behav) \
    $(TECHMAP-unisim_syncram64) \
    $(TECHMAP-unisim_syncram128bw-behav) \
    $(TECHMAP-unisim_syncram128bw) \
    $(TECHMAP-unisim_syncram128-behav) \
    $(TECHMAP-unisim_syncram128) \
    $(TECHMAP-unisim_syncram-behav) \
    $(TECHMAP-unisim_syncram) \
    $(TECHMAP-unisim_skew_outpad-rtl) \
    $(TECHMAP-unisim_skew_outpad) \
    $(TECHMAP-unisim_outpad_ds-rtl) \
    $(TECHMAP-unisim_outpad_ds) \
    $(TECHMAP-unisim_outpad-rtl) \
    $(TECHMAP-unisim_outpad) \
    $(TECHMAP-unisim_oddr_reg-rtl) \
    $(TECHMAP-unisim_oddr_reg) \
    $(TECHMAP-unisim_iopad_ds-rtl) \
    $(TECHMAP-unisim_iopad_ds) \
    $(TECHMAP-unisim_iopad-rtl) \
    $(TECHMAP-unisim_iopad) \
    $(TECHMAP-unisim_inpad_ds-rtl) \
    $(TECHMAP-unisim_inpad_ds) \
    $(TECHMAP-unisim_inpad-rtl) \
    $(TECHMAP-unisim_inpad) \
    $(TECHMAP-unisim_iddr_reg-rtl) \
    $(TECHMAP-unisim_iddr_reg) \
    $(TECHMAP-unisim_clkpad_ds-rtl) \
    $(TECHMAP-unisim_clkpad_ds) \
    $(TECHMAP-unisim_clkpad-rtl) \
    $(TECHMAP-unisim_clkpad) \
    $(TECHMAP-toutpadvv-rtl) \
    $(TECHMAP-toutpadvv) \
    $(TECHMAP-toutpadv-rtl) \
    $(TECHMAP-toutpadv) \
    $(TECHMAP-toutpad-rtl) \
    $(TECHMAP-toutpad) \
    $(TECHMAP-techmult-rtl) \
    $(TECHMAP-techmult) \
    $(TECHMAP-techbuf-rtl) \
    $(TECHMAP-techbuf) \
    $(TECHMAP-tap-rtl) \
    $(TECHMAP-tap) \
    $(TECHMAP-system_monitor-struct) \
    $(TECHMAP-system_monitor) \
    $(TECHMAP-sysmon_virtex5-struct) \
    $(TECHMAP-sysmon_virtex5) \
    $(TECHMAP-syncram_dp-rtl) \
    $(TECHMAP-syncram_dp) \
    $(TECHMAP-syncram_2p-rtl) \
    $(TECHMAP-syncram_2p) \
    $(TECHMAP-syncram64-rtl) \
    $(TECHMAP-syncram64) \
    $(TECHMAP-syncram156bw-rtl) \
    $(TECHMAP-syncram156bw) \
    $(TECHMAP-syncram128bw-rtl) \
    $(TECHMAP-syncram128bw) \
    $(TECHMAP-syncram128-rtl) \
    $(TECHMAP-syncram128) \
    $(TECHMAP-syncram-rtl) \
    $(TECHMAP-syncram) \
    $(TECHMAP-syncfifo-rtl) \
    $(TECHMAP-syncfifo) \
    $(TECHMAP-ssrctrl_unisim_netlist-beh) \
    $(TECHMAP-ssrctrl_unisim_netlist) \
    $(TECHMAP-ssrctrl_unisim-beh) \
    $(TECHMAP-ssrctrl_unisim) \
    $(TECHMAP-ssrctrl_net-rtl) \
    $(TECHMAP-ssrctrl_net) \
    $(TECHMAP-spictrl_unisim_comb1-beh) \
    $(TECHMAP-spictrl_unisim_comb1) \
    $(TECHMAP-spictrl_unisim_comb0-beh) \
    $(TECHMAP-spictrl_unisim_comb0) \
    $(TECHMAP-spictrl_unisim-rtl) \
    $(TECHMAP-spictrl_unisim) \
    $(TECHMAP-spictrl_net-rtl) \
    $(TECHMAP-spictrl_net) \
    $(TECHMAP-spartan6_tap-rtl) \
    $(TECHMAP-spartan6_tap) \
    $(TECHMAP-spartan6_ddr2_phy-rtl) \
    $(TECHMAP-spartan6_ddr2_phy) \
    $(TECHMAP-spartan3e_ddr_phy-rtl) \
    $(TECHMAP-spartan3e_ddr_phy) \
    $(TECHMAP-spartan3a_ddr2_phy-rtl) \
    $(TECHMAP-spartan3a_ddr2_phy) \
    $(TECHMAP-spartan3_tap-rtl) \
    $(TECHMAP-spartan3_tap) \
    $(TECHMAP-skew_outpad-rtl) \
    $(TECHMAP-skew_outpad) \
    $(TECHMAP-scanrego-tmap) \
    $(TECHMAP-scanrego) \
    $(TECHMAP-scanregio-tmap) \
    $(TECHMAP-scanregio) \
    $(TECHMAP-scanregi-tmap) \
    $(TECHMAP-scanregi) \
    $(TECHMAP-ringosc-rtl) \
    $(TECHMAP-ringosc) \
    $(TECHMAP-regfile_3p-rtl) \
    $(TECHMAP-regfile_3p) \
    $(TECHMAP-outpadv-rtl) \
    $(TECHMAP-outpadv) \
    $(TECHMAP-outpad_dsv-rtl) \
    $(TECHMAP-outpad_dsv) \
    $(TECHMAP-outpad_ds-rtl) \
    $(TECHMAP-outpad_ds) \
    $(TECHMAP-outpad_ddrv-rtl) \
    $(TECHMAP-outpad_ddrv) \
    $(TECHMAP-outpad_ddr-rtl) \
    $(TECHMAP-outpad_ddr) \
    $(TECHMAP-outpad-rtl) \
    $(TECHMAP-outpad) \
    $(TECHMAP-odpadv-rtl) \
    $(TECHMAP-odpadv) \
    $(TECHMAP-odpad-rtl) \
    $(TECHMAP-odpad) \
    $(TECHMAP-oddrv2-rtl) \
    $(TECHMAP-oddrv2) \
    $(TECHMAP-oddrc3e-rtl) \
    $(TECHMAP-oddrc3e) \
    $(TECHMAP-netcomp) \
    $(TECHMAP-nandtree-rtl) \
    $(TECHMAP-nandtree) \
    $(TECHMAP-mul_dw-rtl) \
    $(TECHMAP-mul_dw) \
    $(TECHMAP-mul_61x61-rtl) \
    $(TECHMAP-mul_61x61) \
    $(TECHMAP-lvds_combo-rtl) \
    $(TECHMAP-lvds_combo) \
    $(TECHMAP-leon4_net-rtl) \
    $(TECHMAP-leon4_net) \
    $(TECHMAP-iopadvv-rtl) \
    $(TECHMAP-iopadvv) \
    $(TECHMAP-iopadv-rtl) \
    $(TECHMAP-iopadv) \
    $(TECHMAP-iopad_dsvv-rtl) \
    $(TECHMAP-iopad_dsvv) \
    $(TECHMAP-iopad_dsv-rtl) \
    $(TECHMAP-iopad_dsv) \
    $(TECHMAP-iopad_ds-rtl) \
    $(TECHMAP-iopad_ds) \
    $(TECHMAP-iopad_ddrvv-rtl) \
    $(TECHMAP-iopad_ddrvv) \
    $(TECHMAP-iopad_ddrv-rtl) \
    $(TECHMAP-iopad_ddrv) \
    $(TECHMAP-iopad_ddr-rtl) \
    $(TECHMAP-iopad_ddr) \
    $(TECHMAP-iopad-rtl) \
    $(TECHMAP-iopad) \
    $(TECHMAP-iodpadv-rtl) \
    $(TECHMAP-iodpadv) \
    $(TECHMAP-iodpad-rtl) \
    $(TECHMAP-iodpad) \
    $(TECHMAP-inpadv-rtl) \
    $(TECHMAP-inpadv) \
    $(TECHMAP-inpad_dsv-rtl) \
    $(TECHMAP-inpad_dsv) \
    $(TECHMAP-inpad_ds-rtl) \
    $(TECHMAP-inpad_ds) \
    $(TECHMAP-inpad_ddrv-rtl) \
    $(TECHMAP-inpad_ddrv) \
    $(TECHMAP-inpad_ddr-rtl) \
    $(TECHMAP-inpad_ddr) \
    $(TECHMAP-inpad-rtl) \
    $(TECHMAP-inpad) \
    $(TECHMAP-grusbhc_unisim-rtl) \
    $(TECHMAP-grusbhc_unisim) \
    $(TECHMAP-grusbhc_net-rtl) \
    $(TECHMAP-grusbhc_net) \
    $(TECHMAP-grspwc_unisim-rtl) \
    $(TECHMAP-grspwc_unisim) \
    $(TECHMAP-grspwc_net-rtl) \
    $(TECHMAP-grspwc_net) \
    $(TECHMAP-grspwc2_unisim-rtl) \
    $(TECHMAP-grspwc2_unisim) \
    $(TECHMAP-grspwc2_net-rtl) \
    $(TECHMAP-grspwc2_net) \
    $(TECHMAP-grmux2-rtl) \
    $(TECHMAP-grmux2) \
    $(TECHMAP-grlfpw_net-rtl) \
    $(TECHMAP-grlfpw_net) \
    $(TECHMAP-grfpw_net-rtl) \
    $(TECHMAP-grfpw_net) \
    $(TECHMAP-generic_syncram_reg-behavioral) \
    $(TECHMAP-generic_syncram_reg) \
    $(TECHMAP-generic_syncram_2p_reg-behav) \
    $(TECHMAP-generic_syncram_2p_reg) \
    $(TECHMAP-generic_syncram_2p-behav) \
    $(TECHMAP-generic_syncram_2p) \
    $(TECHMAP-generic_syncram-behavioral) \
    $(TECHMAP-generic_syncram) \
    $(TECHMAP-generic_regfile_4p-rtl) \
    $(TECHMAP-generic_regfile_4p) \
    $(TECHMAP-generic_regfile_3p-rtl) \
    $(TECHMAP-generic_regfile_3p) \
    $(TECHMAP-generic_ddr_phy-rtl) \
    $(TECHMAP-generic_ddr_phy) \
    $(TECHMAP-generic_ddr2_phy-rtl) \
    $(TECHMAP-generic_ddr2_phy) \
    $(TECHMAP-gencomp) \
    $(TECHMAP-gen_mult_pipe-simple) \
    $(TECHMAP-gen_mult_pipe) \
    $(TECHMAP-gen_mul_61x61-rtl) \
    $(TECHMAP-gen_mul_61x61) \
    $(TECHMAP-gen_iddr_reg-rtl) \
    $(TECHMAP-gen_iddr_reg) \
    $(TECHMAP-gen_ddr_phy_reg-rtl) \
    $(TECHMAP-gen_ddr_phy_reg) \
    $(TECHMAP-gen_ddr_phy_oreg-rtl) \
    $(TECHMAP-gen_ddr_phy_oreg) \
    $(TECHMAP-gen_ddr_phy_ireg-rtl) \
    $(TECHMAP-gen_ddr_phy_ireg) \
    $(TECHMAP-fpu_disas_net-behav) \
    $(TECHMAP-fpu_disas_net) \
    $(TECHMAP-dw_mul_61x61-rtl) \
    $(TECHMAP-dw_mul_61x61) \
    $(TECHMAP-ddrphy-rtl) \
    $(TECHMAP-ddrphy) \
    $(TECHMAP-ddr_oreg-rtl) \
    $(TECHMAP-ddr_oreg) \
    $(TECHMAP-ddr_ireg-rtl) \
    $(TECHMAP-ddr_ireg) \
    $(TECHMAP-ddr2phy-rtl) \
    $(TECHMAP-ddr2phy) \
    $(TECHMAP-cpu_disas_net-behav) \
    $(TECHMAP-cpu_disas_net) \
    $(TECHMAP-clkrand-rtl) \
    $(TECHMAP-clkrand) \
    $(TECHMAP-clkpad_ds-rtl) \
    $(TECHMAP-clkpad_ds) \
    $(TECHMAP-clkpad-rtl) \
    $(TECHMAP-clkpad) \
    $(TECHMAP-clkmux_xilinx-rtl) \
    $(TECHMAP-clkmux_xilinx) \
    $(TECHMAP-clkmux_unisim-rtl) \
    $(TECHMAP-clkmux_unisim) \
    $(TECHMAP-clkmux-rtl) \
    $(TECHMAP-clkmux) \
    $(TECHMAP-clkmul_virtex2-struct) \
    $(TECHMAP-clkmul_virtex2) \
    $(TECHMAP-clkgen_virtex5-struct) \
    $(TECHMAP-clkgen_virtex5) \
    $(TECHMAP-clkgen_virtex2-struct) \
    $(TECHMAP-clkgen_virtex2) \
    $(TECHMAP-clkgen_virtex-rtl) \
    $(TECHMAP-clkgen_virtex) \
    $(TECHMAP-clkgen_spartan3-struct) \
    $(TECHMAP-clkgen_spartan3) \
    $(TECHMAP-clkgen-struct) \
    $(TECHMAP-clkgen) \
    $(TECHMAP-clkbuf_xilinx-rtl) \
    $(TECHMAP-clkbuf_xilinx) \
    $(TECHMAP-clkand_unisim-rtl) \
    $(TECHMAP-clkand_unisim) \
    $(TECHMAP-clkand-rtl) \
    $(TECHMAP-clkand) \
    $(TECHMAP-alltap) \
    $(TECHMAP-allpads) \
    $(TECHMAP-allmul) \
    $(TECHMAP-allmem) \
    $(TECHMAP-allddr) \
    $(TECHMAP-allclkgen)

$(TECHMAP-allclkgen) : ../../lib/techmap/maps/allclkgen.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allclkgen.vhd

$(TECHMAP-allddr) : ../../lib/techmap/maps/allddr.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allddr.vhd

$(TECHMAP-allmem) : ../../lib/techmap/maps/allmem.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmem.vhd

$(TECHMAP-allmul) : ../../lib/techmap/maps/allmul.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allmul.vhd

$(TECHMAP-allpads) : ../../lib/techmap/maps/allpads.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/allpads.vhd

$(TECHMAP-alltap) : ../../lib/techmap/maps/alltap.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/alltap.vhd

$(TECHMAP-clkgen) \
$(TECHMAP-clkgen-struct) : ../../lib/techmap/maps/clkgen.vhd \
		$(TECHMAP-allclkgen) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkgen.vhd

$(TECHMAP-clkmux) \
$(TECHMAP-clkmux-rtl) : ../../lib/techmap/maps/clkmux.vhd \
		$(TECHMAP-allclkgen) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkmux.vhd

$(TECHMAP-clkand_unisim) \
$(TECHMAP-clkand_unisim-rtl) \
$(TECHMAP-clkgen_spartan3) \
$(TECHMAP-clkgen_spartan3-struct) \
$(TECHMAP-clkgen_virtex) \
$(TECHMAP-clkgen_virtex-rtl) \
$(TECHMAP-clkgen_virtex2) \
$(TECHMAP-clkgen_virtex2-struct) \
$(TECHMAP-clkgen_virtex5) \
$(TECHMAP-clkgen_virtex5-struct) \
$(TECHMAP-clkmul_virtex2) \
$(TECHMAP-clkmul_virtex2-struct) \
$(TECHMAP-clkmux_unisim) \
$(TECHMAP-clkmux_unisim-rtl) : ../../lib/techmap/unisim/clkgen_unisim.vhd \
		$(UNISIM-clkdll) \
		$(UNISIM-vpkg) \
		$(IEEE-vital_timing) \
		$(IEEE-vital_primitives) \
		$(UNISIM-ibufg) \
		$(UNISIM-bufgdll) \
		$(UNISIM-dcm) \
		$(UNISIM-bufg) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(UNISIM-bufgmux) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/clkgen_unisim.vhd

$(TECHMAP-clkbuf_xilinx) \
$(TECHMAP-clkbuf_xilinx-rtl) \
$(TECHMAP-clkmux_xilinx) \
$(TECHMAP-clkmux_xilinx-rtl) : ../../lib/techmap/unisim/buffer_unisim.vhd \
		$(UNISIM-bufgdll) \
		$(UNISIM-bufg) \
		$(UNISIM-bufgmux) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/buffer_unisim.vhd

$(TECHMAP-clkpad) \
$(TECHMAP-clkpad-rtl) : ../../lib/techmap/maps/clkpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad.vhd

$(TECHMAP-clkpad_ds) \
$(TECHMAP-clkpad_ds-rtl) : ../../lib/techmap/maps/clkpad_ds.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkpad_ds.vhd

$(TECHMAP-clkand) \
$(TECHMAP-clkand-rtl) \
$(TECHMAP-clkrand) \
$(TECHMAP-clkrand-rtl) : ../../lib/techmap/maps/clkand.vhd \
		$(TECHMAP-allclkgen) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/clkand.vhd

$(TECHMAP-ddr_ireg) \
$(TECHMAP-ddr_ireg-rtl) : ../../lib/techmap/maps/ddr_ireg.vhd \
		$(TECHMAP-allddr) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_ireg.vhd

$(TECHMAP-ddr_oreg) \
$(TECHMAP-ddr_oreg-rtl) : ../../lib/techmap/maps/ddr_oreg.vhd \
		$(TECHMAP-allddr) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddr_oreg.vhd

$(TECHMAP-ddr2phy) \
$(TECHMAP-ddr2phy-rtl) \
$(TECHMAP-ddrphy) \
$(TECHMAP-ddrphy-rtl) : ../../lib/techmap/maps/ddrphy.vhd \
		$(TECHMAP-allddr) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ddrphy.vhd

$(TECHMAP-cpu_disas_net) \
$(TECHMAP-cpu_disas_net-behav) \
$(TECHMAP-fpu_disas_net) \
$(TECHMAP-fpu_disas_net-behav) : ../../lib/techmap/maps/cpu_disas_net.vhd \
		$(GRLIB-sparc_disas) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/cpu_disas_net.vhd

$(TECHMAP-gen_iddr_reg) \
$(TECHMAP-gen_iddr_reg-rtl) : ../../lib/techmap/inferred/ddr_inferred.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_inferred.vhd

$(TECHMAP-gen_mul_61x61) \
$(TECHMAP-gen_mul_61x61-rtl) \
$(TECHMAP-gen_mult_pipe) \
$(TECHMAP-gen_mult_pipe-simple) : ../../lib/techmap/inferred/mul_inferred.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_arith) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/mul_inferred.vhd

$(TECHMAP-gencomp) : ../../lib/techmap/gencomp/gencomp.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/gencomp.vhd

$(TECHMAP-gen_ddr_phy_ireg) \
$(TECHMAP-gen_ddr_phy_ireg-rtl) \
$(TECHMAP-gen_ddr_phy_oreg) \
$(TECHMAP-gen_ddr_phy_oreg-rtl) \
$(TECHMAP-gen_ddr_phy_reg) \
$(TECHMAP-gen_ddr_phy_reg-rtl) \
$(TECHMAP-generic_ddr2_phy) \
$(TECHMAP-generic_ddr2_phy-rtl) \
$(TECHMAP-generic_ddr_phy) \
$(TECHMAP-generic_ddr_phy-rtl) : ../../lib/techmap/inferred/ddr_phy_inferred.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/ddr_phy_inferred.vhd

$(TECHMAP-generic_regfile_3p) \
$(TECHMAP-generic_regfile_3p-rtl) \
$(TECHMAP-generic_regfile_4p) \
$(TECHMAP-generic_regfile_4p-rtl) \
$(TECHMAP-generic_syncram) \
$(TECHMAP-generic_syncram-behavioral) \
$(TECHMAP-generic_syncram_2p) \
$(TECHMAP-generic_syncram_2p-behav) \
$(TECHMAP-generic_syncram_2p_reg) \
$(TECHMAP-generic_syncram_2p_reg-behav) \
$(TECHMAP-generic_syncram_reg) \
$(TECHMAP-generic_syncram_reg-behavioral) : ../../lib/techmap/inferred/memory_inferred.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/inferred/memory_inferred.vhd

$(TECHMAP-grfpw_net) \
$(TECHMAP-grfpw_net-rtl) : ../../lib/techmap/maps/grfpw_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grfpw_net.vhd

$(TECHMAP-grlfpw_net) \
$(TECHMAP-grlfpw_net-rtl) : ../../lib/techmap/maps/grlfpw_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grlfpw_net.vhd

$(TECHMAP-grmux2) \
$(TECHMAP-grmux2-rtl) : ../../lib/techmap/maps/grgates.vhd \
		$(TECHMAP-allclkgen) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grgates.vhd

$(TECHMAP-grspwc2_net) \
$(TECHMAP-grspwc2_net-rtl) : ../../lib/techmap/maps/grspwc2_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grspwc2_net.vhd

$(TECHMAP-grspwc2_unisim) \
$(TECHMAP-grspwc2_unisim-rtl) : ../../lib/techmap/unisim/grspwc2_unisim.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grspwc2_unisim.vhd

$(TECHMAP-grspwc_net) \
$(TECHMAP-grspwc_net-rtl) : ../../lib/techmap/maps/grspwc_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grspwc_net.vhd

$(TECHMAP-grspwc_unisim) \
$(TECHMAP-grspwc_unisim-rtl) : ../../lib/techmap/unisim/grspwc_unisim.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grspwc_unisim.vhd

$(TECHMAP-grusbhc_net) \
$(TECHMAP-grusbhc_net-rtl) : ../../lib/techmap/maps/grusbhc_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/grusbhc_net.vhd

$(TECHMAP-grusbhc_unisim) \
$(TECHMAP-grusbhc_unisim-rtl) : ../../lib/techmap/unisim/grusbhc_unisim.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/grusbhc_unisim.vhd

$(TECHMAP-inpad_ddr) \
$(TECHMAP-inpad_ddr-rtl) \
$(TECHMAP-inpad_ddrv) \
$(TECHMAP-inpad_ddrv-rtl) : ../../lib/techmap/maps/inpad_ddr.vhd \
		$(TECHMAP-allpads) \
		$(TECHMAP-allddr) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ddr.vhd

$(TECHMAP-inpad_ds) \
$(TECHMAP-inpad_ds-rtl) \
$(TECHMAP-inpad_dsv) \
$(TECHMAP-inpad_dsv-rtl) : ../../lib/techmap/maps/inpad_ds.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad_ds.vhd

$(TECHMAP-inpad) \
$(TECHMAP-inpad-rtl) \
$(TECHMAP-inpadv) \
$(TECHMAP-inpadv-rtl) : ../../lib/techmap/maps/inpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/inpad.vhd

$(TECHMAP-iodpad) \
$(TECHMAP-iodpad-rtl) \
$(TECHMAP-iodpadv) \
$(TECHMAP-iodpadv-rtl) : ../../lib/techmap/maps/iodpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iodpad.vhd

$(TECHMAP-iopad_ddr) \
$(TECHMAP-iopad_ddr-rtl) \
$(TECHMAP-iopad_ddrv) \
$(TECHMAP-iopad_ddrv-rtl) \
$(TECHMAP-iopad_ddrvv) \
$(TECHMAP-iopad_ddrvv-rtl) : ../../lib/techmap/maps/iopad_ddr.vhd \
		$(TECHMAP-allpads) \
		$(TECHMAP-allddr) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ddr.vhd

$(TECHMAP-iopad_ds) \
$(TECHMAP-iopad_ds-rtl) \
$(TECHMAP-iopad_dsv) \
$(TECHMAP-iopad_dsv-rtl) \
$(TECHMAP-iopad_dsvv) \
$(TECHMAP-iopad_dsvv-rtl) : ../../lib/techmap/maps/iopad_ds.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad_ds.vhd

$(TECHMAP-iopad) \
$(TECHMAP-iopad-rtl) \
$(TECHMAP-iopadv) \
$(TECHMAP-iopadv-rtl) \
$(TECHMAP-iopadvv) \
$(TECHMAP-iopadvv-rtl) : ../../lib/techmap/maps/iopad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/iopad.vhd

$(TECHMAP-leon4_net) \
$(TECHMAP-leon4_net-rtl) : ../../lib/techmap/maps/leon4_net.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/leon4_net.vhd

$(TECHMAP-lvds_combo) \
$(TECHMAP-lvds_combo-rtl) : ../../lib/techmap/maps/lvds_combo.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/lvds_combo.vhd

$(TECHMAP-mul_61x61) \
$(TECHMAP-mul_61x61-rtl) : ../../lib/techmap/maps/mul_61x61.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/mul_61x61.vhd

$(TECHMAP-dw_mul_61x61) \
$(TECHMAP-dw_mul_61x61-rtl) \
$(TECHMAP-mul_dw) \
$(TECHMAP-mul_dw-rtl) : ../../lib/techmap/dware/mul_dware.vhd \
		$(SYNOPSYS-attributes) \
		$(IEEE-std_logic_misc) \
		$(DWARE-dw_foundation_comp_arith) \
		$(DWARE-dwpackages) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/dware/mul_dware.vhd

$(TECHMAP-nandtree) \
$(TECHMAP-nandtree-rtl) : ../../lib/techmap/maps/nandtree.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/nandtree.vhd

$(TECHMAP-netcomp) : ../../lib/techmap/gencomp/netcomp.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/gencomp/netcomp.vhd

$(TECHMAP-odpad) \
$(TECHMAP-odpad-rtl) \
$(TECHMAP-odpadv) \
$(TECHMAP-odpadv-rtl) : ../../lib/techmap/maps/odpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/odpad.vhd

$(TECHMAP-outpad_ddr) \
$(TECHMAP-outpad_ddr-rtl) \
$(TECHMAP-outpad_ddrv) \
$(TECHMAP-outpad_ddrv-rtl) : ../../lib/techmap/maps/outpad_ddr.vhd \
		$(TECHMAP-allpads) \
		$(TECHMAP-allddr) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ddr.vhd

$(TECHMAP-outpad_ds) \
$(TECHMAP-outpad_ds-rtl) \
$(TECHMAP-outpad_dsv) \
$(TECHMAP-outpad_dsv-rtl) : ../../lib/techmap/maps/outpad_ds.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad_ds.vhd

$(TECHMAP-outpad) \
$(TECHMAP-outpad-rtl) \
$(TECHMAP-outpadv) \
$(TECHMAP-outpadv-rtl) : ../../lib/techmap/maps/outpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/outpad.vhd

$(TECHMAP-regfile_3p) \
$(TECHMAP-regfile_3p-rtl) : ../../lib/techmap/maps/regfile_3p.vhd \
		$(TECHMAP-allmem) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/regfile_3p.vhd

$(TECHMAP-ringosc) \
$(TECHMAP-ringosc-rtl) : ../../lib/techmap/maps/ringosc.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ringosc.vhd

$(TECHMAP-scanregi) \
$(TECHMAP-scanregi-tmap) \
$(TECHMAP-scanregio) \
$(TECHMAP-scanregio-tmap) \
$(TECHMAP-scanrego) \
$(TECHMAP-scanrego-tmap) : ../../lib/techmap/maps/scanreg.vhd \
		$(TECHMAP-alltap) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/scanreg.vhd

$(TECHMAP-skew_outpad) \
$(TECHMAP-skew_outpad-rtl) : ../../lib/techmap/maps/skew_outpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/skew_outpad.vhd

$(TECHMAP-spictrl_net) \
$(TECHMAP-spictrl_net-rtl) : ../../lib/techmap/maps/spictrl_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/spictrl_net.vhd

$(TECHMAP-spictrl_unisim) \
$(TECHMAP-spictrl_unisim-rtl) : ../../lib/techmap/unisim/spictrl_unisim.vhd \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/spictrl_unisim.vhd

$(TECHMAP-spictrl_unisim_comb0) \
$(TECHMAP-spictrl_unisim_comb0-beh) : ../../lib/techmap/unisim/spictrl_unisim_comb0.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/spictrl_unisim_comb0.vhd

$(TECHMAP-spictrl_unisim_comb1) \
$(TECHMAP-spictrl_unisim_comb1-beh) : ../../lib/techmap/unisim/spictrl_unisim_comb1.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/spictrl_unisim_comb1.vhd

$(TECHMAP-ssrctrl_net) \
$(TECHMAP-ssrctrl_net-rtl) : ../../lib/techmap/maps/ssrctrl_net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/ssrctrl_net.vhd

$(TECHMAP-ssrctrl_unisim) \
$(TECHMAP-ssrctrl_unisim-beh) \
$(TECHMAP-ssrctrl_unisim_netlist) \
$(TECHMAP-ssrctrl_unisim_netlist-beh) : ../../lib/techmap/unisim/ssrctrl_unisim.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ssrctrl_unisim.vhd

$(TECHMAP-syncfifo) \
$(TECHMAP-syncfifo-rtl) : ../../lib/techmap/maps/syncfifo.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncfifo.vhd

$(TECHMAP-syncram) \
$(TECHMAP-syncram-rtl) : ../../lib/techmap/maps/syncram.vhd \
		$(TECHMAP-allmem) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram.vhd

$(TECHMAP-syncram128) \
$(TECHMAP-syncram128-rtl) : ../../lib/techmap/maps/syncram128.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128.vhd

$(TECHMAP-syncram128bw) \
$(TECHMAP-syncram128bw-rtl) : ../../lib/techmap/maps/syncram128bw.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram128bw.vhd

$(TECHMAP-syncram156bw) \
$(TECHMAP-syncram156bw-rtl) : ../../lib/techmap/maps/syncram156bw.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram156bw.vhd

$(TECHMAP-syncram64) \
$(TECHMAP-syncram64-rtl) : ../../lib/techmap/maps/syncram64.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram64.vhd

$(TECHMAP-syncram_2p) \
$(TECHMAP-syncram_2p-rtl) : ../../lib/techmap/maps/syncram_2p.vhd \
		$(TECHMAP-allmem) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_2p.vhd

$(TECHMAP-syncram_dp) \
$(TECHMAP-syncram_dp-rtl) : ../../lib/techmap/maps/syncram_dp.vhd \
		$(TECHMAP-allmem) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/syncram_dp.vhd

$(TECHMAP-sysmon_virtex5) \
$(TECHMAP-sysmon_virtex5-struct) : ../../lib/techmap/unisim/sysmon_unisim.vhd \
		$(UNISIM-sysmon) \
		$(UNISIM-vpkg) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/sysmon_unisim.vhd

$(TECHMAP-system_monitor) \
$(TECHMAP-system_monitor-struct) : ../../lib/techmap/maps/system_monitor.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/system_monitor.vhd

$(TECHMAP-tap) \
$(TECHMAP-tap-rtl) : ../../lib/techmap/maps/tap.vhd \
		$(TECHMAP-alltap) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/tap.vhd

$(TECHMAP-techbuf) \
$(TECHMAP-techbuf-rtl) : ../../lib/techmap/maps/techbuf.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techbuf.vhd

$(TECHMAP-techmult) \
$(TECHMAP-techmult-rtl) : ../../lib/techmap/maps/techmult.vhd \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(TECHMAP-allmul) \
		$(GRLIB-multlib) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/techmult.vhd

$(TECHMAP-toutpad) \
$(TECHMAP-toutpad-rtl) \
$(TECHMAP-toutpadv) \
$(TECHMAP-toutpadv-rtl) \
$(TECHMAP-toutpadvv) \
$(TECHMAP-toutpadvv-rtl) : ../../lib/techmap/maps/toutpad.vhd \
		$(TECHMAP-allpads) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/maps/toutpad.vhd

$(TECHMAP-oddrc3e) \
$(TECHMAP-oddrc3e-rtl) \
$(TECHMAP-oddrv2) \
$(TECHMAP-oddrv2-rtl) \
$(TECHMAP-unisim_iddr_reg) \
$(TECHMAP-unisim_iddr_reg-rtl) \
$(TECHMAP-unisim_oddr_reg) \
$(TECHMAP-unisim_oddr_reg-rtl) : ../../lib/techmap/unisim/ddr_unisim.vhd \
		$(UNISIM-oddr2) \
		$(UNISIM-fd) \
		$(UNISIM-iddr) \
		$(UNISIM-fddrrse) \
		$(UNISIM-oddr) \
		$(UNISIM-vpkg) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_unisim.vhd

$(TECHMAP-unisim_clkpad) \
$(TECHMAP-unisim_clkpad-rtl) \
$(TECHMAP-unisim_clkpad_ds) \
$(TECHMAP-unisim_clkpad_ds-rtl) \
$(TECHMAP-unisim_inpad) \
$(TECHMAP-unisim_inpad-rtl) \
$(TECHMAP-unisim_inpad_ds) \
$(TECHMAP-unisim_inpad_ds-rtl) \
$(TECHMAP-unisim_iopad) \
$(TECHMAP-unisim_iopad-rtl) \
$(TECHMAP-unisim_iopad_ds) \
$(TECHMAP-unisim_iopad_ds-rtl) \
$(TECHMAP-unisim_outpad) \
$(TECHMAP-unisim_outpad-rtl) \
$(TECHMAP-unisim_outpad_ds) \
$(TECHMAP-unisim_outpad_ds-rtl) \
$(TECHMAP-unisim_skew_outpad) \
$(TECHMAP-unisim_skew_outpad-rtl) \
$(TECHMAP-unisim_toutpad) \
$(TECHMAP-unisim_toutpad-rtl) \
$(TECHMAP-virtex4_clkpad_ds) \
$(TECHMAP-virtex4_clkpad_ds-rtl) \
$(TECHMAP-virtex4_inpad_ds) \
$(TECHMAP-virtex4_inpad_ds-rtl) : ../../lib/techmap/unisim/pads_unisim.vhd \
		$(UNISIM-bufgmux) \
		$(UNISIM-ibufg) \
		$(UNISIM-ibufgds_lvds_33) \
		$(UNISIM-ibufgds_lvds_25) \
		$(UNISIM-ibuf) \
		$(UNISIM-ibufds_lvds_33) \
		$(UNISIM-ibufds_lvds_25) \
		$(UNISIM-iobuf) \
		$(UNISIM-iobufds) \
		$(UNISIM-obufds) \
		$(UNISIM-dcm) \
		$(UNISIM-bufg) \
		$(UNISIM-obuf) \
		$(UNISIM-obuft) \
		$(UNISIM-ibufgds) \
		$(UNISIM-ibufds) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/pads_unisim.vhd

$(TECHMAP-spartan3a_ddr2_phy) \
$(TECHMAP-spartan3a_ddr2_phy-rtl) \
$(TECHMAP-spartan3e_ddr_phy) \
$(TECHMAP-spartan3e_ddr_phy-rtl) \
$(TECHMAP-spartan6_ddr2_phy) \
$(TECHMAP-spartan6_ddr2_phy-rtl) \
$(TECHMAP-virtex2_ddr_phy) \
$(TECHMAP-virtex2_ddr_phy-rtl) \
$(TECHMAP-virtex4_ddr_phy) \
$(TECHMAP-virtex4_ddr_phy-rtl) \
$(TECHMAP-virtex5_ddr2_phy) \
$(TECHMAP-virtex5_ddr2_phy-rtl) : ../../lib/techmap/unisim/ddr_phy_unisim.vhd \
		$(TECHMAP-oddrc3e) \
		$(UNISIM-oddr2) \
		$(UNISIM-iddr2) \
		$(TECHMAP-oddrv2) \
		$(UNISIM-ifddrrse) \
		$(UNISIM-fddrrse) \
		$(UNISIM-iddr) \
		$(UNISIM-idelayctrl) \
		$(UNISIM-bufio) \
		$(UNISIM-iserdes) \
		$(UNISIM-idelay) \
		$(UNISIM-fd) \
		$(UNISIM-oddr) \
		$(UNISIM-dcm) \
		$(UNISIM-bufg) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_arith) \
		$(UNISIM-vpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/ddr_phy_unisim.vhd

$(TECHMAP-virtex4_mul_61x61) \
$(TECHMAP-virtex4_mul_61x61-beh) \
$(TECHMAP-virtex6_mul_61x61) \
$(TECHMAP-virtex6_mul_61x61-beh) : ../../lib/techmap/unisim/mul_unisim.vhd \
		$(UNISIM-vcomponents) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/mul_unisim.vhd

$(TECHMAP-unisim_syncram) \
$(TECHMAP-unisim_syncram-behav) \
$(TECHMAP-unisim_syncram128) \
$(TECHMAP-unisim_syncram128-behav) \
$(TECHMAP-unisim_syncram128bw) \
$(TECHMAP-unisim_syncram128bw-behav) \
$(TECHMAP-unisim_syncram64) \
$(TECHMAP-unisim_syncram64-behav) \
$(TECHMAP-unisim_syncram_2p) \
$(TECHMAP-unisim_syncram_2p-behav) \
$(TECHMAP-unisim_syncram_dp) \
$(TECHMAP-unisim_syncram_dp-behav) \
$(TECHMAP-virtex_syncram) \
$(TECHMAP-virtex_syncram-behav) \
$(TECHMAP-virtex_syncram_dp) \
$(TECHMAP-virtex_syncram_dp-behav) : ../../lib/techmap/unisim/memory_unisim.vhd \
		$(UNISIM-ramb16_s1) \
		$(UNISIM-ramb16_s2) \
		$(UNISIM-ramb16_s4) \
		$(UNISIM-ramb16_s9) \
		$(UNISIM-ramb16_s18) \
		$(UNISIM-ramb16_s36) \
		$(UNISIM-ramb16_s1_s1) \
		$(UNISIM-ramb16_s2_s2) \
		$(UNISIM-ramb16_s4_s4) \
		$(UNISIM-ramb16_s9_s9) \
		$(UNISIM-ramb16_s18_s18) \
		$(UNISIM-ramb16_s36_s36) \
		$(UNISIM-ramb4_s16) \
		$(UNISIM-ramb4_s8) \
		$(UNISIM-ramb4_s4) \
		$(UNISIM-ramb4_s2) \
		$(UNISIM-ramb4_s1) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(UNISIM-ramb4_s16_s16) \
		$(UNISIM-ramb4_s8_s8) \
		$(UNISIM-ramb4_s4_s4) \
		$(UNISIM-ramb4_s2_s2) \
		$(UNISIM-ramb4_s1_s1) \
		$(UNISIM-simple_simprim) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/memory_unisim.vhd

$(TECHMAP-spartan3_tap) \
$(TECHMAP-spartan3_tap-rtl) \
$(TECHMAP-spartan6_tap) \
$(TECHMAP-spartan6_tap-rtl) \
$(TECHMAP-virtex2_tap) \
$(TECHMAP-virtex2_tap-rtl) \
$(TECHMAP-virtex4_tap) \
$(TECHMAP-virtex4_tap-rtl) \
$(TECHMAP-virtex5_tap) \
$(TECHMAP-virtex5_tap-rtl) \
$(TECHMAP-virtex6_tap) \
$(TECHMAP-virtex6_tap-rtl) \
$(TECHMAP-virtex_tap) \
$(TECHMAP-virtex_tap-rtl) : ../../lib/techmap/unisim/tap_unisim.vhd \
		$(UNISIM-bscan_spartan3) \
		$(UNISIM-bscan_virtex4) \
		$(UNISIM-bscan_virtex5) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work techmap ../../lib/techmap/unisim/tap_unisim.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/eth
LIB_ETH = modelsim/eth

# Define path to each design unit
TECHMAP-gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
ETH-grethpkg-body = $(LIB_ETH)/grethpkg/body.dat
ETH-grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
ETH-grethc-rtl = $(LIB_ETH)/grethc/rtl.dat
ETH-grethc = $(LIB_ETH)/grethc/_primary.dat
ETH-greth_tx-rtl = $(LIB_ETH)/greth_tx/rtl.dat
ETH-greth_tx = $(LIB_ETH)/greth_tx/_primary.dat
ETH-greth_rx-rtl = $(LIB_ETH)/greth_rx/rtl.dat
ETH-greth_rx = $(LIB_ETH)/greth_rx/_primary.dat
ETH-greth_gen-rtl = $(LIB_ETH)/greth_gen/rtl.dat
ETH-greth_gen = $(LIB_ETH)/greth_gen/_primary.dat
ETH-greth_gbit_gen-rtl = $(LIB_ETH)/greth_gbit_gen/rtl.dat
ETH-greth_gbit_gen = $(LIB_ETH)/greth_gbit_gen/_primary.dat
ETH-ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
ETH-eth_rstgen-rtl = $(LIB_ETH)/eth_rstgen/rtl.dat
ETH-eth_rstgen = $(LIB_ETH)/eth_rstgen/_primary.dat
ETH-eth_edcl_ahb_mst-rtl = $(LIB_ETH)/eth_edcl_ahb_mst/rtl.dat
ETH-eth_edcl_ahb_mst = $(LIB_ETH)/eth_edcl_ahb_mst/_primary.dat
ETH-eth_ahb_mst-rtl = $(LIB_ETH)/eth_ahb_mst/rtl.dat
ETH-eth_ahb_mst = $(LIB_ETH)/eth_ahb_mst/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(ETH-grethpkg-body) \
    $(ETH-grethpkg) \
    $(ETH-grethc-rtl) \
    $(ETH-grethc) \
    $(ETH-greth_tx-rtl) \
    $(ETH-greth_tx) \
    $(ETH-greth_rx-rtl) \
    $(ETH-greth_rx) \
    $(ETH-greth_gen-rtl) \
    $(ETH-greth_gen) \
    $(ETH-greth_gbit_gen-rtl) \
    $(ETH-greth_gbit_gen) \
    $(ETH-ethcomp) \
    $(ETH-eth_rstgen-rtl) \
    $(ETH-eth_rstgen) \
    $(ETH-eth_edcl_ahb_mst-rtl) \
    $(ETH-eth_edcl_ahb_mst) \
    $(ETH-eth_ahb_mst-rtl) \
    $(ETH-eth_ahb_mst)

$(ETH-eth_ahb_mst) \
$(ETH-eth_ahb_mst-rtl) : ../../lib/eth/core/eth_ahb_mst.vhd \
		$(ETH-grethpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_ahb_mst.vhd

$(ETH-eth_edcl_ahb_mst) \
$(ETH-eth_edcl_ahb_mst-rtl) : ../../lib/eth/core/eth_edcl_ahb_mst.vhd \
		$(ETH-grethpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_edcl_ahb_mst.vhd

$(ETH-eth_rstgen) \
$(ETH-eth_rstgen-rtl) : ../../lib/eth/core/eth_rstgen.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/eth_rstgen.vhd

$(ETH-ethcomp) : ../../lib/eth/comp/ethcomp.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/comp/ethcomp.vhd

$(ETH-greth_gbit_gen) \
$(ETH-greth_gbit_gen-rtl) : ../../lib/eth/wrapper/greth_gbit_gen.vhd \
		$(ETH-ethcomp) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gbit_gen.vhd

$(ETH-greth_gen) \
$(ETH-greth_gen-rtl) : ../../lib/eth/wrapper/greth_gen.vhd \
		$(ETH-ethcomp) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/wrapper/greth_gen.vhd

$(ETH-greth_rx) \
$(ETH-greth_rx-rtl) : ../../lib/eth/core/greth_rx.vhd \
		$(ETH-grethpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_rx.vhd

$(ETH-greth_tx) \
$(ETH-greth_tx-rtl) : ../../lib/eth/core/greth_tx.vhd \
		$(ETH-grethpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_tx.vhd

$(ETH-grethc) \
$(ETH-grethc-rtl) : ../../lib/eth/core/grethc.vhd \
		$(ETH-grethpkg) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/grethc.vhd

$(ETH-grethpkg) \
$(ETH-grethpkg-body) : ../../lib/eth/core/greth_pkg.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work eth ../../lib/eth/core/greth_pkg.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_ETH = modelsim/eth
LIB_TECHMAP = modelsim/techmap
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/gaisler
LIB_GAISLER = modelsim/gaisler

# Define path to each design unit
GRLIB-cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
ETH-ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
GRLIB-sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB-sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB-multlib = $(LIB_GRLIB)/multlib/_primary.dat
TECHMAP-netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
TECHMAP-gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB-dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GAISLER-wild2ahb-rtl = $(LIB_GAISLER)/wild2ahb/rtl.dat
GAISLER-wild2ahb = $(LIB_GAISLER)/wild2ahb/_primary.dat
GAISLER-wild = $(LIB_GAISLER)/wild/_primary.dat
GAISLER-usbsim-body = $(LIB_GAISLER)/usbsim/body.dat
GAISLER-usbsim = $(LIB_GAISLER)/usbsim/_primary.dat
GAISLER-uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER-tbufmem-rtl = $(LIB_GAISLER)/tbufmem/rtl.dat
GAISLER-tbufmem = $(LIB_GAISLER)/tbufmem/_primary.dat
GAISLER-svgactrl-rtl = $(LIB_GAISLER)/svgactrl/rtl.dat
GAISLER-svgactrl = $(LIB_GAISLER)/svgactrl/_primary.dat
GAISLER-srctrl-rtl = $(LIB_GAISLER)/srctrl/rtl.dat
GAISLER-srctrl = $(LIB_GAISLER)/srctrl/_primary.dat
GAISLER-sram16-sim = $(LIB_GAISLER)/sram16/sim.dat
GAISLER-sram16 = $(LIB_GAISLER)/sram16/_primary.dat
GAISLER-sram-sim = $(LIB_GAISLER)/sram/sim.dat
GAISLER-sram = $(LIB_GAISLER)/sram/_primary.dat
GAISLER-spimctrl-rtl = $(LIB_GAISLER)/spimctrl/rtl.dat
GAISLER-spimctrl = $(LIB_GAISLER)/spimctrl/_primary.dat
GAISLER-spictrlx-rtl = $(LIB_GAISLER)/spictrlx/rtl.dat
GAISLER-spictrlx = $(LIB_GAISLER)/spictrlx/_primary.dat
GAISLER-spictrl-rtl = $(LIB_GAISLER)/spictrl/rtl.dat
GAISLER-spictrl = $(LIB_GAISLER)/spictrl/_primary.dat
GAISLER-spi_flash-sim = $(LIB_GAISLER)/spi_flash/sim.dat
GAISLER-spi_flash = $(LIB_GAISLER)/spi_flash/_primary.dat
GAISLER-sim-body = $(LIB_GAISLER)/sim/body.dat
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
GAISLER-sdmctrl-rtl = $(LIB_GAISLER)/sdmctrl/rtl.dat
GAISLER-sdmctrl = $(LIB_GAISLER)/sdmctrl/_primary.dat
GAISLER-sdctrl64-rtl = $(LIB_GAISLER)/sdctrl64/rtl.dat
GAISLER-sdctrl64 = $(LIB_GAISLER)/sdctrl64/_primary.dat
GAISLER-sdctrl-rtl = $(LIB_GAISLER)/sdctrl/rtl.dat
GAISLER-sdctrl = $(LIB_GAISLER)/sdctrl/_primary.dat
GAISLER-rstgen-rtl = $(LIB_GAISLER)/rstgen/rtl.dat
GAISLER-rstgen = $(LIB_GAISLER)/rstgen/_primary.dat
GAISLER-pwm_check-sim = $(LIB_GAISLER)/pwm_check/sim.dat
GAISLER-pwm_check = $(LIB_GAISLER)/pwm_check/_primary.dat
GAISLER-proc3-rtl = $(LIB_GAISLER)/proc3/rtl.dat
GAISLER-proc3 = $(LIB_GAISLER)/proc3/_primary.dat
GAISLER-phy-behavioral = $(LIB_GAISLER)/phy/behavioral.dat
GAISLER-phy = $(LIB_GAISLER)/phy/_primary.dat
GAISLER-net = $(LIB_GAISLER)/net/_primary.dat
GAISLER-mul32-rtl = $(LIB_GAISLER)/mul32/rtl.dat
GAISLER-mul32 = $(LIB_GAISLER)/mul32/_primary.dat
GAISLER-mmutw-rtl = $(LIB_GAISLER)/mmutw/rtl.dat
GAISLER-mmutw = $(LIB_GAISLER)/mmutw/_primary.dat
GAISLER-mmutlbcam-rtl = $(LIB_GAISLER)/mmutlbcam/rtl.dat
GAISLER-mmutlbcam = $(LIB_GAISLER)/mmutlbcam/_primary.dat
GAISLER-mmutlb-rtl = $(LIB_GAISLER)/mmutlb/rtl.dat
GAISLER-mmutlb = $(LIB_GAISLER)/mmutlb/_primary.dat
GAISLER-mmulrue-rtl = $(LIB_GAISLER)/mmulrue/rtl.dat
GAISLER-mmulrue = $(LIB_GAISLER)/mmulrue/_primary.dat
GAISLER-mmulru-rtl = $(LIB_GAISLER)/mmulru/rtl.dat
GAISLER-mmulru = $(LIB_GAISLER)/mmulru/_primary.dat
GAISLER-mmuiface = $(LIB_GAISLER)/mmuiface/_primary.dat
GAISLER-mmuconfig = $(LIB_GAISLER)/mmuconfig/_primary.dat
GAISLER-mmu_icache-rtl = $(LIB_GAISLER)/mmu_icache/rtl.dat
GAISLER-mmu_icache = $(LIB_GAISLER)/mmu_icache/_primary.dat
GAISLER-mmu_dcache-rtl = $(LIB_GAISLER)/mmu_dcache/rtl.dat
GAISLER-mmu_dcache = $(LIB_GAISLER)/mmu_dcache/_primary.dat
GAISLER-mmu_cache-rtl = $(LIB_GAISLER)/mmu_cache/rtl.dat
GAISLER-mmu_cache = $(LIB_GAISLER)/mmu_cache/_primary.dat
GAISLER-mmu_acache-rtl = $(LIB_GAISLER)/mmu_acache/rtl.dat
GAISLER-mmu_acache = $(LIB_GAISLER)/mmu_acache/_primary.dat
GAISLER-mmu-rtl = $(LIB_GAISLER)/mmu/rtl.dat
GAISLER-mmu = $(LIB_GAISLER)/mmu/_primary.dat
GAISLER-misc-body = $(LIB_GAISLER)/misc/body.dat
GAISLER-misc = $(LIB_GAISLER)/misc/_primary.dat
GAISLER-mfpwx-rtl = $(LIB_GAISLER)/mfpwx/rtl.dat
GAISLER-mfpwx = $(LIB_GAISLER)/mfpwx/_primary.dat
GAISLER-memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER-logan-rtl = $(LIB_GAISLER)/logan/rtl.dat
GAISLER-logan = $(LIB_GAISLER)/logan/_primary.dat
GAISLER-libproc3 = $(LIB_GAISLER)/libproc3/_primary.dat
GAISLER-libmmu-body = $(LIB_GAISLER)/libmmu/body.dat
GAISLER-libmmu = $(LIB_GAISLER)/libmmu/_primary.dat
GAISLER-libjtagcom = $(LIB_GAISLER)/libjtagcom/_primary.dat
GAISLER-libiu = $(LIB_GAISLER)/libiu/_primary.dat
GAISLER-libdcom-body = $(LIB_GAISLER)/libdcom/body.dat
GAISLER-libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GAISLER-libcache-body = $(LIB_GAISLER)/libcache/body.dat
GAISLER-libcache = $(LIB_GAISLER)/libcache/_primary.dat
GAISLER-leon3sh-rtl = $(LIB_GAISLER)/leon3sh/rtl.dat
GAISLER-leon3sh = $(LIB_GAISLER)/leon3sh/_primary.dat
GAISLER-leon3s-rtl = $(LIB_GAISLER)/leon3s/rtl.dat
GAISLER-leon3s = $(LIB_GAISLER)/leon3s/_primary.dat
GAISLER-leon3cg-rtl = $(LIB_GAISLER)/leon3cg/rtl.dat
GAISLER-leon3cg = $(LIB_GAISLER)/leon3cg/_primary.dat
GAISLER-leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER-jtagtst-body = $(LIB_GAISLER)/jtagtst/body.dat
GAISLER-jtagtst = $(LIB_GAISLER)/jtagtst/_primary.dat
GAISLER-jtagcom-rtl = $(LIB_GAISLER)/jtagcom/rtl.dat
GAISLER-jtagcom = $(LIB_GAISLER)/jtagcom/_primary.dat
GAISLER-jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER-iu3-rtl = $(LIB_GAISLER)/iu3/rtl.dat
GAISLER-iu3 = $(LIB_GAISLER)/iu3/_primary.dat
GAISLER-irqmp-rtl = $(LIB_GAISLER)/irqmp/rtl.dat
GAISLER-irqmp = $(LIB_GAISLER)/irqmp/_primary.dat
GAISLER-i2cslv-rtl = $(LIB_GAISLER)/i2cslv/rtl.dat
GAISLER-i2cslv = $(LIB_GAISLER)/i2cslv/_primary.dat
GAISLER-i2cmst_gen-rtl = $(LIB_GAISLER)/i2cmst_gen/rtl.dat
GAISLER-i2cmst_gen = $(LIB_GAISLER)/i2cmst_gen/_primary.dat
GAISLER-i2c_slave_model = $(LIB_GAISLER)/i2c_slave_model/_primary.dat
GAISLER-grusbdcsim-behav = $(LIB_GAISLER)/grusbdcsim/behav.dat
GAISLER-grusbdcsim = $(LIB_GAISLER)/grusbdcsim/_primary.dat
GAISLER-grusb_dclsim-behav = $(LIB_GAISLER)/grusb_dclsim/behav.dat
GAISLER-grusb_dclsim = $(LIB_GAISLER)/grusb_dclsim/_primary.dat
GAISLER-grsysmon-rtl = $(LIB_GAISLER)/grsysmon/rtl.dat
GAISLER-grsysmon = $(LIB_GAISLER)/grsysmon/_primary.dat
GAISLER-grlfpwx-rtl = $(LIB_GAISLER)/grlfpwx/rtl.dat
GAISLER-grlfpwx = $(LIB_GAISLER)/grlfpwx/_primary.dat
GAISLER-grgpreg-rtl = $(LIB_GAISLER)/grgpreg/rtl.dat
GAISLER-grgpreg = $(LIB_GAISLER)/grgpreg/_primary.dat
GAISLER-grgpio-rtl = $(LIB_GAISLER)/grgpio/rtl.dat
GAISLER-grgpio = $(LIB_GAISLER)/grgpio/_primary.dat
GAISLER-grfpwxsh-rtl = $(LIB_GAISLER)/grfpwxsh/rtl.dat
GAISLER-grfpwxsh = $(LIB_GAISLER)/grfpwxsh/_primary.dat
GAISLER-grfpwx-rtl = $(LIB_GAISLER)/grfpwx/rtl.dat
GAISLER-grfpwx = $(LIB_GAISLER)/grfpwx/_primary.dat
GAISLER-grfpushwx-rtl = $(LIB_GAISLER)/grfpushwx/rtl.dat
GAISLER-grfpushwx = $(LIB_GAISLER)/grfpushwx/_primary.dat
GAISLER-grethm-rtl = $(LIB_GAISLER)/grethm/rtl.dat
GAISLER-grethm = $(LIB_GAISLER)/grethm/_primary.dat
GAISLER-greth_mb-rtl = $(LIB_GAISLER)/greth_mb/rtl.dat
GAISLER-greth_mb = $(LIB_GAISLER)/greth_mb/_primary.dat
GAISLER-greth_gbit_mb-rtl = $(LIB_GAISLER)/greth_gbit_mb/rtl.dat
GAISLER-greth_gbit_mb = $(LIB_GAISLER)/greth_gbit_mb/_primary.dat
GAISLER-greth_gbit-rtl = $(LIB_GAISLER)/greth_gbit/rtl.dat
GAISLER-greth_gbit = $(LIB_GAISLER)/greth_gbit/_primary.dat
GAISLER-greth-rtl = $(LIB_GAISLER)/greth/rtl.dat
GAISLER-greth = $(LIB_GAISLER)/greth/_primary.dat
GAISLER-gracectrl-rtl = $(LIB_GAISLER)/gracectrl/rtl.dat
GAISLER-gracectrl = $(LIB_GAISLER)/gracectrl/_primary.dat
GAISLER-gptimer-rtl = $(LIB_GAISLER)/gptimer/rtl.dat
GAISLER-gptimer = $(LIB_GAISLER)/gptimer/_primary.dat
GAISLER-ethernet_mac = $(LIB_GAISLER)/ethernet_mac/_primary.dat
GAISLER-dsu3x-rtl = $(LIB_GAISLER)/dsu3x/rtl.dat
GAISLER-dsu3x = $(LIB_GAISLER)/dsu3x/_primary.dat
GAISLER-dsu3-rtl = $(LIB_GAISLER)/dsu3/rtl.dat
GAISLER-dsu3 = $(LIB_GAISLER)/dsu3/_primary.dat
GAISLER-div32-rtl = $(LIB_GAISLER)/div32/rtl.dat
GAISLER-div32 = $(LIB_GAISLER)/div32/_primary.dat
GAISLER-delay_wire-rtl = $(LIB_GAISLER)/delay_wire/rtl.dat
GAISLER-delay_wire = $(LIB_GAISLER)/delay_wire/_primary.dat
GAISLER-ddrspa-rtl = $(LIB_GAISLER)/ddrspa/rtl.dat
GAISLER-ddrspa = $(LIB_GAISLER)/ddrspa/_primary.dat
GAISLER-ddrsp64a-rtl = $(LIB_GAISLER)/ddrsp64a/rtl.dat
GAISLER-ddrsp64a = $(LIB_GAISLER)/ddrsp64a/_primary.dat
GAISLER-ddrsp32a-rtl = $(LIB_GAISLER)/ddrsp32a/rtl.dat
GAISLER-ddrsp32a = $(LIB_GAISLER)/ddrsp32a/_primary.dat
GAISLER-ddrsp16a-rtl = $(LIB_GAISLER)/ddrsp16a/rtl.dat
GAISLER-ddrsp16a = $(LIB_GAISLER)/ddrsp16a/_primary.dat
GAISLER-ddrphy_wrap-rtl = $(LIB_GAISLER)/ddrphy_wrap/rtl.dat
GAISLER-ddrphy_wrap = $(LIB_GAISLER)/ddrphy_wrap/_primary.dat
GAISLER-ddr2spax_ddr-rtl = $(LIB_GAISLER)/ddr2spax_ddr/rtl.dat
GAISLER-ddr2spax_ddr = $(LIB_GAISLER)/ddr2spax_ddr/_primary.dat
GAISLER-ddr2spax_ahb-rtl = $(LIB_GAISLER)/ddr2spax_ahb/rtl.dat
GAISLER-ddr2spax_ahb = $(LIB_GAISLER)/ddr2spax_ahb/_primary.dat
GAISLER-ddr2spax-rtl = $(LIB_GAISLER)/ddr2spax/rtl.dat
GAISLER-ddr2spax = $(LIB_GAISLER)/ddr2spax/_primary.dat
GAISLER-ddr2spa-rtl = $(LIB_GAISLER)/ddr2spa/rtl.dat
GAISLER-ddr2spa = $(LIB_GAISLER)/ddr2spa/_primary.dat
GAISLER-ddr2phy_wrap_cbd-rtl = $(LIB_GAISLER)/ddr2phy_wrap_cbd/rtl.dat
GAISLER-ddr2phy_wrap_cbd = $(LIB_GAISLER)/ddr2phy_wrap_cbd/_primary.dat
GAISLER-ddr2phy_wrap-rtl = $(LIB_GAISLER)/ddr2phy_wrap/rtl.dat
GAISLER-ddr2phy_wrap = $(LIB_GAISLER)/ddr2phy_wrap/_primary.dat
GAISLER-ddr2buf-rtl = $(LIB_GAISLER)/ddr2buf/rtl.dat
GAISLER-ddr2buf = $(LIB_GAISLER)/ddr2buf/_primary.dat
GAISLER-dcom_uart-rtl = $(LIB_GAISLER)/dcom_uart/rtl.dat
GAISLER-dcom_uart = $(LIB_GAISLER)/dcom_uart/_primary.dat
GAISLER-dcom-struct = $(LIB_GAISLER)/dcom/struct.dat
GAISLER-dcom = $(LIB_GAISLER)/dcom/_primary.dat
GAISLER-cpu_disasx-behav = $(LIB_GAISLER)/cpu_disasx/behav.dat
GAISLER-cpu_disasx = $(LIB_GAISLER)/cpu_disasx/_primary.dat
GAISLER-charrom_package = $(LIB_GAISLER)/charrom_package/_primary.dat
GAISLER-charrom-rtl = $(LIB_GAISLER)/charrom/rtl.dat
GAISLER-charrom = $(LIB_GAISLER)/charrom/_primary.dat
GAISLER-cachemem-rtl = $(LIB_GAISLER)/cachemem/rtl.dat
GAISLER-cachemem = $(LIB_GAISLER)/cachemem/_primary.dat
GAISLER-bscanregsbd-rtl = $(LIB_GAISLER)/bscanregsbd/rtl.dat
GAISLER-bscanregsbd = $(LIB_GAISLER)/bscanregsbd/_primary.dat
GAISLER-bscanregs-hier = $(LIB_GAISLER)/bscanregs/hier.dat
GAISLER-bscanregs = $(LIB_GAISLER)/bscanregs/_primary.dat
GAISLER-ata_device-behaveioral = $(LIB_GAISLER)/ata_device/behaveioral.dat
GAISLER-ata_device = $(LIB_GAISLER)/ata_device/_primary.dat
GAISLER-arith-body = $(LIB_GAISLER)/arith/body.dat
GAISLER-arith = $(LIB_GAISLER)/arith/_primary.dat
GAISLER-apbvga-rtl = $(LIB_GAISLER)/apbvga/rtl.dat
GAISLER-apbvga = $(LIB_GAISLER)/apbvga/_primary.dat
GAISLER-apbuart-rtl = $(LIB_GAISLER)/apbuart/rtl.dat
GAISLER-apbuart = $(LIB_GAISLER)/apbuart/_primary.dat
GAISLER-apbps2-rtl = $(LIB_GAISLER)/apbps2/rtl.dat
GAISLER-apbps2 = $(LIB_GAISLER)/apbps2/_primary.dat
GAISLER-ahbuart-struct = $(LIB_GAISLER)/ahbuart/struct.dat
GAISLER-ahbuart = $(LIB_GAISLER)/ahbuart/_primary.dat
GAISLER-ahbtrace_mmb-rtl = $(LIB_GAISLER)/ahbtrace_mmb/rtl.dat
GAISLER-ahbtrace_mmb = $(LIB_GAISLER)/ahbtrace_mmb/_primary.dat
GAISLER-ahbtrace_mb-rtl = $(LIB_GAISLER)/ahbtrace_mb/rtl.dat
GAISLER-ahbtrace_mb = $(LIB_GAISLER)/ahbtrace_mb/_primary.dat
GAISLER-ahbtrace-rtl = $(LIB_GAISLER)/ahbtrace/rtl.dat
GAISLER-ahbtrace = $(LIB_GAISLER)/ahbtrace/_primary.dat
GAISLER-ahbstat-rtl = $(LIB_GAISLER)/ahbstat/rtl.dat
GAISLER-ahbstat = $(LIB_GAISLER)/ahbstat/_primary.dat
GAISLER-ahbrep-rtl = $(LIB_GAISLER)/ahbrep/rtl.dat
GAISLER-ahbrep = $(LIB_GAISLER)/ahbrep/_primary.dat
GAISLER-ahbram-rtl = $(LIB_GAISLER)/ahbram/rtl.dat
GAISLER-ahbram = $(LIB_GAISLER)/ahbram/_primary.dat
GAISLER-ahbmst2-rtl = $(LIB_GAISLER)/ahbmst2/rtl.dat
GAISLER-ahbmst2 = $(LIB_GAISLER)/ahbmst2/_primary.dat
GAISLER-ahbmst-rtl = $(LIB_GAISLER)/ahbmst/rtl.dat
GAISLER-ahbmst = $(LIB_GAISLER)/ahbmst/_primary.dat
GAISLER-ahbjtag_bsd-struct = $(LIB_GAISLER)/ahbjtag_bsd/struct.dat
GAISLER-ahbjtag_bsd = $(LIB_GAISLER)/ahbjtag_bsd/_primary.dat
GAISLER-ahbjtag-struct = $(LIB_GAISLER)/ahbjtag/struct.dat
GAISLER-ahbjtag = $(LIB_GAISLER)/ahbjtag/_primary.dat
GAISLER-ahbdpram-rtl = $(LIB_GAISLER)/ahbdpram/rtl.dat
GAISLER-ahbdpram = $(LIB_GAISLER)/ahbdpram/_primary.dat
GAISLER-ahb_mst_iface-rtl = $(LIB_GAISLER)/ahb_mst_iface/rtl.dat
GAISLER-ahb_mst_iface = $(LIB_GAISLER)/ahb_mst_iface/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(GAISLER-wild2ahb-rtl) \
    $(GAISLER-wild2ahb) \
    $(GAISLER-wild) \
    $(GAISLER-usbsim-body) \
    $(GAISLER-usbsim) \
    $(GAISLER-uart) \
    $(GAISLER-tbufmem-rtl) \
    $(GAISLER-tbufmem) \
    $(GAISLER-svgactrl-rtl) \
    $(GAISLER-svgactrl) \
    $(GAISLER-srctrl-rtl) \
    $(GAISLER-srctrl) \
    $(GAISLER-sram16-sim) \
    $(GAISLER-sram16) \
    $(GAISLER-sram-sim) \
    $(GAISLER-sram) \
    $(GAISLER-spimctrl-rtl) \
    $(GAISLER-spimctrl) \
    $(GAISLER-spictrlx-rtl) \
    $(GAISLER-spictrlx) \
    $(GAISLER-spictrl-rtl) \
    $(GAISLER-spictrl) \
    $(GAISLER-spi_flash-sim) \
    $(GAISLER-spi_flash) \
    $(GAISLER-sim-body) \
    $(GAISLER-sim) \
    $(GAISLER-sdmctrl-rtl) \
    $(GAISLER-sdmctrl) \
    $(GAISLER-sdctrl64-rtl) \
    $(GAISLER-sdctrl64) \
    $(GAISLER-sdctrl-rtl) \
    $(GAISLER-sdctrl) \
    $(GAISLER-rstgen-rtl) \
    $(GAISLER-rstgen) \
    $(GAISLER-pwm_check-sim) \
    $(GAISLER-pwm_check) \
    $(GAISLER-proc3-rtl) \
    $(GAISLER-proc3) \
    $(GAISLER-phy-behavioral) \
    $(GAISLER-phy) \
    $(GAISLER-net) \
    $(GAISLER-mul32-rtl) \
    $(GAISLER-mul32) \
    $(GAISLER-mmutw-rtl) \
    $(GAISLER-mmutw) \
    $(GAISLER-mmutlbcam-rtl) \
    $(GAISLER-mmutlbcam) \
    $(GAISLER-mmutlb-rtl) \
    $(GAISLER-mmutlb) \
    $(GAISLER-mmulrue-rtl) \
    $(GAISLER-mmulrue) \
    $(GAISLER-mmulru-rtl) \
    $(GAISLER-mmulru) \
    $(GAISLER-mmuiface) \
    $(GAISLER-mmuconfig) \
    $(GAISLER-mmu_icache-rtl) \
    $(GAISLER-mmu_icache) \
    $(GAISLER-mmu_dcache-rtl) \
    $(GAISLER-mmu_dcache) \
    $(GAISLER-mmu_cache-rtl) \
    $(GAISLER-mmu_cache) \
    $(GAISLER-mmu_acache-rtl) \
    $(GAISLER-mmu_acache) \
    $(GAISLER-mmu-rtl) \
    $(GAISLER-mmu) \
    $(GAISLER-misc-body) \
    $(GAISLER-misc) \
    $(GAISLER-mfpwx-rtl) \
    $(GAISLER-mfpwx) \
    $(GAISLER-memctrl) \
    $(GAISLER-logan-rtl) \
    $(GAISLER-logan) \
    $(GAISLER-libproc3) \
    $(GAISLER-libmmu-body) \
    $(GAISLER-libmmu) \
    $(GAISLER-libjtagcom) \
    $(GAISLER-libiu) \
    $(GAISLER-libdcom-body) \
    $(GAISLER-libdcom) \
    $(GAISLER-libcache-body) \
    $(GAISLER-libcache) \
    $(GAISLER-leon3sh-rtl) \
    $(GAISLER-leon3sh) \
    $(GAISLER-leon3s-rtl) \
    $(GAISLER-leon3s) \
    $(GAISLER-leon3cg-rtl) \
    $(GAISLER-leon3cg) \
    $(GAISLER-leon3) \
    $(GAISLER-jtagtst-body) \
    $(GAISLER-jtagtst) \
    $(GAISLER-jtagcom-rtl) \
    $(GAISLER-jtagcom) \
    $(GAISLER-jtag) \
    $(GAISLER-iu3-rtl) \
    $(GAISLER-iu3) \
    $(GAISLER-irqmp-rtl) \
    $(GAISLER-irqmp) \
    $(GAISLER-i2cslv-rtl) \
    $(GAISLER-i2cslv) \
    $(GAISLER-i2cmst_gen-rtl) \
    $(GAISLER-i2cmst_gen) \
    $(GAISLER-i2c_slave_model) \
    $(GAISLER-grusbdcsim-behav) \
    $(GAISLER-grusbdcsim) \
    $(GAISLER-grusb_dclsim-behav) \
    $(GAISLER-grusb_dclsim) \
    $(GAISLER-grsysmon-rtl) \
    $(GAISLER-grsysmon) \
    $(GAISLER-grlfpwx-rtl) \
    $(GAISLER-grlfpwx) \
    $(GAISLER-grgpreg-rtl) \
    $(GAISLER-grgpreg) \
    $(GAISLER-grgpio-rtl) \
    $(GAISLER-grgpio) \
    $(GAISLER-grfpwxsh-rtl) \
    $(GAISLER-grfpwxsh) \
    $(GAISLER-grfpwx-rtl) \
    $(GAISLER-grfpwx) \
    $(GAISLER-grfpushwx-rtl) \
    $(GAISLER-grfpushwx) \
    $(GAISLER-grethm-rtl) \
    $(GAISLER-grethm) \
    $(GAISLER-greth_mb-rtl) \
    $(GAISLER-greth_mb) \
    $(GAISLER-greth_gbit_mb-rtl) \
    $(GAISLER-greth_gbit_mb) \
    $(GAISLER-greth_gbit-rtl) \
    $(GAISLER-greth_gbit) \
    $(GAISLER-greth-rtl) \
    $(GAISLER-greth) \
    $(GAISLER-gracectrl-rtl) \
    $(GAISLER-gracectrl) \
    $(GAISLER-gptimer-rtl) \
    $(GAISLER-gptimer) \
    $(GAISLER-ethernet_mac) \
    $(GAISLER-dsu3x-rtl) \
    $(GAISLER-dsu3x) \
    $(GAISLER-dsu3-rtl) \
    $(GAISLER-dsu3) \
    $(GAISLER-div32-rtl) \
    $(GAISLER-div32) \
    $(GAISLER-delay_wire-rtl) \
    $(GAISLER-delay_wire) \
    $(GAISLER-ddrspa-rtl) \
    $(GAISLER-ddrspa) \
    $(GAISLER-ddrsp64a-rtl) \
    $(GAISLER-ddrsp64a) \
    $(GAISLER-ddrsp32a-rtl) \
    $(GAISLER-ddrsp32a) \
    $(GAISLER-ddrsp16a-rtl) \
    $(GAISLER-ddrsp16a) \
    $(GAISLER-ddrphy_wrap-rtl) \
    $(GAISLER-ddrphy_wrap) \
    $(GAISLER-ddr2spax_ddr-rtl) \
    $(GAISLER-ddr2spax_ddr) \
    $(GAISLER-ddr2spax_ahb-rtl) \
    $(GAISLER-ddr2spax_ahb) \
    $(GAISLER-ddr2spax-rtl) \
    $(GAISLER-ddr2spax) \
    $(GAISLER-ddr2spa-rtl) \
    $(GAISLER-ddr2spa) \
    $(GAISLER-ddr2phy_wrap_cbd-rtl) \
    $(GAISLER-ddr2phy_wrap_cbd) \
    $(GAISLER-ddr2phy_wrap-rtl) \
    $(GAISLER-ddr2phy_wrap) \
    $(GAISLER-ddr2buf-rtl) \
    $(GAISLER-ddr2buf) \
    $(GAISLER-dcom_uart-rtl) \
    $(GAISLER-dcom_uart) \
    $(GAISLER-dcom-struct) \
    $(GAISLER-dcom) \
    $(GAISLER-cpu_disasx-behav) \
    $(GAISLER-cpu_disasx) \
    $(GAISLER-charrom_package) \
    $(GAISLER-charrom-rtl) \
    $(GAISLER-charrom) \
    $(GAISLER-cachemem-rtl) \
    $(GAISLER-cachemem) \
    $(GAISLER-bscanregsbd-rtl) \
    $(GAISLER-bscanregsbd) \
    $(GAISLER-bscanregs-hier) \
    $(GAISLER-bscanregs) \
    $(GAISLER-ata_device-behaveioral) \
    $(GAISLER-ata_device) \
    $(GAISLER-arith-body) \
    $(GAISLER-arith) \
    $(GAISLER-apbvga-rtl) \
    $(GAISLER-apbvga) \
    $(GAISLER-apbuart-rtl) \
    $(GAISLER-apbuart) \
    $(GAISLER-apbps2-rtl) \
    $(GAISLER-apbps2) \
    $(GAISLER-ahbuart-struct) \
    $(GAISLER-ahbuart) \
    $(GAISLER-ahbtrace_mmb-rtl) \
    $(GAISLER-ahbtrace_mmb) \
    $(GAISLER-ahbtrace_mb-rtl) \
    $(GAISLER-ahbtrace_mb) \
    $(GAISLER-ahbtrace-rtl) \
    $(GAISLER-ahbtrace) \
    $(GAISLER-ahbstat-rtl) \
    $(GAISLER-ahbstat) \
    $(GAISLER-ahbrep-rtl) \
    $(GAISLER-ahbrep) \
    $(GAISLER-ahbram-rtl) \
    $(GAISLER-ahbram) \
    $(GAISLER-ahbmst2-rtl) \
    $(GAISLER-ahbmst2) \
    $(GAISLER-ahbmst-rtl) \
    $(GAISLER-ahbmst) \
    $(GAISLER-ahbjtag_bsd-struct) \
    $(GAISLER-ahbjtag_bsd) \
    $(GAISLER-ahbjtag-struct) \
    $(GAISLER-ahbjtag) \
    $(GAISLER-ahbdpram-rtl) \
    $(GAISLER-ahbdpram) \
    $(GAISLER-ahb_mst_iface-rtl) \
    $(GAISLER-ahb_mst_iface)

$(GAISLER-ahb_mst_iface) \
$(GAISLER-ahb_mst_iface-rtl) : ../../lib/gaisler/misc/ahb_mst_iface.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahb_mst_iface.vhd

$(GAISLER-ahbdpram) \
$(GAISLER-ahbdpram-rtl) : ../../lib/gaisler/misc/ahbdpram.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbdpram.vhd

$(GAISLER-ahbjtag) \
$(GAISLER-ahbjtag-struct) : ../../lib/gaisler/jtag/ahbjtag.vhd \
		$(GAISLER-jtag) \
		$(GAISLER-libjtagcom) \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag.vhd

$(GAISLER-ahbjtag_bsd) \
$(GAISLER-ahbjtag_bsd-struct) : ../../lib/gaisler/jtag/ahbjtag_bsd.vhd \
		$(GAISLER-jtag) \
		$(GAISLER-libjtagcom) \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/ahbjtag_bsd.vhd

$(GAISLER-ahbmst) \
$(GAISLER-ahbmst-rtl) : ../../lib/gaisler/misc/ahbmst.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbmst.vhd

$(GAISLER-ahbmst2) \
$(GAISLER-ahbmst2-rtl) : ../../lib/gaisler/misc/ahbmst2.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbmst2.vhd

$(GAISLER-ahbram) \
$(GAISLER-ahbram-rtl) : ../../lib/gaisler/misc/ahbram.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbram.vhd

$(GAISLER-ahbrep) \
$(GAISLER-ahbrep-rtl) : ../../lib/gaisler/sim/ahbrep.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(GAISLER-sim) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ahbrep.vhd

$(GAISLER-ahbstat) \
$(GAISLER-ahbstat-rtl) : ../../lib/gaisler/misc/ahbstat.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbstat.vhd

$(GAISLER-ahbtrace) \
$(GAISLER-ahbtrace-rtl) : ../../lib/gaisler/misc/ahbtrace.vhd \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace.vhd

$(GAISLER-ahbtrace_mb) \
$(GAISLER-ahbtrace_mb-rtl) : ../../lib/gaisler/misc/ahbtrace_mb.vhd \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace_mb.vhd

$(GAISLER-ahbtrace_mmb) \
$(GAISLER-ahbtrace_mmb-rtl) : ../../lib/gaisler/misc/ahbtrace_mmb.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/ahbtrace_mmb.vhd

$(GAISLER-ahbuart) \
$(GAISLER-ahbuart-struct) : ../../lib/gaisler/uart/ahbuart.vhd \
		$(GAISLER-libdcom) \
		$(GAISLER-uart) \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/ahbuart.vhd

$(GAISLER-apbps2) \
$(GAISLER-apbps2-rtl) : ../../lib/gaisler/misc/apbps2.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbps2.vhd

$(GAISLER-apbuart) \
$(GAISLER-apbuart-rtl) : ../../lib/gaisler/uart/apbuart.vhd \
		$(GAISLER-uart) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/apbuart.vhd

$(GAISLER-apbvga) \
$(GAISLER-apbvga-rtl) : ../../lib/gaisler/misc/apbvga.vhd \
		$(GAISLER-charrom_package) \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/apbvga.vhd

$(GAISLER-arith) \
$(GAISLER-arith-body) : ../../lib/gaisler/arith/arith.vhd \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/arith.vhd

$(GAISLER-ata_device) \
$(GAISLER-ata_device-behaveioral) : ../../lib/gaisler/sim/ata_device.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/ata_device.vhd

$(GAISLER-bscanregs) \
$(GAISLER-bscanregs-hier) : ../../lib/gaisler/jtag/bscanregs.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/bscanregs.vhd

$(GAISLER-bscanregsbd) \
$(GAISLER-bscanregsbd-rtl) : ../../lib/gaisler/jtag/bscanregsbd.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/bscanregsbd.vhd

$(GAISLER-cachemem) \
$(GAISLER-cachemem-rtl) : ../../lib/gaisler/leon3/cachemem.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cachemem.vhd

$(GAISLER-charrom) \
$(GAISLER-charrom-rtl) : ../../lib/gaisler/misc/charrom.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom.vhd

$(GAISLER-charrom_package) : ../../lib/gaisler/misc/charrom_package.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/charrom_package.vhd

$(GAISLER-cpu_disasx) \
$(GAISLER-cpu_disasx-behav) : ../../lib/gaisler/leon3/cpu_disasx.vhd \
		$(GRLIB-cpu_disas) \
		$(GRLIB-sparc_disas) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/cpu_disasx.vhd

$(GAISLER-dcom) \
$(GAISLER-dcom-struct) : ../../lib/gaisler/uart/dcom.vhd \
		$(GAISLER-uart) \
		$(GAISLER-libdcom) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom.vhd

$(GAISLER-dcom_uart) \
$(GAISLER-dcom_uart-rtl) : ../../lib/gaisler/uart/dcom_uart.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GAISLER-uart) \
		$(GAISLER-libdcom) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/dcom_uart.vhd

$(GAISLER-ddr2buf) \
$(GAISLER-ddr2buf-rtl) : ../../lib/gaisler/ddr/ddr2buf.vhd \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2buf.vhd

$(GAISLER-ddr2spa) \
$(GAISLER-ddr2spa-rtl) : ../../lib/gaisler/ddr/ddr2spa.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spa.vhd

$(GAISLER-ddr2spax) \
$(GAISLER-ddr2spax-rtl) : ../../lib/gaisler/ddr/ddr2spax.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax.vhd

$(GAISLER-ddr2spax_ahb) \
$(GAISLER-ddr2spax_ahb-rtl) : ../../lib/gaisler/ddr/ddr2spax_ahb.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ahb.vhd

$(GAISLER-ddr2spax_ddr) \
$(GAISLER-ddr2spax_ddr-rtl) : ../../lib/gaisler/ddr/ddr2spax_ddr.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddr2spax_ddr.vhd

$(GAISLER-ddr2phy_wrap) \
$(GAISLER-ddr2phy_wrap-rtl) \
$(GAISLER-ddr2phy_wrap_cbd) \
$(GAISLER-ddr2phy_wrap_cbd-rtl) \
$(GAISLER-ddrphy_wrap) \
$(GAISLER-ddrphy_wrap-rtl) : ../../lib/gaisler/ddr/ddrphy_wrap.vhd \
		$(GAISLER-memctrl) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrphy_wrap.vhd

$(GAISLER-ddrsp16a) \
$(GAISLER-ddrsp16a-rtl) : ../../lib/gaisler/ddr/ddrsp16a.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp16a.vhd

$(GAISLER-ddrsp32a) \
$(GAISLER-ddrsp32a-rtl) : ../../lib/gaisler/ddr/ddrsp32a.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp32a.vhd

$(GAISLER-ddrsp64a) \
$(GAISLER-ddrsp64a-rtl) : ../../lib/gaisler/ddr/ddrsp64a.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrsp64a.vhd

$(GAISLER-ddrspa) \
$(GAISLER-ddrspa-rtl) : ../../lib/gaisler/ddr/ddrspa.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/ddr/ddrspa.vhd

$(GAISLER-delay_wire) \
$(GAISLER-delay_wire-rtl) : ../../lib/gaisler/sim/delay_wire.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/delay_wire.vhd

$(GAISLER-div32) \
$(GAISLER-div32-rtl) : ../../lib/gaisler/arith/div32.vhd \
		$(GAISLER-arith) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/div32.vhd

$(GAISLER-dsu3) \
$(GAISLER-dsu3-rtl) : ../../lib/gaisler/leon3/dsu3.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-leon3) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3.vhd

$(GAISLER-dsu3x) \
$(GAISLER-dsu3x-rtl) : ../../lib/gaisler/leon3/dsu3x.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-leon3) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/dsu3x.vhd

$(GAISLER-ethernet_mac) : ../../lib/gaisler/greth/ethernet_mac.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-net) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/ethernet_mac.vhd

$(GAISLER-gptimer) \
$(GAISLER-gptimer-rtl) : ../../lib/gaisler/misc/gptimer.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gptimer.vhd

$(GAISLER-gracectrl) \
$(GAISLER-gracectrl-rtl) : ../../lib/gaisler/misc/gracectrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/gracectrl.vhd

$(GAISLER-greth) \
$(GAISLER-greth-rtl) : ../../lib/gaisler/greth/greth.vhd \
		$(ETH-ethcomp) \
		$(GAISLER-misc) \
		$(GAISLER-ethernet_mac) \
		$(GAISLER-net) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth.vhd

$(GAISLER-greth_gbit) \
$(GAISLER-greth_gbit-rtl) : ../../lib/gaisler/greth/greth_gbit.vhd \
		$(ETH-ethcomp) \
		$(GAISLER-misc) \
		$(GAISLER-ethernet_mac) \
		$(GAISLER-net) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit.vhd

$(GAISLER-greth_gbit_mb) \
$(GAISLER-greth_gbit_mb-rtl) : ../../lib/gaisler/greth/greth_gbit_mb.vhd \
		$(ETH-ethcomp) \
		$(GAISLER-misc) \
		$(GAISLER-ethernet_mac) \
		$(GAISLER-net) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_gbit_mb.vhd

$(GAISLER-greth_mb) \
$(GAISLER-greth_mb-rtl) : ../../lib/gaisler/greth/greth_mb.vhd \
		$(ETH-ethcomp) \
		$(GAISLER-misc) \
		$(GAISLER-ethernet_mac) \
		$(GAISLER-net) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/greth_mb.vhd

$(GAISLER-grethm) \
$(GAISLER-grethm-rtl) : ../../lib/gaisler/greth/grethm.vhd \
		$(GAISLER-net) \
		$(TECHMAP-gencomp) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/greth/grethm.vhd

$(GAISLER-grfpushwx) \
$(GAISLER-grfpushwx-rtl) : ../../lib/gaisler/leon3/grfpushwx.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GAISLER-leon3) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpushwx.vhd

$(GAISLER-grfpwx) \
$(GAISLER-grfpwx-rtl) : ../../lib/gaisler/leon3/grfpwx.vhd \
		$(TECHMAP-netcomp) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-leon3) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwx.vhd

$(GAISLER-grfpwxsh) \
$(GAISLER-grfpwxsh-rtl) : ../../lib/gaisler/leon3/grfpwxsh.vhd \
		$(GAISLER-leon3) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grfpwxsh.vhd

$(GAISLER-grgpio) \
$(GAISLER-grgpio-rtl) : ../../lib/gaisler/misc/grgpio.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpio.vhd

$(GAISLER-grgpreg) \
$(GAISLER-grgpreg-rtl) : ../../lib/gaisler/misc/grgpreg.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(GRLIB-amba) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grgpreg.vhd

$(GAISLER-grlfpwx) \
$(GAISLER-grlfpwx-rtl) : ../../lib/gaisler/leon3/grlfpwx.vhd \
		$(TECHMAP-netcomp) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-leon3) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/grlfpwx.vhd

$(GAISLER-grsysmon) \
$(GAISLER-grsysmon-rtl) : ../../lib/gaisler/misc/grsysmon.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/grsysmon.vhd

$(GAISLER-grusb_dclsim) \
$(GAISLER-grusb_dclsim-behav) : ../../lib/gaisler/sim/grusb_dclsim.vhd \
		$(GAISLER-usbsim) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/grusb_dclsim.vhd

$(GAISLER-grusbdcsim) \
$(GAISLER-grusbdcsim-behav) : ../../lib/gaisler/sim/grusbdcsim.vhd \
		$(GAISLER-usbsim) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/grusbdcsim.vhd

$(GAISLER-i2c_slave_model) : ../../lib/gaisler/sim/i2c_slave_model.v
	$(VLOG) -quiet -work gaisler ../../lib/gaisler/sim/i2c_slave_model.v

$(GAISLER-i2cmst_gen) \
$(GAISLER-i2cmst_gen-rtl) : ../../lib/gaisler/misc/i2cmst_gen.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(GRLIB-amba) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cmst_gen.vhd

$(GAISLER-i2cslv) \
$(GAISLER-i2cslv-rtl) : ../../lib/gaisler/misc/i2cslv.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-misc) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/i2cslv.vhd

$(GAISLER-irqmp) \
$(GAISLER-irqmp-rtl) : ../../lib/gaisler/leon3/irqmp.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-leon3) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/irqmp.vhd

$(GAISLER-iu3) \
$(GAISLER-iu3-rtl) : ../../lib/gaisler/leon3/iu3.vhd \
		$(GRLIB-sparc_disas) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-leon3) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(GRLIB-sparc) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/iu3.vhd

$(GAISLER-jtag) : ../../lib/gaisler/jtag/jtag.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtag.vhd

$(GAISLER-jtagcom) \
$(GAISLER-jtagcom-rtl) : ../../lib/gaisler/jtag/jtagcom.vhd \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GAISLER-libjtagcom) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagcom.vhd

$(GAISLER-jtagtst) \
$(GAISLER-jtagtst-body) : ../../lib/gaisler/jtag/jtagtst.vhd \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/jtagtst.vhd

$(GAISLER-leon3) : ../../lib/gaisler/leon3/leon3.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3.vhd

$(GAISLER-leon3cg) \
$(GAISLER-leon3cg-rtl) : ../../lib/gaisler/leon3/leon3cg.vhd \
		$(GAISLER-libproc3) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3cg.vhd

$(GAISLER-leon3s) \
$(GAISLER-leon3s-rtl) : ../../lib/gaisler/leon3/leon3s.vhd \
		$(GAISLER-libproc3) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3s.vhd

$(GAISLER-leon3sh) \
$(GAISLER-leon3sh-rtl) : ../../lib/gaisler/leon3/leon3sh.vhd \
		$(GAISLER-libproc3) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/leon3sh.vhd

$(GAISLER-libcache) \
$(GAISLER-libcache-body) : ../../lib/gaisler/leon3/libcache.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GAISLER-libiu) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libcache.vhd

$(GAISLER-libdcom) \
$(GAISLER-libdcom-body) : ../../lib/gaisler/uart/libdcom.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GAISLER-uart) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/libdcom.vhd

$(GAISLER-libiu) : ../../lib/gaisler/leon3/libiu.vhd \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libiu.vhd

$(GAISLER-libjtagcom) : ../../lib/gaisler/jtag/libjtagcom.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/jtag/libjtagcom.vhd

$(GAISLER-libmmu) \
$(GAISLER-libmmu-body) : ../../lib/gaisler/leon3/libmmu.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-mmuconfig) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libmmu.vhd

$(GAISLER-libproc3) : ../../lib/gaisler/leon3/libproc3.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-libcache) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/libproc3.vhd

$(GAISLER-logan) \
$(GAISLER-logan-rtl) : ../../lib/gaisler/misc/logan.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/logan.vhd

$(GAISLER-memctrl) : ../../lib/gaisler/memctrl/memctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/memctrl.vhd

$(GAISLER-mfpwx) \
$(GAISLER-mfpwx-rtl) : ../../lib/gaisler/leon3/mfpwx.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-leon3) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mfpwx.vhd

$(GAISLER-misc) \
$(GAISLER-misc-body) : ../../lib/gaisler/misc/misc.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/misc.vhd

$(GAISLER-mmu) \
$(GAISLER-mmu-rtl) : ../../lib/gaisler/leon3/mmu.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-mmuconfig) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu.vhd

$(GAISLER-mmu_acache) \
$(GAISLER-mmu_acache-rtl) : ../../lib/gaisler/leon3/mmu_acache.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_acache.vhd

$(GAISLER-mmu_cache) \
$(GAISLER-mmu_cache-rtl) : ../../lib/gaisler/leon3/mmu_cache.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GAISLER-libiu) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_cache.vhd

$(GAISLER-mmu_dcache) \
$(GAISLER-mmu_dcache-rtl) : ../../lib/gaisler/leon3/mmu_dcache.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GAISLER-libiu) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_dcache.vhd

$(GAISLER-mmu_icache) \
$(GAISLER-mmu_icache-rtl) : ../../lib/gaisler/leon3/mmu_icache.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmu_icache.vhd

$(GAISLER-mmuconfig) : ../../lib/gaisler/leon3/mmuconfig.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuconfig.vhd

$(GAISLER-mmuiface) : ../../lib/gaisler/leon3/mmuiface.vhd \
		$(GAISLER-mmuconfig) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmuiface.vhd

$(GAISLER-mmulru) \
$(GAISLER-mmulru-rtl) : ../../lib/gaisler/leon3/mmulru.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulru.vhd

$(GAISLER-mmulrue) \
$(GAISLER-mmulrue-rtl) : ../../lib/gaisler/leon3/mmulrue.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmulrue.vhd

$(GAISLER-mmutlb) \
$(GAISLER-mmutlb-rtl) : ../../lib/gaisler/leon3/mmutlb.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(GAISLER-libiu) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlb.vhd

$(GAISLER-mmutlbcam) \
$(GAISLER-mmutlbcam-rtl) : ../../lib/gaisler/leon3/mmutlbcam.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutlbcam.vhd

$(GAISLER-mmutw) \
$(GAISLER-mmutw-rtl) : ../../lib/gaisler/leon3/mmutw.vhd \
		$(GAISLER-libmmu) \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GAISLER-libiu) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/mmutw.vhd

$(GAISLER-mul32) \
$(GAISLER-mul32-rtl) : ../../lib/gaisler/arith/mul32.vhd \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(GAISLER-arith) \
		$(GRLIB-multlib) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/arith/mul32.vhd

$(GAISLER-net) : ../../lib/gaisler/net/net.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/net/net.vhd

$(GAISLER-phy) \
$(GAISLER-phy-behavioral) : ../../lib/gaisler/sim/phy.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/phy.vhd

$(GAISLER-proc3) \
$(GAISLER-proc3-rtl) : ../../lib/gaisler/leon3/proc3.vhd \
		$(GAISLER-mmuiface) \
		$(GAISLER-libcache) \
		$(GAISLER-mmuconfig) \
		$(GAISLER-arith) \
		$(GAISLER-libiu) \
		$(GAISLER-leon3) \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/proc3.vhd

$(GAISLER-pwm_check) \
$(GAISLER-pwm_check-sim) : ../../lib/gaisler/sim/pwm_check.vhd \
		$(GAISLER-sim) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-devices) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/pwm_check.vhd

$(GAISLER-rstgen) \
$(GAISLER-rstgen-rtl) : ../../lib/gaisler/misc/rstgen.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/rstgen.vhd

$(GAISLER-sdctrl) \
$(GAISLER-sdctrl-rtl) : ../../lib/gaisler/memctrl/sdctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl.vhd

$(GAISLER-sdctrl64) \
$(GAISLER-sdctrl64-rtl) : ../../lib/gaisler/memctrl/sdctrl64.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdctrl64.vhd

$(GAISLER-sdmctrl) \
$(GAISLER-sdmctrl-rtl) : ../../lib/gaisler/memctrl/sdmctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/sdmctrl.vhd

$(GAISLER-sim) \
$(GAISLER-sim-body) : ../../lib/gaisler/sim/sim.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sim.vhd

$(GAISLER-spi_flash) \
$(GAISLER-spi_flash-sim) : ../../lib/gaisler/sim/spi_flash.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/spi_flash.vhd

$(GAISLER-spictrl) \
$(GAISLER-spictrl-rtl) : ../../lib/gaisler/misc/spictrl.vhd \
		$(GAISLER-misc) \
		$(GRLIB-devices) \
		$(TECHMAP-netcomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164) \
		$(IEEE-numeric_std)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/spictrl.vhd

$(GAISLER-spictrlx) \
$(GAISLER-spictrlx-rtl) : ../../lib/gaisler/misc/spictrlx.vhd \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(GRLIB-amba) \
		$(TECHMAP-gencomp) \
		$(IEEE-std_logic_1164) \
		$(IEEE-numeric_std)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/spictrlx.vhd

$(GAISLER-spimctrl) \
$(GAISLER-spimctrl-rtl) : ../../lib/gaisler/memctrl/spimctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/spimctrl.vhd

$(GAISLER-sram) \
$(GAISLER-sram-sim) : ../../lib/gaisler/sim/sram.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(GAISLER-sim) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram.vhd

$(GAISLER-sram16) \
$(GAISLER-sram16-sim) : ../../lib/gaisler/sim/sram16.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(GAISLER-sim) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/sram16.vhd

$(GAISLER-srctrl) \
$(GAISLER-srctrl-rtl) : ../../lib/gaisler/memctrl/srctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/memctrl/srctrl.vhd

$(GAISLER-svgactrl) \
$(GAISLER-svgactrl-rtl) : ../../lib/gaisler/misc/svgactrl.vhd \
		$(GAISLER-misc) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/svgactrl.vhd

$(GAISLER-tbufmem) \
$(GAISLER-tbufmem-rtl) : ../../lib/gaisler/leon3/tbufmem.vhd \
		$(TECHMAP-gencomp) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-leon3) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/leon3/tbufmem.vhd

$(GAISLER-uart) : ../../lib/gaisler/uart/uart.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/uart/uart.vhd

$(GAISLER-usbsim) \
$(GAISLER-usbsim-body) : ../../lib/gaisler/sim/usbsim.vhd \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/sim/usbsim.vhd

$(GAISLER-wild) : ../../lib/gaisler/misc/wild.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild.vhd

$(GAISLER-wild2ahb) \
$(GAISLER-wild2ahb-rtl) : ../../lib/gaisler/misc/wild2ahb.vhd \
		$(GAISLER-wild) \
		$(GRLIB-dma2ahb_package) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gaisler ../../lib/gaisler/misc/wild2ahb.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_WORK = modelsim/esa
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler
LIB_TECHMAP = modelsim/techmap
LIB_ESA = modelsim/esa

# Define path to each design unit
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GAISLER-memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
TECHMAP-gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
ESA-memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
ESA-mctrl-rtl = $(LIB_ESA)/mctrl/rtl.dat
ESA-mctrl = $(LIB_ESA)/mctrl/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(ESA-memoryctrl) \
    $(ESA-mctrl-rtl) \
    $(ESA-mctrl)

$(ESA-mctrl) \
$(ESA-mctrl-rtl) : ../../lib/esa/memoryctrl/mctrl.vhd \
		$(ESA-memoryctrl) \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/mctrl.vhd

$(ESA-memoryctrl) : ../../lib/esa/memoryctrl/memoryctrl.vhd \
		$(TECHMAP-gencomp) \
		$(GAISLER-memctrl) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work esa ../../lib/esa/memoryctrl/memoryctrl.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_WORK = modelsim/fmf
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_FMF = modelsim/fmf

# Define path to each design unit
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
IEEE-vital_timing = $(LIB_IEEE)/vital_timing/_primary.dat
IEEE-vital_primitives = $(LIB_IEEE)/vital_primitives/_primary.dat
FMF-s25fl064a-vhdl_behavioral = $(LIB_FMF)/s25fl064a/vhdl_behavioral.dat
FMF-s25fl064a = $(LIB_FMF)/s25fl064a/_primary.dat
FMF-m25p80-vhdl_behavioral = $(LIB_FMF)/m25p80/vhdl_behavioral.dat
FMF-m25p80 = $(LIB_FMF)/m25p80/_primary.dat
FMF-idt7202-vhdl_behavioral = $(LIB_FMF)/idt7202/vhdl_behavioral.dat
FMF-idt7202 = $(LIB_FMF)/idt7202/_primary.dat
FMF-gen_utils-body = $(LIB_FMF)/gen_utils/body.dat
FMF-gen_utils = $(LIB_FMF)/gen_utils/_primary.dat
FMF-flash = $(LIB_FMF)/flash/_primary.dat
FMF-conversions-body = $(LIB_FMF)/conversions/body.dat
FMF-conversions = $(LIB_FMF)/conversions/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(FMF-s25fl064a-vhdl_behavioral) \
    $(FMF-s25fl064a) \
    $(FMF-m25p80-vhdl_behavioral) \
    $(FMF-m25p80) \
    $(FMF-idt7202-vhdl_behavioral) \
    $(FMF-idt7202) \
    $(FMF-gen_utils-body) \
    $(FMF-gen_utils) \
    $(FMF-flash) \
    $(FMF-conversions-body) \
    $(FMF-conversions)

$(FMF-conversions) \
$(FMF-conversions-body) : ../../lib/fmf/utilities/conversions.vhd \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/conversions.vhd

$(FMF-flash) : ../../lib/fmf/flash/flash.vhd \
		$(FMF-conversions) \
		$(FMF-gen_utils) \
		$(IEEE-vital_primitives) \
		$(IEEE-vital_timing) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/flash.vhd

$(FMF-gen_utils) \
$(FMF-gen_utils-body) : ../../lib/fmf/utilities/gen_utils.vhd \
		$(IEEE-vital_timing) \
		$(IEEE-vital_primitives) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/utilities/gen_utils.vhd

$(FMF-idt7202) \
$(FMF-idt7202-vhdl_behavioral) : ../../lib/fmf/fifo/idt7202.vhd \
		$(FMF-conversions) \
		$(FMF-gen_utils) \
		$(IEEE-vital_primitives) \
		$(IEEE-vital_timing) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/fifo/idt7202.vhd

$(FMF-m25p80) \
$(FMF-m25p80-vhdl_behavioral) : ../../lib/fmf/flash/m25p80.vhd \
		$(FMF-conversions) \
		$(FMF-gen_utils) \
		$(IEEE-vital_primitives) \
		$(IEEE-vital_timing) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/m25p80.vhd

$(FMF-s25fl064a) \
$(FMF-s25fl064a-vhdl_behavioral) : ../../lib/fmf/flash/s25fl064a.vhd \
		$(FMF-conversions) \
		$(FMF-gen_utils) \
		$(IEEE-vital_primitives) \
		$(IEEE-vital_timing) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work fmf ../../lib/fmf/flash/s25fl064a.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_SPANSION = modelsim/spansion

# Define path to each design unit
VCOM = vcom
VLOG = vlog

whole_library : # Generated by vmake version 2.0

# Define path to each library
LIB_WORK = modelsim/gsi
LIB_GAISLER = modelsim/gaisler
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_GRLIB = modelsim/grlib
LIB_GSI = modelsim/gsi

# Define path to each design unit
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
GSI-vhdl_burst_core-gsi_burst_core = $(LIB_GSI)/vhdl_burst_core/gsi_burst_core.dat
GSI-vhdl_burst_core = $(LIB_GSI)/vhdl_burst_core/_primary.dat
GSI-g880e18bt-burst_8meg_x18 = $(LIB_GSI)/g880e18bt/burst_8meg_x18.dat
GSI-g880e18bt = $(LIB_GSI)/g880e18bt/_primary.dat
GSI-functions-body = $(LIB_GSI)/functions/body.dat
GSI-functions = $(LIB_GSI)/functions/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(GSI-vhdl_burst_core-gsi_burst_core) \
    $(GSI-vhdl_burst_core) \
    $(GSI-g880e18bt-burst_8meg_x18) \
    $(GSI-g880e18bt) \
    $(GSI-functions-body) \
    $(GSI-functions)

$(GSI-functions) \
$(GSI-functions-body) : ../../lib/gsi/ssram/functions.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/functions.vhd

$(GSI-g880e18bt) \
$(GSI-g880e18bt-burst_8meg_x18) : ../../lib/gsi/ssram/g880e18bt.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(GSI-functions) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/g880e18bt.vhd

$(GSI-vhdl_burst_core) \
$(GSI-vhdl_burst_core-gsi_burst_core) : ../../lib/gsi/ssram/core_burst.vhd \
		$(GSI-functions) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(GAISLER-sim) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work gsi ../../lib/gsi/ssram/core_burst.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_GRLIB = modelsim/grlib
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_WORK = modelsim/cypress
LIB_CYPRESS = modelsim/cypress

# Define path to each design unit
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
CYPRESS-package_utility-body = $(LIB_CYPRESS)/package_utility/body.dat
CYPRESS-package_utility = $(LIB_CYPRESS)/package_utility/_primary.dat
CYPRESS-cy7c1380d-cy7c1380d_arch = $(LIB_CYPRESS)/cy7c1380d/cy7c1380d_arch.dat
CYPRESS-cy7c1380d = $(LIB_CYPRESS)/cy7c1380d/_primary.dat
CYPRESS-cy7c1354-behave = $(LIB_CYPRESS)/cy7c1354/behave.dat
CYPRESS-cy7c1354 = $(LIB_CYPRESS)/cy7c1354/_primary.dat
CYPRESS-components = $(LIB_CYPRESS)/components/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(CYPRESS-package_utility-body) \
    $(CYPRESS-package_utility) \
    $(CYPRESS-cy7c1380d-cy7c1380d_arch) \
    $(CYPRESS-cy7c1380d) \
    $(CYPRESS-cy7c1354-behave) \
    $(CYPRESS-cy7c1354) \
    $(CYPRESS-components)

$(CYPRESS-components) : ../../lib/cypress/ssram/components.vhd \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/components.vhd

$(CYPRESS-cy7c1354) \
$(CYPRESS-cy7c1354-behave) : ../../lib/cypress/ssram/cy7c1354b.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(CYPRESS-package_utility) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1354b.vhd

$(CYPRESS-cy7c1380d) \
$(CYPRESS-cy7c1380d-cy7c1380d_arch) : ../../lib/cypress/ssram/cy7c1380d.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(CYPRESS-package_utility) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/cy7c1380d.vhd

$(CYPRESS-package_utility) \
$(CYPRESS-package_utility-body) : ../../lib/cypress/ssram/package_utility.vhd \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work cypress ../../lib/cypress/ssram/package_utility.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/hynix
LIB_HYNIX = modelsim/hynix

# Define path to each design unit
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
HYNIX-hy5ps121621f_pack-body = $(LIB_HYNIX)/hy5ps121621f_pack/body.dat
HYNIX-hy5ps121621f_pack = $(LIB_HYNIX)/hy5ps121621f_pack/_primary.dat
HYNIX-hy5ps121621f-behavioral_model_hy5ps121621f = $(LIB_HYNIX)/hy5ps121621f/behavioral_model_hy5ps121621f.dat
HYNIX-hy5ps121621f = $(LIB_HYNIX)/hy5ps121621f/_primary.dat
HYNIX-components = $(LIB_HYNIX)/components/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(HYNIX-hy5ps121621f_pack-body) \
    $(HYNIX-hy5ps121621f_pack) \
    $(HYNIX-hy5ps121621f-behavioral_model_hy5ps121621f) \
    $(HYNIX-hy5ps121621f) \
    $(HYNIX-components)

$(HYNIX-components) : ../../lib/hynix/ddr2/components.vhd \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(HYNIX-hy5ps121621f_pack) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work hynix ../../lib/hynix/ddr2/components.vhd

$(HYNIX-hy5ps121621f) \
$(HYNIX-hy5ps121621f-behavioral_model_hy5ps121621f) : ../../lib/hynix/ddr2/HY5PS121621F.vhd \
		$(HYNIX-hy5ps121621f_pack) \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work hynix ../../lib/hynix/ddr2/HY5PS121621F.vhd

$(HYNIX-hy5ps121621f_pack) \
$(HYNIX-hy5ps121621f_pack-body) : ../../lib/hynix/ddr2/HY5PS121621F_PACK.vhd \
		$(GRLIB-version) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work hynix ../../lib/hynix/ddr2/HY5PS121621F_PACK.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_GAISLER = modelsim/gaisler
LIB_GRLIB = modelsim/grlib
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_WORK = modelsim/micron
LIB_MICRON = modelsim/micron

# Define path to each design unit
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
MICRON-mti_pkg-body = $(LIB_MICRON)/mti_pkg/body.dat
MICRON-mti_pkg = $(LIB_MICRON)/mti_pkg/_primary.dat
MICRON-mt48lc16m16a2-behave = $(LIB_MICRON)/mt48lc16m16a2/behave.dat
MICRON-mt48lc16m16a2 = $(LIB_MICRON)/mt48lc16m16a2/_primary.dat
MICRON-mt46v16m16-behave = $(LIB_MICRON)/mt46v16m16/behave.dat
MICRON-mt46v16m16 = $(LIB_MICRON)/mt46v16m16/_primary.dat
MICRON-mobile_sdr = $(LIB_MICRON)/mobile_sdr/_primary.dat
MICRON-mobile_ddr = $(LIB_MICRON)/mobile_ddr/_primary.dat
MICRON-ddr3 = $(LIB_MICRON)/ddr3/_primary.dat
MICRON-ddr2 = $(LIB_MICRON)/ddr2/_primary.dat
MICRON-components = $(LIB_MICRON)/components/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(MICRON-mti_pkg-body) \
    $(MICRON-mti_pkg) \
    $(MICRON-mt48lc16m16a2-behave) \
    $(MICRON-mt48lc16m16a2) \
    $(MICRON-mt46v16m16-behave) \
    $(MICRON-mt46v16m16) \
    $(MICRON-mobile_sdr) \
    $(MICRON-mobile_ddr) \
    $(MICRON-ddr3) \
    $(MICRON-ddr2) \
    $(MICRON-components)

$(MICRON-components) : ../../lib/micron/sdram/components.vhd \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/components.vhd

$(MICRON-ddr2) : ../../lib/micron/ddr/ddr2.v
	$(VLOG) -quiet -work micron ../../lib/micron/ddr/ddr2.v

$(MICRON-ddr3) : ../../lib/micron/ddr/ddr3.v
	$(VLOG) -quiet -work micron ../../lib/micron/ddr/ddr3.v

$(MICRON-mobile_ddr) : ../../lib/micron/ddr/mobile_ddr.v
	$(VLOG) -quiet -work micron ../../lib/micron/ddr/mobile_ddr.v

$(MICRON-mobile_sdr) : ../../lib/micron/sdram/mobile_sdr.v
	$(VLOG) -quiet -work micron ../../lib/micron/sdram/mobile_sdr.v

$(MICRON-mt46v16m16) \
$(MICRON-mt46v16m16-behave) : ../../lib/micron/ddr/mt46v16m16.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(MICRON-mti_pkg) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/ddr/mt46v16m16.vhd

$(MICRON-mt48lc16m16a2) \
$(MICRON-mt48lc16m16a2-behave) \
$(MICRON-mti_pkg) \
$(MICRON-mti_pkg-body) : ../../lib/micron/sdram/mt48lc16m16a2.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work micron ../../lib/micron/sdram/mt48lc16m16a2.vhd
# Generated by vmake version 2.0

# Define path to each library
LIB_IEEE = /app/modelsim61/modeltech/linux/../ieee
LIB_STD = /app/modelsim61/modeltech/linux/../std
LIB_GRLIB = modelsim/grlib
LIB_MICRON = modelsim/micron
LIB_HYNIX = modelsim/hynix
LIB_TECHMAP = modelsim/techmap
LIB_GAISLER = modelsim/gaisler
LIB_ESA = modelsim/esa
LIB_WORK = modelsim/work

# Define path to each design unit
GRLIB-sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB-sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
IEEE-std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
GAISLER-libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GRLIB-amba = $(LIB_GRLIB)/amba/_primary.dat
IEEE-numeric_std = $(LIB_IEEE)/numeric_std/_primary.dat
STD-textio = $(LIB_STD)/textio/_primary.dat
GRLIB-config = $(LIB_GRLIB)/config/_primary.dat
GRLIB-stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB-version = $(LIB_GRLIB)/version/_primary.dat
GAISLER-uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER-misc = $(LIB_GAISLER)/misc/_primary.dat
GRLIB-devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP-gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GAISLER-sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB-stdio = $(LIB_GRLIB)/stdio/_primary.dat
MICRON-components = $(LIB_MICRON)/components/_primary.dat
HYNIX-components = $(LIB_HYNIX)/components/_primary.dat
HYNIX-hy5ps121621f_pack = $(LIB_HYNIX)/hy5ps121621f_pack/_primary.dat
TECHMAP-allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
GAISLER-memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER-leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER-net = $(LIB_GAISLER)/net/_primary.dat
GAISLER-jtag = $(LIB_GAISLER)/jtag/_primary.dat
ESA-memoryctrl = $(LIB_ESA)/memoryctrl/_primary.dat
WORK-testbench-behav = $(LIB_WORK)/testbench/behav.dat
WORK-testbench = $(LIB_WORK)/testbench/_primary.dat
WORK-leon3mp-rtl = $(LIB_WORK)/leon3mp/rtl.dat
WORK-leon3mp = $(LIB_WORK)/leon3mp/_primary.dat
WORK-grtestmod-sim = $(LIB_WORK)/grtestmod/sim.dat
WORK-grtestmod = $(LIB_WORK)/grtestmod/_primary.dat
WORK-gaisler_cpu_disas-behav = $(LIB_WORK)/gaisler_cpu_disas/behav.dat
WORK-gaisler_cpu_disas = $(LIB_WORK)/gaisler_cpu_disas/_primary.dat
WORK-debug = $(LIB_WORK)/debug/_primary.dat
WORK-cpu_disas-behav = $(LIB_WORK)/cpu_disas/behav.dat
WORK-cpu_disas = $(LIB_WORK)/cpu_disas/_primary.dat
WORK-config = $(LIB_WORK)/config/_primary.dat
WORK-ahbrom-rtl = $(LIB_WORK)/ahbrom/rtl.dat
WORK-ahbrom = $(LIB_WORK)/ahbrom/_primary.dat
VCOM = vcom
VLOG = vlog

whole_library :     $(WORK-testbench-behav) \
    $(WORK-testbench) \
    $(WORK-leon3mp-rtl) \
    $(WORK-leon3mp) \
    $(WORK-grtestmod-sim) \
    $(WORK-grtestmod) \
    $(WORK-gaisler_cpu_disas-behav) \
    $(WORK-gaisler_cpu_disas) \
    $(WORK-debug) \
    $(WORK-cpu_disas-behav) \
    $(WORK-cpu_disas) \
    $(WORK-config) \
    $(WORK-ahbrom-rtl) \
    $(WORK-ahbrom)

$(WORK-ahbrom) \
$(WORK-ahbrom-rtl) : ahbrom.vhd \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work ahbrom.vhd

$(WORK-config) : config.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164) \
		$(TECHMAP-gencomp)
	$(VCOM) -quiet -93 -work work config.vhd

$(WORK-debug) : ../../lib/work/debug/debug.vhd \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/debug.vhd

$(WORK-cpu_disas) \
$(WORK-cpu_disas-behav) \
$(WORK-gaisler_cpu_disas) \
$(WORK-gaisler_cpu_disas-behav) : ../../lib/work/debug/cpu_disas.vhd \
		$(GRLIB-sparc_disas) \
		$(GRLIB-sparc) \
		$(GRLIB-version) \
		$(STD-textio) \
		$(GRLIB-stdlib) \
		$(IEEE-numeric_std) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/cpu_disas.vhd

$(WORK-grtestmod) \
$(WORK-grtestmod-sim) : ../../lib/work/debug/grtestmod.vhd \
		$(GRLIB-devices) \
		$(GRLIB-config) \
		$(GRLIB-amba) \
		$(GRLIB-stdio) \
		$(GRLIB-version) \
		$(IEEE-numeric_std) \
		$(GRLIB-stdlib) \
		$(STD-textio) \
		$(GAISLER-sim) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work ../../lib/work/debug/grtestmod.vhd

$(WORK-leon3mp) \
$(WORK-leon3mp-rtl) : leon3mp.vhd \
		$(WORK-ahbrom) \
		$(WORK-config) \
		$(ESA-memoryctrl) \
		$(GAISLER-jtag) \
		$(GAISLER-net) \
		$(GAISLER-misc) \
		$(GAISLER-uart) \
		$(GAISLER-leon3) \
		$(GAISLER-memctrl) \
		$(TECHMAP-allclkgen) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work leon3mp.vhd

$(WORK-testbench) \
$(WORK-testbench-behav) : testbench.vhd \
		$(ESA-memoryctrl) \
		$(GAISLER-jtag) \
		$(GAISLER-net) \
		$(GAISLER-leon3) \
		$(GAISLER-memctrl) \
		$(TECHMAP-allclkgen) \
		$(WORK-leon3mp) \
		$(WORK-config) \
		$(WORK-debug) \
		$(HYNIX-hy5ps121621f_pack) \
		$(HYNIX-components) \
		$(MICRON-components) \
		$(GRLIB-stdio) \
		$(GAISLER-sim) \
		$(TECHMAP-gencomp) \
		$(GRLIB-devices) \
		$(GAISLER-misc) \
		$(GAISLER-uart) \
		$(GRLIB-version) \
		$(GRLIB-stdlib) \
		$(GRLIB-config) \
		$(STD-textio) \
		$(IEEE-numeric_std) \
		$(GRLIB-amba) \
		$(GAISLER-libdcom) \
		$(IEEE-std_logic_1164)
	$(VCOM) -quiet -93 -work work testbench.vhd
