v 20121203 2
P 700 15000 1000 15000 1 0 0
{
T 800 15000 5 16 0 0 0 0 1
pintype=out
T 800 15000 5 16 0 0 0 0 1
pinseq=1
T 900 15050 5 16 0 0 0 6 1
pinnumber=1
T 1050 15000 9 16 1 1 0 0 1
pinlabel=VMON
}
P 700 14000 1000 14000 1 0 0
{
T 800 14000 5 16 0 0 0 0 1
pintype=out
T 800 14000 5 16 0 0 0 0 1
pinseq=2
T 900 14050 5 16 0 0 0 6 1
pinnumber=2
T 1050 14000 9 16 1 1 0 0 1
pinlabel=IMON
}
P 700 12000 1000 12000 1 0 0
{
T 800 12000 5 16 0 0 0 0 1
pintype=out
T 800 12000 5 16 0 0 0 0 1
pinseq=3
T 900 12050 5 16 0 0 0 6 1
pinnumber=3
T 1050 12000 9 16 1 1 0 0 1
pinlabel=OVP_TRIP
}
P 700 11000 1000 11000 1 0 0
{
T 800 11000 5 16 0 0 0 0 1
pintype=out
T 800 11000 5 16 0 0 0 0 1
pinseq=4
T 900 11050 5 16 0 0 0 6 1
pinnumber=4
T 1050 11000 9 16 1 1 0 0 1
pinlabel=OCP_TRIP
}
P 700 10000 1000 10000 1 0 0
{
T 800 10000 5 16 0 0 0 0 1
pintype=out
T 800 10000 5 16 0 0 0 0 1
pinseq=5
T 900 10050 5 16 0 0 0 6 1
pinnumber=5
T 1050 10000 9 16 1 1 0 0 1
pinlabel=CV_ACTIVE
}
P 700 9000 1000 9000 1 0 0
{
T 800 9000 5 16 0 0 0 0 1
pintype=out
T 800 9000 5 16 0 0 0 0 1
pinseq=6
T 900 9050 5 16 0 0 0 6 1
pinnumber=6
T 1050 9000 9 16 1 1 0 0 1
pinlabel=CC_ACTIVE
}
P 700 7000 1000 7000 1 0 0
{
T 800 7000 5 16 0 0 0 0 1
pintype=in
T 800 7000 5 16 0 0 0 0 1
pinseq=7
T 900 7050 5 16 0 0 0 6 1
pinnumber=7
T 1050 7000 9 16 1 1 0 0 1
pinlabel=VREF
}
P 700 6000 1000 6000 1 0 0
{
T 800 6000 5 16 0 0 0 0 1
pintype=in
T 800 6000 5 16 0 0 0 0 1
pinseq=8
T 900 6050 5 16 0 0 0 6 1
pinnumber=8
T 1050 6000 9 16 1 1 0 0 1
pinlabel=IREF
}
P 700 5000 1000 5000 1 0 0
{
T 800 5000 5 16 0 0 0 0 1
pintype=in
T 800 5000 5 16 0 0 0 0 1
pinseq=9
T 900 5050 5 16 0 0 0 6 1
pinnumber=9
T 1050 5000 9 16 1 1 0 0 1
pinlabel=OVP_REF
}
P 700 4000 1000 4000 1 0 0
{
T 800 4000 5 16 0 0 0 0 1
pintype=in
T 800 4000 5 16 0 0 0 0 1
pinseq=10
T 900 4050 5 16 0 0 0 6 1
pinnumber=10
T 1050 4000 9 16 1 1 0 0 1
pinlabel=OCP_REF
}
P 700 2000 1000 2000 1 0 0
{
T 800 2000 5 16 0 0 0 0 1
pintype=in
T 800 2000 5 16 0 0 0 0 1
pinseq=11
T 900 2050 5 16 0 0 0 6 1
pinnumber=11
T 1050 2000 9 16 1 1 0 0 1
pinlabel=OUTPUT_OFF
}
P 6300 15000 6000 15000 1 0 0
{
T 6200 15000 5 16 0 0 0 6 1
pintype=in
T 6200 15000 5 16 0 0 0 6 1
pinseq=12
T 6100 15050 5 16 0 0 0 0 1
pinnumber=12
T 5950 15000 9 16 1 1 0 6 1
pinlabel=VSENSE+
}
P 6300 14000 6000 14000 1 0 0
{
T 6200 14000 5 16 0 0 0 6 1
pintype=in
T 6200 14000 5 16 0 0 0 6 1
pinseq=13
T 6100 14050 5 16 0 0 0 0 1
pinnumber=13
T 5950 14000 9 16 1 1 0 6 1
pinlabel=VSENSE-
}
P 6300 13000 6000 13000 1 0 0
{
T 6200 13000 5 16 0 0 0 6 1
pintype=in
T 6200 13000 5 16 0 0 0 6 1
pinseq=14
T 6100 13050 5 16 0 0 0 0 1
pinnumber=14
T 5950 13000 9 16 1 1 0 6 1
pinlabel=ISENSE+
}
P 6300 12000 6000 12000 1 0 0
{
T 6200 12000 5 16 0 0 0 6 1
pintype=in
T 6200 12000 5 16 0 0 0 6 1
pinseq=15
T 6100 12050 5 16 0 0 0 0 1
pinnumber=15
T 5950 12000 9 16 1 1 0 6 1
pinlabel=ISENSE-
}
P 6300 11000 6000 11000 1 0 0
{
T 6200 11000 5 16 0 0 0 6 1
pintype=out
T 6200 11000 5 16 0 0 0 6 1
pinseq=16
T 6100 11050 5 16 0 0 0 0 1
pinnumber=16
T 5950 11000 9 16 1 1 0 6 1
pinlabel=SP_CTRL
}
T 3500 9000 8 32 0 0 0 4 1
device=none
T 1000 16100 8 32 1 1 0 0 1
refdes=S?
T 1000 900 8 16 1 1 0 2 1
source=schematic.sch
B 1000 1000 5000 15000 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
