#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SW1 */
SW1__0__DM__MASK EQU 0xE00000
SW1__0__DM__SHIFT EQU 21
SW1__0__DR EQU CYREG_PRT0_DR
SW1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW1__0__HSIOM_MASK EQU 0xF0000000
SW1__0__HSIOM_SHIFT EQU 28
SW1__0__INTCFG EQU CYREG_PRT0_INTCFG
SW1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__0__MASK EQU 0x80
SW1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__0__PC EQU CYREG_PRT0_PC
SW1__0__PC2 EQU CYREG_PRT0_PC2
SW1__0__PORT EQU 0
SW1__0__PS EQU CYREG_PRT0_PS
SW1__0__SHIFT EQU 7
SW1__DR EQU CYREG_PRT0_DR
SW1__INTCFG EQU CYREG_PRT0_INTCFG
SW1__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__MASK EQU 0x80
SW1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__PC EQU CYREG_PRT0_PC
SW1__PC2 EQU CYREG_PRT0_PC2
SW1__PORT EQU 0
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 7

/* LEDB */
LEDB__0__DM__MASK EQU 0x1C0000
LEDB__0__DM__SHIFT EQU 18
LEDB__0__DR EQU CYREG_PRT1_DR
LEDB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LEDB__0__HSIOM_MASK EQU 0x0F000000
LEDB__0__HSIOM_SHIFT EQU 24
LEDB__0__INTCFG EQU CYREG_PRT1_INTCFG
LEDB__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LEDB__0__MASK EQU 0x40
LEDB__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LEDB__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LEDB__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LEDB__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LEDB__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LEDB__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LEDB__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LEDB__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LEDB__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LEDB__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LEDB__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LEDB__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LEDB__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LEDB__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LEDB__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LEDB__0__PC EQU CYREG_PRT1_PC
LEDB__0__PC2 EQU CYREG_PRT1_PC2
LEDB__0__PORT EQU 1
LEDB__0__PS EQU CYREG_PRT1_PS
LEDB__0__SHIFT EQU 6
LEDB__DR EQU CYREG_PRT1_DR
LEDB__INTCFG EQU CYREG_PRT1_INTCFG
LEDB__INTSTAT EQU CYREG_PRT1_INTSTAT
LEDB__MASK EQU 0x40
LEDB__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LEDB__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LEDB__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LEDB__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LEDB__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LEDB__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LEDB__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LEDB__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LEDB__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LEDB__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LEDB__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LEDB__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LEDB__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LEDB__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LEDB__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LEDB__PC EQU CYREG_PRT1_PC
LEDB__PC2 EQU CYREG_PRT1_PC2
LEDB__PORT EQU 1
LEDB__PS EQU CYREG_PRT1_PS
LEDB__SHIFT EQU 6

/* LEDG */
LEDG__0__DM__MASK EQU 0x1C0
LEDG__0__DM__SHIFT EQU 6
LEDG__0__DR EQU CYREG_PRT0_DR
LEDG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LEDG__0__HSIOM_MASK EQU 0x00000F00
LEDG__0__HSIOM_SHIFT EQU 8
LEDG__0__INTCFG EQU CYREG_PRT0_INTCFG
LEDG__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDG__0__MASK EQU 0x04
LEDG__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDG__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDG__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDG__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDG__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDG__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDG__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDG__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDG__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDG__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDG__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDG__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDG__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDG__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDG__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDG__0__PC EQU CYREG_PRT0_PC
LEDG__0__PC2 EQU CYREG_PRT0_PC2
LEDG__0__PORT EQU 0
LEDG__0__PS EQU CYREG_PRT0_PS
LEDG__0__SHIFT EQU 2
LEDG__DR EQU CYREG_PRT0_DR
LEDG__INTCFG EQU CYREG_PRT0_INTCFG
LEDG__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDG__MASK EQU 0x04
LEDG__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDG__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDG__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDG__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDG__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDG__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDG__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDG__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDG__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDG__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDG__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDG__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDG__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDG__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDG__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDG__PC EQU CYREG_PRT0_PC
LEDG__PC2 EQU CYREG_PRT0_PC2
LEDG__PORT EQU 0
LEDG__PS EQU CYREG_PRT0_PS
LEDG__SHIFT EQU 2

/* LEDR */
LEDR__0__DM__MASK EQU 0xE00
LEDR__0__DM__SHIFT EQU 9
LEDR__0__DR EQU CYREG_PRT0_DR
LEDR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LEDR__0__HSIOM_MASK EQU 0x0000F000
LEDR__0__HSIOM_SHIFT EQU 12
LEDR__0__INTCFG EQU CYREG_PRT0_INTCFG
LEDR__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDR__0__MASK EQU 0x08
LEDR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDR__0__PC EQU CYREG_PRT0_PC
LEDR__0__PC2 EQU CYREG_PRT0_PC2
LEDR__0__PORT EQU 0
LEDR__0__PS EQU CYREG_PRT0_PS
LEDR__0__SHIFT EQU 3
LEDR__DR EQU CYREG_PRT0_DR
LEDR__INTCFG EQU CYREG_PRT0_INTCFG
LEDR__INTSTAT EQU CYREG_PRT0_INTSTAT
LEDR__MASK EQU 0x08
LEDR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LEDR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LEDR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LEDR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LEDR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LEDR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LEDR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LEDR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LEDR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LEDR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LEDR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LEDR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LEDR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LEDR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LEDR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LEDR__PC EQU CYREG_PRT0_PC
LEDR__PC2 EQU CYREG_PRT0_PC2
LEDR__PORT EQU 0
LEDR__PS EQU CYREG_PRT0_PS
LEDR__SHIFT EQU 3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
