# do {sccomp_dataflow_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:41 on Jun 17,2018
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../CPU54_down.ip_user_files/ipstatic/clk_wiz_v5_3_1" D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv 
# -- Compiling module xpm_cdc_single
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(189): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(187): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv(98): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# 
# Top level modules:
# 	xpm_cdc_gray
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_sync_rst
# 	xpm_cdc_async_rst
# End time: 00:44:41 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:41 on Jun 17,2018
# vcom -64 -93 -work xpm D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 00:44:41 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:41 on Jun 17,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../CPU54_down.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../CPU54_down.srcs/sources_1/new/DIVU.v ../../../CPU54_down.srcs/sources_1/new/xor_c.v ../../../CPU54_down.srcs/sources_1/new/slt_c.v ../../../CPU54_down.srcs/sources_1/new/nor_c.v ../../../CPU54_down.srcs/sources_1/new/lui_c.v ../../../CPU54_down.srcs/sources_1/new/instruction_decoder.v ../../../CPU54_down.srcs/sources_1/new/bshifter_32carry.v ../../../CPU54_down.srcs/sources_1/new/and_c.v ../../../CPU54_down.srcs/sources_1/new/addsub32.v ../../../CPU54_down.srcs/sources_1/new/or_c.v ../../../CPU54_down.srcs/sources_1/new/DIV.v ../../../CPU54_down.srcs/sources_1/new/selector.v ../../../CPU54_down.srcs/sources_1/new/regfiles.v ../../../CPU54_down.srcs/sources_1/new/pcreg.v ../../../CPU54_down.srcs/sources_1/new/HILOreg.v ../../../CPU54_down.srcs/sources_1/new/ext.v ../../../CPU54_down.srcs/sources_1/new/divmul.v ../../../CPU54_down.srcs/sources_1/new/cp0.v ../../../CPU54_down.srcs/sources_1/new/countZero.v ../../../CPU54_down.srcs/sources_1/new/control_unit_54.v ../../../CPU54_down.srcs/sources_1/new/alu.v ../../../CPU54_down.srcs/sources_1/new/add2.v 
# -- Compiling module DIVU
# -- Compiling module xor_c
# -- Compiling module slt_c
# -- Compiling module nor_c
# -- Compiling module lui_c
# -- Compiling module instruction_decoder
# -- Compiling module bshifter32_carry
# -- Compiling module and_c
# -- Compiling module addsub32
# -- Compiling module or_c
# -- Compiling module DIV
# -- Compiling module mux5x21
# -- Compiling module mux32x21
# -- Compiling module mux32x41
# -- Compiling module mux32x81
# -- Compiling module regfile
# -- Compiling module pcreg
# -- Compiling module HILOreg
# -- Compiling module ext5
# -- Compiling module ext16
# -- Compiling module ext18
# -- Compiling module divmul
# -- Compiling module CP0
# -- Compiling module countZero
# -- Compiling module control_unit_54
# -- Compiling module alu
# -- Compiling module add2
# 
# Top level modules:
# 	mux5x21
# 	mux32x21
# 	mux32x41
# 	mux32x81
# 	regfile
# 	pcreg
# 	HILOreg
# 	ext5
# 	ext16
# 	ext18
# 	divmul
# 	CP0
# 	countZero
# 	control_unit_54
# 	alu
# 	add2
# End time: 00:44:41 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:42 on Jun 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 "+incdir+../../../CPU54_down.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../CPU54_down.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 00:44:42 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:42 on Jun 17,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../CPU54_down.ip_user_files/ipstatic/clk_wiz_v5_3_1" ../../../CPU54_down.srcs/sources_1/ip/iram/sim/iram.v ../../../CPU54_down.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v ../../../CPU54_down.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v ../../../CPU54_down.srcs/sources_1/new/dram.v ../../../CPU54_down.srcs/sources_1/new/cpu54.v ../../../CPU54_down.srcs/sources_1/new/io_sel.v ../../../CPU54_down.srcs/sources_1/new/seg7x16.v ../../../CPU54_down.srcs/sources_1/new/sw_mem_sel.v ../../../CPU54_down.srcs/sources_1/new/sccomp_dataflow.v 
# -- Compiling module iram
# -- Compiling module clk_wiz_0_clk_wiz
# -- Compiling module clk_wiz_0
# -- Compiling module dram
# -- Compiling module cpu
# -- Compiling module io_sel
# -- Compiling module seg7x16
# -- Compiling module sw_mem_sel
# -- Compiling module sccomp_dataflow
# 
# Top level modules:
# 	sccomp_dataflow
# End time: 00:44:42 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 00:44:43 on Jun 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:44:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
