// ADS I Class Project
// Pipelined RISC-V Core - Register File
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 01/09/2026 by Tobias Jauch (@tojauch)

package core_tile

import chisel3._

/*
Register File Module: 32x32-bit dual-read single-write register file

Memory:
    regFile: Register file according to the RISC-V 32I specification

Ports:
    req_1, resp_1: first read port
        req_1.addr: read address for register x[0-31]   - request
        resp_1.data: register data output               - response
    req_2, resp_2: second read port
        req_2.addr: read address for register x[0-31]
        resp_2.data: register data output
    req_3: write port
        req_3.addr: write destination address
        req_3.data: data to write
        req_3.wr_en: write enable signal

Functionality:
    Two read ports allow simultaneous reading of two operands
    Synchronous write updates register if wr_en is asserted
*/

// -----------------------------------------
// Register File
// -----------------------------------------

class regFileReadReq extends Bundle {
    //ToDo: implement bundle for read request
    val addr = Input(UInt(5.W))            //addr tells the register file which register to read.
}

class regFileReadResp extends Bundle {
    //ToDo: implement bundle for read response
    val data = Output(UInt(32.W))          //data gives the value stored in the selected register.
}

class regFileWriteReq extends Bundle {
    //ToDo: implement bundle for write request
    val addr  = Input(UInt(5.W))             //Which register to write.
    val data  = Input(UInt(32.W))           //what value to write
    val wr_en = Input(Bool())               //write enable
}
//Implements the 32-register RISC-V register file, used to read source registers and write destination registers.
class regFile extends Module {
  val io = IO(new Bundle {
    //ToDo: Add I/O ports 
    val req_1  = new regFileReadReq  //rs1
    val resp_1 = new regFileReadResp

    val req_2  = new regFileReadReq  //rs2
    val resp_2 = new regFileReadResp

    val req_3  = new regFileWriteReq  //rd
})

//ToDo: Add your implementation according to the specification above here 
    val registers = RegInit(VecInit(Seq.fill(32)(0.U(32.W))))  // Create 32 registers, each 32-bit wide, initialized to 0

//// MUX: Read register data and handle same-cycle read-after-write (RAW) hazard
    io.resp_1.data := Mux(
    io.req_1.addr === 0.U,   //If reading x0, always return 0
    0.U,
    Mux(             //Same-cycle Read and Write  //If the same register is being written and read in the same clock cycle → return the new data
        io.req_3.wr_en && (io.req_3.addr =/= 0.U) && (io.req_3.addr === io.req_1.addr),
        io.req_3.data,             //write and read
        registers(io.req_1.addr)   //normal read
    )
    )

    io.resp_2.data := Mux(
    io.req_2.addr === 0.U,
    0.U,
    Mux(
        io.req_3.wr_en && (io.req_3.addr =/= 0.U) && (io.req_3.addr === io.req_2.addr),
        io.req_3.data,
        registers(io.req_2.addr)
    )
    )
    //Writes data into the destination register.
    when(io.req_3.wr_en && io.req_3.addr =/= 0.U) {
        registers(io.req_3.addr) := io.req_3.data    // Write port: write data only when write enable is true and destination is not x0
    }
}

