// Seed: 1775812522
module module_0;
  logic [1 : -1  -  1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd85,
    parameter id_3 = 32'd86,
    parameter id_5 = 32'd85
) (
    _id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  parameter id_5 = 1;
  logic [id_1  -  1 : 1] id_6[id_5 : -1 'b0 -  id_3];
  ;
  assign id_3 = id_4;
  wire [-1 : 1] id_7;
  wire id_8;
  ;
endmodule
